

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-SY*-A0075A/E	Rev.	1.00
Title	Correction for “Serial Peripheral Interface (SPI)” in Synergy S124/S128/S1JA User’s Manual		Information Category	Technical Notification		
Applicable Product	Synergy S124/S128/S1JA Group	Lot No.	Reference Document	-Renesas S124 Group User’s Manual: Hardware R01UM0003EU0130 Rev.1.30 -Renesas S128 Group User’s Manual: Hardware R01UM0005EU0110 Rev.1.10 -Renesas S1JA Group User’s Manual: Hardware R01UM0008EU0140 Rev.1.40		
		All lots				

The errata in the Chapter of “Serial Peripheral Interface (SPI)” are corrected.

The details are shown from the next page.

Group: S124

Chapter 30. Serial Peripheral Interface (SPI)

Before)

Page 771

Table 28.1 SPI specifications (1 of 2)

Parameter	Description
Number of channels	Two channels
SPI transfer functions	<ul style="list-style-type: none"> <li>MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals enable serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method)</li> <li>Transmit-only operation available</li> <li>Communication mode selectable to full-duplex or transmit-only</li> <li>Switching of RSPCK polarity</li> <li>Switching of RSPCK phase</li> </ul>
Data format	<ul style="list-style-type: none"> <li>MSB-first or LSB-first selectable</li> <li>Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits</li> <li>32-bit transmit and receive buffers</li> </ul>
Bit rate	<ul style="list-style-type: none"> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB, programmable from divide-by-2 to divide-by-4,096</li> <li>In slave mode, the minimum PCLKB clock divided by 4 can be input as RSPCK (maximum RSPCK frequency is PCLKB divided by 4). Width at high level: 2 PCLKB cycles; width at low level: 2 PCLKB cycles</li> </ul>

Page 788

Table 28.4 Relationship between SPI modes and SPCR settings and description of each mode (2 of 2)

Mode	Slave (SPI operation)	Single-master (SPI operation)	Multi-master (SPI operation)	Slave (clock synchronous operation)	Master (clock synchronous operation)
SSL polarity change function	Supported	Supported	Supported	—	—
Transfer rate	Up to PCLKB/4	Up to PCLKB/2	Up to PCLKB/2	Up to PCLKB/4	Up to PCLKB/2

After)

The “Bit rate” in slave mode is corrected as below in Table 28.1.

Table 28.1 SPI specifications (1 of 2)

Parameter	Description
Number of channels	Two channels
SPI transfer functions	<ul style="list-style-type: none"> <li>MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals enable serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method)</li> <li>Transmit-only operation available</li> <li>Communication mode selectable to full-duplex or transmit-only</li> <li>Switching of RSPCK polarity</li> <li>Switching of RSPCK phase</li> </ul>
Data format	<ul style="list-style-type: none"> <li>MSB-first or LSB-first selectable</li> <li>Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits</li> <li>32-bit transmit and receive buffers</li> </ul>
Bit rate	<ul style="list-style-type: none"> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB, programmable from divide-by-2 to divide-by-4,096</li> <li>In slave mode, the minimum PCLKB clock divided by 6 can be input as RSPCK (maximum RSPCK frequency is PCLKB divided by 6). Width at high level: 3 PCLKB cycles; width at low level: 3 PCLKB cycles</li> </ul>

The “Max transfer rate” in slave mode is corrected as below in Table 28.4.

Table 28.4 Relationship between SPI modes and SPCR settings and description of each mode (2 of 2)

Mode	Slave (SPI operation)	Single-master (SPI operation)	Multi-master (SPI operation)	Slave (clock synchronous operation)	Master (clock synchronous operation)
SSL polarity change function	Supported	Supported	Supported	—	—
Transfer rate	Up to PCLKB/6	Up to PCLKB/2	Up to PCLKB/2	Up to PCLKB/6	Up to PCLKB/2

Group: S128

Chapter 30. Serial Peripheral Interface (SPI)

Before)

Page 870

Table 31.1 SPI specifications (1 of 2)<sup>Ⓔ</sup>

Parameter	Description <sup>Ⓔ</sup>
Number of channels	Two channels <sup>Ⓔ</sup>
SPI transfer functions	<ul style="list-style-type: none"> <li>MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals enable serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method)<sup>Ⓔ</sup></li> <li>Transmit-only operation available<sup>Ⓔ</sup></li> <li>Communication mode selectable to full-duplex or transmit-only<sup>Ⓔ</sup></li> <li>Switching of RSPCK polarity<sup>Ⓔ</sup></li> <li>Switching of RSPCK phase.<sup>Ⓔ</sup></li> </ul>
Data format	<ul style="list-style-type: none"> <li>MSB-first or LSB-first selectable<sup>Ⓔ</sup></li> <li>Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits<sup>Ⓔ</sup></li> <li>32-bit transmit and receive buffers.<sup>Ⓔ</sup></li> </ul>
Bit rate	<ul style="list-style-type: none"> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB, programmable from divide-by-2 to divide-by-4,096<sup>Ⓔ</sup></li> <li>In slave mode, the minimum PCLKB clock divided by 4 can be input as RSPCK (maximum RSPCK frequency is PCLKB divided by 4).<sup>Ⓔ</sup></li> </ul> Width at high level: 2 PCLKB cycles; width at low level: 2 PCLKB cycles <sup>Ⓔ</sup>

Page 887

Table 31.4 Relationship between SPI modes and SPCR settings and description of each mode (2 of 2)<sup>Ⓔ</sup>

Mode <sup>Ⓔ</sup>	Slave (SPI operation) <sup>Ⓔ</sup>	Single-master (SPI operation) <sup>Ⓔ</sup>	Multi-master (SPI operation) <sup>Ⓔ</sup>	Slave (clock synchronous operation) <sup>Ⓔ</sup>	Master (clock synchronous operation) <sup>Ⓔ</sup>
SSL polarity change function <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	— <sup>Ⓔ</sup>	— <sup>Ⓔ</sup>
Transfer rate <sup>Ⓔ</sup>	Up to PCLKB/4 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>	Up to PCLKB/4 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>

After)

The “Bit rate” in slave mode is corrected as below in Table 31.1.

Table 31.1 SPI specifications (1 of 2)<sup>Ⓔ</sup>

Parameter	Description <sup>Ⓔ</sup>
Number of channels	Two channels <sup>Ⓔ</sup>
SPI transfer functions	<ul style="list-style-type: none"> <li>MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals enable serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method)<sup>Ⓔ</sup></li> <li>Transmit-only operation available<sup>Ⓔ</sup></li> <li>Communication mode selectable to full-duplex or transmit-only<sup>Ⓔ</sup></li> <li>Switching of RSPCK polarity<sup>Ⓔ</sup></li> <li>Switching of RSPCK phase.<sup>Ⓔ</sup></li> </ul>
Data format	<ul style="list-style-type: none"> <li>MSB-first or LSB-first selectable<sup>Ⓔ</sup></li> <li>Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits<sup>Ⓔ</sup></li> <li>32-bit transmit and receive buffers.<sup>Ⓔ</sup></li> </ul>
Bit rate	<ul style="list-style-type: none"> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB, programmable from divide-by-2 to divide-by-4,096<sup>Ⓔ</sup></li> <li>In slave mode, the minimum PCLKB clock divided by 6 can be input as RSPCK (maximum RSPCK frequency is PCLKB divided by 6).<sup>Ⓔ</sup></li> </ul> Width at high level: 3 PCLKB cycles; width at low level: 3 PCLKB cycles <sup>Ⓔ</sup>

The “Max transfer rate” in slave mode is corrected as below in Table 31.4.

Table 31.4 Relationship between SPI modes and SPCR settings and description of each mode (2 of 2)<sup>Ⓔ</sup>

Mode <sup>Ⓔ</sup>	Slave (SPI operation) <sup>Ⓔ</sup>	Single-master (SPI operation) <sup>Ⓔ</sup>	Multi-master (SPI operation) <sup>Ⓔ</sup>	Slave (clock synchronous operation) <sup>Ⓔ</sup>	Master (clock synchronous operation) <sup>Ⓔ</sup>
SSL polarity change function <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	— <sup>Ⓔ</sup>	— <sup>Ⓔ</sup>
Transfer rate <sup>Ⓔ</sup>	Up to PCLKB/6 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>	Up to PCLKB/6 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>

Group: S1JA

Chapter 30. Serial Peripheral Interface (SPI)

Before)

Page 830

Table 30.1 SPI specifications (1 of 2)<sup>Ⓔ</sup>

Parameter	Specifications <sup>Ⓔ</sup>
Number of channels	Two channels <sup>Ⓔ</sup>
SPI transfer functions	<ul style="list-style-type: none"> <li>Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method)<sup>Ⓔ</sup></li> <li>Transmit-only operation available<sup>Ⓔ</sup></li> <li>Communication mode selectable to full-duplex or transmit-only<sup>Ⓔ</sup></li> <li>Switching of RSPCK polarity<sup>Ⓔ</sup></li> <li>Switching of RSPCK phase.<sup>Ⓔ</sup></li> </ul>
Data format	<ul style="list-style-type: none"> <li>MSB-first or LSB-first selectable<sup>Ⓔ</sup></li> <li>Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits<sup>Ⓔ</sup></li> <li>32-bit transmit and receive buffers.<sup>Ⓔ</sup></li> </ul>
Bit rate	<ul style="list-style-type: none"> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB (the division ratio ranges from divided by 2 to divided by 4096)<sup>Ⓔ</sup></li> <li>In slave mode, the minimum PCLKB clock divided by 4 can be input as RSPCK (the maximum RSPCK frequency is that of PCLKB divided by 4)<sup>Ⓔ</sup></li> </ul> Width at high level: 2 PCLKB cycles Width at low level: 2 PCLKB cycles. <sup>Ⓔ</sup>

Page 847

Table 30.4 Relationship between SPCR settings and SPI modes (2 of 2)<sup>Ⓔ</sup>

Mode <sup>Ⓔ</sup>	Slave <sup>Ⓔ</sup> (SPI operation) <sup>Ⓔ</sup>	Single-master (SPI operation) <sup>Ⓔ</sup>	Multi-master (SPI operation) <sup>Ⓔ</sup>	Slave (clock synchronous operation) <sup>Ⓔ</sup>	Master (clock synchronous operation) <sup>Ⓔ</sup>
SSLn0 signal <sup>Ⓔ</sup>	Input <sup>Ⓔ</sup>	Output <sup>Ⓔ</sup>	Input <sup>Ⓔ</sup>	Hi-Z <sup>*1,3</sup>	Hi-Z <sup>*1,3</sup>
SSLn1 to SSLn3 signals <sup>Ⓔ</sup>	Hi-Z <sup>*1,3</sup>	Output <sup>Ⓔ</sup>	Output/Hi-Z <sup>Ⓔ</sup>	Hi-Z <sup>*1,3</sup>	Hi-Z <sup>*1,3</sup>
SSL polarity change function <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	— <sup>Ⓔ</sup>	— <sup>Ⓔ</sup>
Transfer rate <sup>Ⓔ</sup>	Up to PCLKB/4 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>	Up to PCLKB/4 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>

After)

The “Bit rate” in slave mode is corrected as below in Table 30.1.

Table 30.1 SPI specifications (1 of 2)<sup>Ⓔ</sup>

Parameter	Specifications <sup>Ⓔ</sup>
Number of channels	Two channels <sup>Ⓔ</sup>
SPI transfer functions	<ul style="list-style-type: none"> <li>Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method)<sup>Ⓔ</sup></li> <li>Transmit-only operation available<sup>Ⓔ</sup></li> <li>Communication mode selectable to full-duplex or transmit-only<sup>Ⓔ</sup></li> <li>Switching of RSPCK polarity<sup>Ⓔ</sup></li> <li>Switching of RSPCK phase.<sup>Ⓔ</sup></li> </ul>
Data format	<ul style="list-style-type: none"> <li>MSB-first or LSB-first selectable<sup>Ⓔ</sup></li> <li>Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits<sup>Ⓔ</sup></li> <li>32-bit transmit and receive buffers.<sup>Ⓔ</sup></li> </ul>
Bit rate	<ul style="list-style-type: none"> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB (the division ratio ranges from divided by 2 to divided by 4096)<sup>Ⓔ</sup></li> <li>In slave mode, the minimum PCLKB clock divided by 6 can be input as RSPCK (the maximum RSPCK frequency is that of PCLKB divided by 6)<sup>Ⓔ</sup></li> </ul> Width at high level: 3 PCLKB cycles Width at low level: 3 PCLKB cycles. <sup>Ⓔ</sup>

The “Max transfer rate” in slave mode is corrected as below in Table 30.4.

Table 30.4 Relationship between SPCR settings and SPI modes (2 of 2)<sup>Ⓔ</sup>

Mode <sup>Ⓔ</sup>	Slave <sup>Ⓔ</sup> (SPI operation) <sup>Ⓔ</sup>	Single-master (SPI operation) <sup>Ⓔ</sup>	Multi-master (SPI operation) <sup>Ⓔ</sup>	Slave (clock synchronous operation) <sup>Ⓔ</sup>	Master (clock synchronous operation) <sup>Ⓔ</sup>
SSLn0 signal <sup>Ⓔ</sup>	Input <sup>Ⓔ</sup>	Output <sup>Ⓔ</sup>	Input <sup>Ⓔ</sup>	Hi-Z <sup>*1,3</sup>	Hi-Z <sup>*1,3</sup>
SSLn1 to SSLn3 signals <sup>Ⓔ</sup>	Hi-Z <sup>*1,3</sup>	Output <sup>Ⓔ</sup>	Output/Hi-Z <sup>Ⓔ</sup>	Hi-Z <sup>*1,3</sup>	Hi-Z <sup>*1,3</sup>
SSL polarity change function <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	Supported <sup>Ⓔ</sup>	— <sup>Ⓔ</sup>	— <sup>Ⓔ</sup>
Transfer rate <sup>Ⓔ</sup>	Up to PCLKB/6 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>	Up to PCLKB/6 <sup>Ⓔ</sup>	Up to PCLKB/2 <sup>Ⓔ</sup>