Date: Feb. 22, 2016

# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A031C/E	Rev.	4.00	
Title	Correction for Incorrect Description Notice R Descriptions in the User's Manual: Hardware Changed		Information Category	Technical Notification	otification ser's Manual: Hardware		
		Lot No.					
Applicable Product			Reference Document	RL78/L13 User's Manual: Hardwa Rev. 2.00 R01UH0382EJ0200 (Dec. 2013)			

This document describes misstatements found in the RL78/L13 User's Manual: Hardware Rev. 2.00 (R01UH0382EJ0200).

### **Corrections**

Applicable Item	Applicable Page	Contents
2.1.1 64-pin products	p.15	Incorrect descriptions revised
2.1.2 80-pin products	p.19	Incorrect descriptions revised
2.4 Block Diagrams of Pins Figure 2-5. Pin Block Diagram for Pin Type 7-1-3	p.30	Incorrect descriptions revised / Caution added
2.4 Block Diagrams of Pins Figure 2-9. Pin Block Diagram for Pin Type 7-5-10	p.34	Caution added
2.4 Block Diagrams of Pins Figure 2-11. Pin Block Diagram for Pin Type 7-6-4	p.36	Caution added
2.4 Block Diagrams of Pins Figure 2-14. Pin Block Diagram for Pin Type 8-5-4	p.39	Caution added
2.4 Block Diagrams of Pins Figure 2-15. Pin Block Diagram for Pin Type 8-5-10	p.40	Caution added
2.4 Block Diagrams of Pins Figure 2-16. Pin Block Diagram for Pin Type 8-6-4	p.41	Caution added

### **Document Improvement**

The above corrections will be made for the next revision of the User's Manual: Hardware.

### Corrections in the User's Manual: Hardware

					Pages in this
No.		Document No.	English	R01UH0382EJ0200	document for
			· ·		corrections
1			illator trimming register (HIOTRM)	Page 164	Page 3
2	Timing (	SNOOZE mode function Chart of SNOOZE Mo 14-71. and Figure 14	de Operation	Pages 592 and 594	Page 4 and 5
3	14.6.3	SNOOZE mode function	on	Page 618	Page 6
4	Timing ( (Figure	SNOOZE mode function Chart of SNOOZE Mo 14-90., Figure 14-91.	de Operation and Figure 14-93.)	Pages 620, 621 and 623	Page 7 to 9
5	Table 1 Multiple	Interrupt Servicing D	tween Interrupt Requests Enabled for uring Interrupt Servicing	Page 864	Page 10
6	Figure Power-c	on-reset Circuit and V	neration of Internal Reset Signal by oltage Detector (1)	Page 900	Page 11
7		solute Maximum Rati		Page 1001	Page 12
8	32.8 Da Charact		de Low Supply Voltage Data Retention	Page 1056	Page 13
9		solute Maximum Rati		Page 1065	Page 14
10	Charact	eristics	de Low Supply Voltage Data Retention	Page 1114	Page 15
11	6.3.3 Tii Figure 6	mer mode register mr 3-12. Format of Timer	n (TMRmn) Mode Register mn (TMRmn) (4/4)	Page 212	Page 16
12	32.3.1	Pin characteristics		Page 1004 and 1005	Pages 17 and 18
13	33.3.1	Pin characteristics		Page 1068 and 1069	Pages 19 and 20
14	Table 5		tion and SFR Setting Examples (3/5)	Page 179	Page 21
15		eal-time clock control		Page 401	Page 22
16		arting operation of rea	al-time clock 2	Page 414	Page 23
17		64-pin products		Page 15	Page 24
18		30-pin products	0 F D' DI - I D' ( D'	Page 19	Page 25
19	Type 7-	1-3	igure 2-5. Pin Block Diagram for Pin	Page 30	Page 26
20	Type 7-	5-10	igure 2-9. Pin Block Diagram for Pin	Page 34	Page 27
21	Type 7-	6-4	igure 2-11. Pin Block Diagram for Pin	Page 36	Page 28
22	Type 8-	5-4	igure 2-14. Pin Block Diagram for Pin	Page 39	Page 29
23	Type 8-	5-10	igure 2-15. Pin Block Diagram for Pin	Page 40	Page 30
24	2.4 Bloc Type 8-		igure 2-16. Pin Block Diagram for Pin	Page 41	Page 31

Incorrect,Old: Bold with underline; Correct,New: Gray hatched

### **Revision History**

RL78/L13 Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A029A/E	Jun. 27, 2014	First edition issued
		Corrections No.1 to No.10 revised
TN-RL*-A031A/E	Aug 18, 2014	Second edition issued
		Correction No.11 to 13revised
TN-RL*-A046A/E	Jul. 6 , 2015	Correction No.15 revised
TN-RL*-A031B/E	July 31, 2015	Third edition issued
		Correction No.16 revised
TN-RL*-A031C/E	Feb. 22, 2016	Fourth edition issued
		Correction No.17 to 18 revised(this document)

Date: Feb. 22, 2016

### Date: Feb. 22, 2016

# 1. <u>5.3.9 High-speed on-chip oscillator trimming register (HIOTRM)</u> (Page 243)

Incorrect:

# 5.3.9 High-speed on-chip oscillator trimming register (HIOTRM) (omitted)

Figure 5-10. Format of High-Speed On-Chip Oscillator Trimming Register (HIOTRM)

Address	: F00	H0A0	After reset	: undefined <sup>1</sup>	lote R/W			
Symbol	7	6	5	4	3	2	1	0
HIOTRM	0	0	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0

HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator
0	0	0	0	0	0	Minimum speed
0	0	0	0	0	1	<b>†</b>
0	0	0	0	1	0	
0	0	0	0	1	1	
0	0	0	1	0	0	
			•			
1	1	1	1	1	0	<b>V</b>
1	1	1	1	1	1	Maximum speed

**Note** The value after reset is the value adjusted at shipment.

# Remarks 1. The HIOTRM register can be used to adjust the high-speed on-chip oscillator clock to an accuracy within about 0.05%.

**2.** For the usage example of the HIOTRM register, see the application note for RL78 MCU series High-speed On-chip Oscillator (HOCO) Clock Frequency Correction (R01AN0464).

#### Correct:

# 5.3.9 High-speed on-chip oscillator trimming register (HIOTRM) (omitted)

Figure 5-10. Format of High-Speed On-Chip Oscillator Trimming Register (HIOTRM)

Address	F0	0A0H	After reset	:: undefined !	Note R/W			
Symbol	7	6	5	4	3	2	1	0
HIOTRM	0	0	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0

HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator
0	0	0	0	0	0	Minimum speed
0	0	0	0	0	1	<u></u>
0	0	0	0	1	0	
0	0	0	0	1	1	
0	0	0	1	0	0	
		•	•			
1	1	1	1	1	0	•
1	1	1	1	1	1	Maximum speed

**Note** The value after reset is the value adjusted at shipment.

# **Remarks 1**. The HIOTRM register holds a six-bit value used to adjust the high-speed on-chip oscillator with an increment of 1 corresponding to an increase of frequency by about 0.05%.


2. For the usage example of the HIOTRM register, see the application note for RL78 MCU series High-speed On-chip Oscillator (HOCO) Clock Frequency Correction (R01AN0464).

# 2. 14.5.7 SNOOZE mode function <u>Timing Chart of SNOOZE Mode Operation (Figure 14-71. and Figure 14-73.)</u> (Pages 592 and 594)

It is correction of "CPU operation status", "Clock request signal (internal signal)" and "TSF00" in this Figure.


#### Incorrect:

Figure 14-71. Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)



#### Correct:


Figure 14-71. Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)



It is correction of "CPU operation status", "Clock request signal (internal signal)" and "INTCSI00" in this Figure.


#### Incorrect:

Figure 14-73. Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0)



### Correct:

Figure 14-73. Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0)



### Date: Feb. 22, 2016

### 3. 14.6.3 SNOOZE mode function (Page 618)

#### Incorrect:

#### 14.6.3 SNOOZE mode function

The SNOOZE mode makes the UART perform reception operations upon RxDq pin input detection while in the STOP mode. Normally the UART stops communication in the STOP mode. However, using the SNOOZE mode enables the UART to perform reception operations without CPU operation.

(omitted)

Cautions 1. The SNOOZE mode can only be used when the high-speed on-chip oscillator clock (fill) is selected for fclk.

(omitted)

4. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFmn, FEFmn, or OVFmn flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFmn, FEFmn, or OVFmn flag before setting the SWC0 bit to 1 and read the value in bits 7 to 0 (RxDq register) of the SDRm1 register.

#### Correct:

#### 14.6.3 SNOOZE mode function

The SNOOZE mode makes the UART perform reception operations upon RxDq pin input detection while in the STOP mode. Normally the UART stops communication in the STOP mode. However, using the SNOOZE mode enables the UART to perform reception operations without CPU operation.

(omitted)

Cautions 1. The SNOOZE mode can only be used when the high-speed on-chip oscillator clock (fill) is selected for fclk.

(omitted)


- 4. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFmn, FEFmn, or OVFmn flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFmn, FEFmn, or OVFmn flag before setting the SWC0 bit to 1 and read the value in bits 7 to 0 (RxDq register) of the SDRm1 register.
- 5. The CPU shifts from the STOP mode to the SNOOZE mode on detecting the valid edge of the RxDq signal. Note, however, that transfer through the UART channel may not start and the CPU may remain in the SNOOZE mode if an input pulse on the RxDq pin is too short to be detected as a start bit. In such cases, data may not be received correctly, and this may lead to a framing error or parity error in the next UART transfer.

### 4. 14.6.3 SNOOZE mode function <u>Timing Chart of SNOOZE Mode Operation (Figure 14-90., Figure 14-91.</u> and Figure 14-93.) (Pages 620, 621 and 623)


It is correction of "CPU operation status", "Clock request signal (internal signal)", "INTSR0" and "TSF01" in this Figure.

#### Incorrect:

Figure 14-90. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)




# Correct: Figure 14-90. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)



It is correction of "CPU operation status", "Clock request signal (internal signal)", "INTSR0" and "TSF01" in this Figure.


#### Incorrect:

Figure 14-91. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)



#### Correct:

Figure 14-91. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)




(omitted)

It is correction of "CPU operation status", "Clock request signal (internal signal)", "INTSR0" and "TSF01" in this Figure.


#### Incorrect:

### Figure 14-93. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)



### Correct:

Figure 14-93. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)



# 5. <u>19.4.3 Multiple interrupt servicing</u> <u>Table 19-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing (Page 864)</u>

#### Incorrect:

Table 19-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt
Servicing During Interrupt Servicing

Multip	le Interrupt			Masl	cable Inte	rrupt Req	uest			Software
Interrupt	Request	,	Level 0 = 00)	Priority (PR	Level 1 = 01)	Priority L (PR =		Priority (PR	Level 3 = 11)	Interrupt Request
Being Service	ced	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	
Maskable interrupt	ISP1 = 0 ISP0 = 0	0	×	×	×	×	×	×	×	0
	ISP1 = 0 ISP0 = 1	0	×	0	×	×	×	×	×	0
	ISP1 = 1 ISP0 = 0	0	×	0	×	0	×	×	×	0
	ISP1 = 1 ISP0 = 1	0	Q	0	Q	0	Q	0	Q	0
Software in	terrupt	0	×	0	×	0	×	0	×	0

#### Correct:

Table 19-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt
Servicing During Interrupt Servicing

Multip	le Interrupt		Maskable Interrupt Request								
Request		Priority Level 0 (PR = 00)		Priority Level 1 (PR = 01)		Priority Level 2 (PR = 10)		Priority Level 3 (PR = 11)		Interrupt Request	
Being Service	ced	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0		
Maskable interrupt	ISP1 = 0 ISP0 = 0	0	×	×	×	×	×	×	×	0	
	ISP1 = 0 ISP0 = 1	0	×	0	×	×	×	×	×	0	
	ISP1 = 1 ISP0 = 0	0	×	0	×	0	×	×	×	0	
	ISP1 = 1 ISP0 = 1	0	×	0	×	0	×	0	×	0	
Software in	terrupt	0	×	0	×	0	×	0	×	0	

(omitted)

(omitted)

Date: Feb. 22, 2016

6. <u>23.2 Configuration of Power-on-reset Circuit</u>
<u>Figure 23-2. Timing of Generation of Internal Reset Signal by</u>
Power-on-reset Circuit and Voltage Detector (1) (Page 900)

#### Incorrect:

Figure 23-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3)

(1) When the externally input reset signal on the RESET pin is used

(omitted)

Notes 3. The time until normal operation starts includes the following reset processing time when the external reset is released (after the first release of POR) after the RESET signal is driven high (1) as well as the voltage stabilization wait time after VPOR (1.51 V, typ.) is reached.

Reset processing time when the external reset is released is shown below.

After the first release of POR:

0.672 ms (typ.), 0.832 ms (max.) (when the LVD is in use) 0.399 ms (typ.), 0.519 ms (max.) (when the LVD is off)

4. Reset processing time when the external reset is released after the second release of POR is shown below.

After the second release of POR:

0.531 ms (typ.), 0.675 ms (max.) (when the LVD is in use)
0.259 ms (typ.), 0.362 ms (max.) (when the LVD is off)
(omitted)

#### Correct:

Figure 23-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3)

(1) When the externally input reset signal on the RESET pin is used

(omitted)

- Notes 3. The time until normal operation starts includes the following reset processing time when the external reset is released (release from the first external reset following release from the POR state) after the RESET signal is driven high (1) as well as the voltage stabilization wait time after VPOR (1.51 V, typ.) is reached.

  Reset processing time when the external reset is released is shown below.

  Release from the first external reset following release from the POR state:

  0.672 ms (typ.), 0.832 ms (max.) (when the LVD is in use)

  0.399 ms (typ.), 0.519 ms (max.) (when the LVD is off)
  - **4.** Reset times in cases of release from an external reset other than the above are listed below.

Release from the reset state for external resets other than the above case: 0.531 ms (typ.), 0.675 ms (max.) (when the LVD is in use) 0.259 ms (typ.), 0.362 ms (max.) (when the LVD is off) (omitted)

# 7. <u>32.1 Absolute Maximum Ratings</u> (Page 1001)

Incorrect:

Absolute Maximum Ratings (3/3)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P07, <b>P14 to P17</b> , P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	-40	mA
		Total of all pins –170 mA	P00 to P07, <b>P14 to P17</b> , P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	-170	mA
	<b>І</b> он2	Per pin	P10 to P13, P20 to P27	-0.5	mA
		Total of all pins		<del>_2</del>	mA
Output current, low	IOL1	Per pin	P00 to P07, <b>P14 to P17</b> , P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	40	mA
		Total of all pins	P40 to P47, P130	70	mA
		170 mA	P00 to P07, <b>P14 to P17</b> , P30 to P35, P50 to P57, P60, P61, P70 to P77, P125 to P127	100	mA
	lo <sub>L2</sub>	Per pin	P10 to P13, P20 to P27	1	mA
		Total of all pins		5	mA
Operating ambient	TA	In normal operation	on mode	-40 to +85	°C
temperature		In flash memory p			
Storage temperature	Tstg			-65 to +150	°C

### Correct:

Absolute Maximum Ratings (3/3)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	-40	mA
		Total of all pins –170 mA	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	-170	mA
	<b>I</b> OH2	Per pin	P20, P21	-0.5	mA
		Total of all pins		-1	mA
Output current,	I <sub>OL1</sub>	Per pin	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	40	mA
		Total of all pins	P40 to P47, P130	70	mA
		170 mA	P00 to P07, P10 to P17, P22 to P27,P30 to P35, P50 to P57, P60, P61, P70 to P77, P125 to P127	100	mA
	lo <sub>L2</sub>	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient	TA	In normal operation	on mode	-40 to +85	°C
temperature		In flash memory p	rogramming mode		
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

# 8. <u>32.8 Data Memory STOP Mode Low Supply Voltage Data Retention</u> Characteristics (Page 1056)


Old:

32.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		1.46 <sup>Note</sup>		5.5	٧
voltage						

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.




New:

### 32.8 RAM Data Retention Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		1.46 <sup>Note</sup>		5.5	٧
voltage						

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



# 9. <u>33.1 Absolute Maximum Ratings</u> (Page 1065)

Incorrect:

Absolute Maximum Ratings (3/3)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P07, <b>P14 to P17</b> , P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	-40	mA
		Total of all pins –170 mA	P00 to P07, <b>P14 to P17</b> , P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	-170	mA
	<b>І</b> он2	Per pin	P10 to P13, P20 to P27	-0.5	mA
		Total of all pins		<del>_2</del>	mA
Output current, low	IOL1	Per pin	P00 to P07, <b>P14 to P17</b> , P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	40	mA
		Total of all pins	P40 to P47, P130	70	mA
		170 mA	P00 to P07, <b>P14 to P17</b> , P30 to P35, P50 to P57, P60, P61, P70 to P77, P125 to P127	100	mA
	lo <sub>L2</sub>	Per pin	P10 to P13, P20 to P27	1	mA
		Total of all pins		5	mA
Operating ambient	TA	In normal operation	on mode	-40 to +105	°C
temperature		In flash memory p	programming mode		
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

#### Correct:

Absolute Maximum Ratings (3/3)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	-40	mA
		Total of all pins –170 mA	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	-170	mA
	<b>I</b> OH2	Per pin	P20, P21	-0.5	mA
		Total of all pins		-1	mA
Output current,	I <sub>OL1</sub>	Per pin	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	40	mA
		Total of all pins	P40 to P47, P130	70	mA
		170 mA	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P60, P61, P70 to P77, P125 to P127	100	mA
	lo <sub>L2</sub>	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient	TA	In normal operation	on mode	-40 to +105	°C
temperature		In flash memory p	rogramming mode		
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

# 10. 33.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (Page 1114)


Old:

# 33.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		1.44 <sup>Note</sup>		5.5	V
voltage						

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.




New:

### 33.8 RAM Data Retention Characteristics

 $(T_A = -40 \text{ to } +105^{\circ}C)$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		1.44 <sup>Note</sup>		5.5	V
voltage						

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



# 11. <u>6.3.3 Timer mode register mn (TMRmn)</u> Figure 6-12. Former of Timer mode Register mn (TMRmn)(4/4)

Incorrect:

### Figure 6-12. Format of Timer Mode Register mn (TMRmn) (4/4)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W

Operation mode (Value set by the MDmn3 to MDmn1 bits (see the previous page)	MD mn 0	Setting of starting counting and interrupt
• Interval timer mode (0, 0, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• Capture mode (0, 1, 0)	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• One-count mode <sup>Note 2</sup> (1, 0, 0)	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated.
	1	Start trigger is valid during counting operation Note 3.  At that time, interrupt is <b>generated</b> .
• Capture & one-count mode (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time, interrupt is not generated.
Other than above		Setting prohibited

### Correct:

Figure 6-12. Format of Timer Mode Register mn (TMRmn) (4/4)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W

Operation mode (Value set by the MDmn3 to MDmn1 bits (see the previous page)	MD mn 0	Setting of starting counting and interrupt
• Interval timer mode (0, 0, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• Capture mode (0, 1, 0)	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
One-count mode <sup>Note 2</sup> (1, 0, 0)	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated.
	1	Start trigger is valid during counting operation <sup>Note 3</sup> .  At that time, interrupt is not generated.
Capture & one-count mode     (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time, interrupt is not generated.
Other than above	•	Setting prohibited

### 12. 32.3.1 Pin characteristics(p.1004, p1005)

Incorrect:

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$1.6~V \le V_{DD} \le$ $5.5~V$			-10.0 <sup>Note</sup>	mA
	Total of P00 to P07, <b>P14 to</b> . <b>P17.</b> P30 to P35, P40 to P47, P50 to	$4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			-90.0	mA	
		P70 to P77, P125 to P127, P130 (When duty = 70% <sup>Note 3</sup> )	$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			-15.0	mA
			$1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			-7.0	mA
			1.6 V ≤ V <sub>DD</sub> < 1.8 V			-3.0	mA
	Іон2	Per pin for P20 and P21	$1.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			–0.1 <sup>Note 2</sup>	mA
		Total of all pins (When duty = 70% Note 3)	$1.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			-0.2	mA

### Correct:

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	current,	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$1.6~V \le V_{DD} \le$ $5.5~V$			–10.0 <sup>Note</sup> 2	mA
		P17, P22 to P27 P30 to P35, P40 to P47, P50 to P57,	$4.0~V \leq V_{DD} \leq \\5.5~V$			-90.0	mA
			$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			-15.0	mA
		P70 to P77, P125 to P127, P130 (When duty = 70% Note 3)	$1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			-7.0	mA
		(,	$1.6 \text{ V} \le \text{V}_{DD} \le 1.8 \text{ V}$			-3.0	mA
	Іон2	Per pin for P20 and P21	$1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			–0.1 <sup>Note 2</sup>	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )	$1.6~V \le V_{DD} \le \\ 5.5~V$			-0.2	mA

Incorrect:

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	lo <sub>L</sub> 1	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130				20.0 <sup>Note</sup>	mA
		Per pin for P60 and P61				15.0 <sup>Note</sup>	mA
		Total of P40 to P47, P130 (When duty = 70% Note 3)	$4.0~V \leq V_{DD} \leq 5.5$ V			70.0	mA
			$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			15.0	mA
			$1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			9.0	mA
			$1.6 \text{ V} \le \text{V}_{DD} \le 1.8 \text{ V}$			4.5	mA
		Total of P00 to P07, <b>P14.to</b> . <b>P17</b>	$4.0~V \leq V_{DD} \leq 5.5$ V			90.0	mA
		P30 to P35, P50 to P57, P70 to P77, P125 to P127 (When duty = 70% <sup>Note 3</sup> )	$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			35.0	mA
		(When duty = 70%	$1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			20.0	mA
			1.6 V ≤ V <sub>DD</sub> < 1.8 V			10.0	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )				160.0	mA
	I <sub>OL2</sub>	Per pin for P20 and P21				0.4 <sup>Note 2</sup>	mA
		Total of all pins (When duty = 70% Note 3)	$1.6~V \le V_{DD} \le 5.5$			0.8	mA

### Correct:

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	lo <sub>L1</sub>	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130				20.0 <sup>Note</sup>	mA
		Per pin for P60 and P61				15.0 <sup>Note</sup>	mA
		Total of P40 to P47, P130 (When duty = 70% <sup>Note 3</sup> )	$4.0~V \leq V_{DD} \leq 5.5$ V			70.0	mA
			$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			15.0	mA
			$1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			9.0	mA
		Total of P00 to P07, P10 to P17, P22 to P27 P30 to P35, P50 to P57, P70 to P77, P125 to P127	$1.6 \text{ V} \le \text{V}_{DD} \le 1.8 \text{ V}$			4.5	mA
			$4.0~V \leq V_{DD} \leq 5.5$ V			90.0	mA
			$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			35.0	mA
		(When duty = 70% <sup>Note 3</sup> )	$1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			20.0	mA
			1.6 V ≤ V <sub>DD</sub> < 1.8 V			10.0	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )				160.0	mA
	lol2	Per pin for P20 and P21				0.4 <sup>Note 2</sup>	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )	$1.6~V \le V_{DD} \le 5.5$ V			0.8	mA

# 13. 33.3.1 Pin characteristics(p.1068, p1069)

Incorrect:

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	P17, P22 to P27, P30 to P35, P47, P50 to P57, P70 to P125 to P127, P130  Total of P00 to P07, P14 P30 to P35, P40 to P47, P57, P70 to P77, P125 to P130	P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77,	2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V			-3.0 <sup>Note</sup> 2	mA
		Total of P00 to P07, <b>P14 to P17</b> , P30 to P35, P40 to P47, P50 to	$4.0~V \leq V_{DD} \leq 5.5$ V			-45.0	mA
		P130 (When duty = 70% Note 3)  Per pin for P20 and P21  Total of all pins	2.7 V ≤ V <sub>DD</sub> < 4.0 V			-15.0	mA
			$2.4 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			-7.0	mA
	Іон2		$2.4~V \leq V_{DD} \leq 5.5$ V			-0.1 <sup>Note</sup>	mA
			$2.4~V \le V_{DD} \le 5.5$			-0.2	mA

### Correct:

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$2.4~V \le V_{DD} \le 5.5$ V			-3.0 <sup>Note</sup> 2	mA
		Total of P00 to P07, P10 to P17, P22 to P27	$4.0~V \leq V_{DD} \leq 5.5$ V			-45.0	mA
		P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130 (When duty = 70% Note 3)	$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			-15.0	mA
			$2.4 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			-7.0	mA
	I <sub>OH2</sub> Per pin for P20 and P21		$2.4~V \leq V_{DD} \leq 5.5$ V			-0.1 <sup>Note</sup>	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )	$2.4~V \leq V_{DD} \leq 5.5$ V			-0.2	mA

Incorrect:

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	lo <sub>L1</sub>	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130				8.5 <sup>Note 2</sup>	mA
		Per pin for P60 and P61				15.0 <sup>Note</sup>	mA
		Total of P40 to P47, P130 (When duty = 70% Note 3)	$4.0~V \leq V_{DD} \leq 5.5$ V			40.0	mA
			$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			15.0	mA
			2.4 V ≤ V <sub>DD</sub> < 2.7 V			9.0	mA
		Total of P00 to P07, <b>P14 to P17.</b>	$4.0~V \leq V_{DD} \leq 5.5$ V			60.0	mA
		P30 to P35, P50 to P57, P70 to P77, P125 to P127 (When duty = 70% Note 3)	$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			35.0	mA
		(when duty = 70% )	2.4 V ≤ V <sub>DD</sub> < 2.7 V			20.0	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )				100.0	mA
	lol2	Per pin for P20 and P21				0.4 <sup>Note 2</sup>	mA
		Total of all pins (When duty = 70% Note 3)	$2.4~V \leq V_{DD} \leq 5.5$ V			0.8	mA

### Correct:

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	lo <sub>L1</sub>	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130				8.5 <sup>Note 2</sup>	mA
		Per pin for P60 and P61				15.0 <sup>Note</sup>	mA
		Total of P40 to P47, P130 (When duty = 70% <sup>Note 3</sup> )	$4.0~V \leq V_{DD} \leq 5.5$ V			40.0	mA
			$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			15.0	mA
			2.4 V ≤ V <sub>DD</sub> < 2.7 V			9.0	mA
		Total of P00 to P07, P10 to P17, P22 to P27	$\begin{array}{c} 4.0 \ V \leq V_{DD} \leq 5.5 \\ V \end{array}$			60.0	mA
		P30 to P35, P50 to P57, P70 to P77, P125 to P127	2.7 V ≤ V <sub>DD</sub> < 4.0 V			35.0	mA
		(When duty = 70% Note 3)	2.4 V ≤ V <sub>DD</sub> < 2.7 V			20.0	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )				100.0	mA
	I <sub>OL2</sub>	Per pin for P20 and P21				0.4 <sup>Note 2</sup>	mA
		Total of all pins (When duty = 70% Note 3)	$2.4~V \le V_{DD} \le 5.5$ V			0.8	mA

### 14. <u>5.6.4 CPU clock status transition diagram</u> (p.179)

Incorrect:

Table 5-3. CPU Clock Transition and SFR Setting Examples (3/5)

(6) Changing CPU clock from high-speed system clock (C) to high-speed on-chip oscillator clock (B)

(SFR setting sequence)

SFR Flag to	Set CSC Register	Oscillation	CKC Register
Status Transition	HIOSTOP	Accuracy Stabilization Time	МСМ0
$(C) \rightarrow (B)$	0	Note	0

Setting unnecessary if the CPU is operating on the high-speed on-chip oscillator clock

**Note** When FRQSEL4 = 0: 18 to 65  $\mu$ s

When FRQSEL4 = 1: 18 to 80  $\mu$ s

(omitted)

(8) Changing CPU clock from subsystem clock (D) to high-speed on-chip oscillator clock (B)

(Setting sequence of SFRs)

Setting Flag of Si	FR CSC Register	Oscillation Accuracy	CKC R	egister
Status Transition	HIOSTOP	Stabilization Time	CSS	МСМ0
$(D) \rightarrow (B)$	0	Note	0	0

Setting unnecessary if the CPU is operating on the high-speed on-chip oscillator clock Setting unnecessary if this bit is already set

**Note** When FRQSEL4 = 0: 18 to 65  $\mu$ s

When FRQSEL4 = 1: 18 to 80  $\mu$ s

Remarks 1. (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-16.

**2.** The oscillation accuracy stabilization time changes according to the temperature conditions and the STOP mode period.

#### Correct:

Table 5-3. CPU Clock Transition and SFR Setting Examples (3/5)

(6) Changing CPU clock from high-speed system clock (C) to high-speed on-chip oscillator clock (B)

(SFR setting sequence)

	SFR Flag to Set	CSC Register	Oscillation	CKC Register
Status Transition		HIOSTOP	Accuracy Stabilization Time	мсмо
$(C) \rightarrow (B)$		0	Note	0

Setting unnecessary if the CPU is operating on the high-speed on-chip oscillator clock

**Note** When FRQSEL4 = 0: 18 to 65  $\mu$ s

When FRQSEL4 = 1: 18 to 135  $\mu$ s

(Setting sequence of SFRs)

(omitted)

(8) Changing CPU clock from subsystem clock (D) to high-speed on-chip oscillator clock (B)

> Setting unnecessary if the CPU is operating on the high-speed on-chip oscillator clock

Setting unnecessary if this bit is already set

Note When FRQSEL4 = 0: 18 to 65  $\mu$ s When FRQSEL4 = 1: 18 to 135  $\mu$ s

Remarks 1. (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-16.

**2.** The oscillation accuracy stabilization time changes according to the temperature conditions and the STOP mode period.

### Date: Feb. 22, 2016

### 15. 8.3.5 Real-time clock control register 1 (RTCC1)

Additional entry to Figure 8 - 6 Format of Real-time clock control register 1 (RTCC1) (3/3)

### Old:

RWAIT	Nait control of real-time clock 2				
0	Sets counter operation.				
1	Stops SEC to YEAR counters. Mode to read or write counter value				

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the counter (16-bit) is continuing to run, completereading or writing within one second and turn back to 0. When RWAIT = 1, it takes up to 1 clock (fRTC) until the counter value can be read or written (RWST = 1). When the counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event

### New:

RWAIT	Wait control of real-time clock 2
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the counter (16-bit) is continuing to run, completereading or writing within one second and turn back to 0. When RWAIT = 1, it takes up to 1 clock (fRTC) until the counter value can be read or written (RWST = 1). Notes1,2


When the counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event

Note1.	When setting RWAIT=1 during 1 operating clock (f <sub>RTC</sub> ), after setting RTCE=1, it may take two
	clock time of the operation clock ( $f_{RTC}$ ), until RWST bit is set to "1".

Note2. When setting RWAIT=1 during 1 operating clock ( $f_{RTC}$ ), after returning from a stand-by (HALT mode, STOP mode and SNOOZE mode), it may take two clock time of the operation clock ( $f_{RTC}$ ), until RWST bit is set to "1".

# 16. <u>8.4.1 Starting operation of real-time clock 2 (Page 414)</u> Incorrect:



### **Correct:**

Figure 8 - 20 Procedure for Starting Operation of Real-time Clock 2 RTCWEN = 1 Enables writing to registers. RTCE = 0 Notes 1, 2 Stops counter operation. Waiting at least for 2 fRTC clocks Setting AMPM, CT2 to CT0 Selects 12-/24-hour system and interrupt (INTRTC) Setting SEC (clearing counter) Sets second count register Setting MIN Sets minute count register. Setting HOUR Sets hour count register. Setting WEEK Sets day-of-week count register. Setting DAY Sets day count register. Setting MONTH Sets month count register. Setting YEAR Sets year count register. Setting SUBCUD Note 3 Sets clock error correction register (when correcting clock errors) Clears interrupt request flags (RTCIF, RTITIF). Clearing IF flags of interrupt Clears interrupt request flags (RTCMK, RTITMK). Clearing MK flags of interrupt RTCE = 1 Note 4 Starts counter operation. Waiting at least for 2 fatc clocks RTCWEN = 0 Disable writing to registers. INTRTC = 1? Yes



End

# 17. 2.1.1 64-pin products (Page 15)

### **Incorrect:**

Function Name	Pin Type	I/O	After Reset	Alternate Function	Function				
	(omitted)								
P60	7:1:3	I/O	Input port	SCLA0/(TI01)/(TO01)	Port 6.				
P61				SDAA0/(TI02)/(TO02)	2-bit I/O port. Input/output can be specified in 1-bit units. N-ch open-drain output (6 V tolerance).				
P70	7-5-4	I/O	Digital	KR0/SEG12	Port 7.				
P74	7-5-16		input	KR4/SEG16/TKBO00	5-bit I/O port.				
P75			invalid <sup>Note</sup> 1	KR5/SEG17/TKBO01-2	Input/output can be specified in 1-bit units.  Use of an on-chip pull-up resistor can be				
P76				KR6/SEG18/TKBO01-1	specified by a software setting at input port.				
P77				KR7/SEG19/TKBO01-0	Can be set to LCD output <sup>Note 2</sup> .				

### **Correct:**

Function	Pin	I/O	After Reset	Alternate Function	Function				
Name	Type								
	(omitted)								
P60	12-1-3	I/O	Input port	SCLA0/(TI01)/(TO01)	Port 6.				
P61				SDAA0/(TI02)/(TO02)	2-bit I/O port.				
				, , , ,	Input/output can be specified in 1-bit units.				
					N-ch open-drain output (6 V tolerance).				
P70	7-5-4	I/O	Digital	KR0/SEG12	Port 7.				
P74	7-5-16		input	KR4/SEG16/TKBO00	5-bit I/O port.				
P75			invalid <sup>Note</sup> 1	KR5/SEG17/TKBO01-2	Input/output can be specified in 1-bit units.  Use of an on-chip pull-up resistor can be				
P76				KR6/SEG18/TKBO01-1	specified by a software setting at input port.				
P77				KR7/SEG19/TKBO01-0	Can be set to LCD output Note 2.				



## Date: Feb. 22, 2016

# 18. <u>2.1.2 80-pin products (Page 19)</u>

### **Incorrect:**

Function Name	Pin Type	I/O	After Reset	Alternate Function	Function
P60 P61	7:1:3	I/O	Input port	SCLA0/(TI01)/(TO01) SDAA0/(TI02)/(TO02)	Port 6. 2-bit I/O port. Input/output can be specified in 1-bit units. N-ch open-drain output (6 V tolerance).
P70 P71 P72 P73	7-5-4	I/O	Digital input invalid <sup>Note</sup>	KR0/SEG12 KR1/SEG13 KR2/SEG14 KR3/SEG15	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Can be set to LCD output <sup>Note 2</sup> .
P74 P75 P76 P77	7-5-16			KR4/SEG16/TKBO00 KR5/SEG17/TKBO01-2 KR6/SEG18/TKBO01-1 KR7/SEG19/TKBO01-0	

### **Correct:**


Function Name	Pin Type	I/O	After Reset	Alternate Function	Function
P60 P61	12-1-3	I/O	Input port	SCLA0/(TI01)/(TO01) SDAA0/(TI02)/(TO02)	Port 6.  2-bit I/O port. Input/output can be specified in 1-bit units. N-ch open-drain output (6 V tolerance).
P70 P71	7-5-4	I/O	Digital input invalid <sup>Note</sup>	KR0/SEG12 KR1/SEG13	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Can be set to LCD output <sup>Note 2</sup> .
P72 P73			1	KR2/SEG14 KR3/SEG15	
P74 P75	7-5-16			KR4/SEG16/TKBO00 KR5/SEG17/TKBO01-2	
P76 P77				KR6/SEG18/TKBO01-1 KR7/SEG19/TKBO01-0	



# 19. <u>2.4 Block Diagrams of Pins</u> Figure 2-5. Pin Block Diagram for Pin Type 7-1-3 (Page 30)

### Incorrect:

Figure 2-5. Pin Block Diagram for Pin Type 7-1-3




Remarks 1. For alternate functions, see 2.1 Port Function.

2. SAU: Serial array unit


### **Correct:**

Figure 2-5. Pin Block Diagram for Pin Type 12-1-3




Remarks 1. For alternate functions, see 2.1 Port Function.

# 20. <u>2.4 Block Diagrams of Pins</u> Figure 2-9. Pin Block Diagram for Pin Type 7-5-10 (Page 34)



Remarks 1. For alternate functions, see 2.1 Port Function.


2. SAU: Serial array unit



Caution A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).


Remarks 1. For alternate functions, see 2.1 Port Function.

# 21. <u>2.4 Block Diagrams of Pins</u> Figure 2-11. Pin Block Diagram for Pin Type 7-6-4 (Page 36)



Remarks 1. For alternate functions, see 2.1 Port Function.


2. SAU: Serial array unit



Caution A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).


**Remarks 1.** For alternate functions, see **2.1 Port Function**.

# 22. <u>2.4 Block Diagrams of Pins</u> <u>Figure 2-14. Pin Block Diagram for Pin Type 8-5-4 (Page 39)</u>



**Remarks 1.** For alternate functions, see **2.1 Port Function**.

2. SAU: Serial array unit




**Caution** Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.

Remarks 1. Fo


- 1. For alternate functions, see 2.1 Port Function.
- 2. SAU: Serial array unit

# 23. <u>2.4 Block Diagrams of Pins</u> Figure 2-15. Pin Block Diagram for Pin Type 8-5-10 (Page 40)

### Old:




**Remarks 1.** For alternate functions, see **2.1 Port Function**.



**Caution 1.** A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).


- Caution 2. Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.
- **Remarks 1.** For alternate functions, see **2.1 Port Function**.
  - 2. SAU: Serial array unit

# 24. <u>2.4 Block Diagrams of Pins</u> <u>Figure 2-16. Pin Block Diagram for Pin Type 8-6-4 (Page 41)</u>



Remarks 1. For alternate functions, see 2.1 Port Function.

2. SAU: Serial array unit



**Caution 1.** A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in N-ch open-drain output mode by port output mode register (POMx).

Caution 2. Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.

**Remarks** 1. For alternate functions, see 2.1 Port Function.