

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A0116A/E	Rev.	1.00
Title	Correction for Incorrect Description Notice RL78/I1B Descriptions in the User's Manual: Hardware Rev. 2.11 Changed		Information Category	Technical Notification		
Applicable Product	RL78/I1B Group	Lot No.	Reference Document	RL78/I1B User's Manual: Hardware Rev. 2.11 R01UH0407EJ0211 (Nov. 2022)		
		All lots				

This document describes misstatements found in the RL78/I1B User's Manual: Hardware Rev. 2.11 (R01UH0407EJ0211).

Corrections

Applicable Item	Applicable Page	Contents
8.3.6 Real-time clock control register 1 (RTCC1)	Page 292	Incorrect descriptions revised
Figure 8-21. Procedure for Reading Real-time Clock2	Page 306	Incorrect descriptions revised
Figure 8-22. Procedure for Writing Real-time Clock2	Page 307	Incorrect descriptions revised
37.3.2 Supply current characteristics	Page 972 to Page 975	Incorrect descriptions revised

Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.

Corrections in the User's Manual: Hardware

No.	Corrections and Applicable Items			Pages in this document for corrections
	Document No.	English	R01UH0146EJ0350	
1	8.3.4 Real-time clock control register 1 (RTCC1)		Page 292	Page 3
2	Figure 8-21. Procedure for Reading Real-time Clock2		Page 306	Page 4
3	Figure 8-22. Procedure for Writing Real-time Clock2		Page 307	Page 4
4	37.3.2 Supply current characteristics		Page 972 to Page 975	Page 5 to Page 7

Incorrect: Bold with underline; Correct: Gray hatched

Revision History

RL78/I1B Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A0116A/E	Jan. 20, 2023	First edition issued Corrections No.1 to No.4 revised (this document)

1. **8.3.4 Real-time clock control register 1 (RTCC1) (Page 292)**

Incorrect:

Figure 8-7. Format of Real-time Clock Control Register 1 (RTCC1) (3/3)

RWST	Wait status flag of real-time clock 2
0	Counter is operating.
1	Mode to read or write counter value

This status flag indicates whether the setting of the RWAIT bit is valid.
 Before reading or writing the counter value, confirm that the value of this flag is 1.
 Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing is completed, the RWST bit is set to 0.

RWAIT	Wait control of real-time clock 2
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value

This bit controls the operation of the counter.
 Be sure to write "1" to it to read or write the counter value.
 As the counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0.
 When RWAIT = 1, it takes up to 1 clock of f_{RTC} until the counter value can be read or written (RWST = 1)^{Notes 1, 2}.
 When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.
 However, when it wrote a value to second count register, it will not keep the overflow event.

Correct:

Figure 8-7. Format of Real-time Clock Control Register 1 (RTCC1) (3/3)

RWST	Wait status flag of real-time clock 2
0	Counter is operating.
1	Mode to read or write counter value

This status flag indicates whether the setting of the RWAIT bit is valid.
 Before reading or writing the counter value, confirm that the value of this flag is 1.
 Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing is completed, the RWST bit is set to 0.

RWAIT	Wait control of real-time clock 2
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value

This bit controls the operation of the counter.
 Be sure to write "1" to it to read or write the counter value.
 As the internal counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0. When reading or writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).
 Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.
 When RWAIT = 1, it takes up to one cycle of f_{RTC} until the counter value can be read or written (RWST = 1).^{Notes 1, 2} When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.
 However, when it wrote a value to second count register, it will not keep the overflow event.

2. Figure 8-21. Procedure for Reading Real-time Clock 2 (Page 306)

Incorrect:

- Note 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.
2. Be sure to confirm that RWST = 0 before setting STOP mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be written.

3. Figure 8-22. Procedure for Writing Real-time Clock 2 (Page 307)

Incorrect:

- Note 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.
2. Be sure to confirm that RWST = 0 before setting STOP mode.

Cautions 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be written.

Correct:

- Note 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.
2. Be sure to confirm that RWST = 0 before setting STOP mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When reading to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be written.

Correct:

- Note 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.
2. Be sure to confirm that RWST = 0 before setting STOP mode.

Cautions 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be written.

4. 37.3.2 Supply current characteristics (Page 972 to Page 975)

Incorrect:

37.3.2 Supply current characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.9\text{ V} \leq V_{DD} = EV_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$) (1/4)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
		Operating mode	HS (high-speed main) mode ^{Note 5}	$f_{IH} = 24\text{ MHz}$ ^{Note 3}	Basic					
Supply current ^{Note 1}	I_{DD1}							$V_{DD} = 5.0\text{ V}$		1.5
		operation	$V_{DD} = 3.0\text{ V}$					1.5		mA
		Normal	$V_{DD} = 5.0\text{ V}$					4.1	6.6	mA
		operation	$V_{DD} = 3.0\text{ V}$					4.1	6.6	mA
				$f_{SUB} = 32.768\text{ kHz}$ ^{Note 4}	Normal	Square wave input		6.1	13.3	μA
				operation	Resonator connection		6.2	13.4	μA	

- Notes 1.** Total current flowing into V_{DD} and EV_{DD} including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD} or V_{SS} , EV_{SS} . **The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, $\Delta\Sigma$ A/D converter, LVD circuit, comparator, battery backup circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.**
When the VBAT pin (pin for battery backup) is selected, current flowing into VBAT.
- When high-speed on-chip oscillator and subsystem clock are stopped.
 - When high-speed system clock and subsystem clock are stopped.
 - When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low current consumption (AMPHS1 = 1). **However, not including the current flowing into real-time clock 2, 12-bit interval timer, and watchdog timer.**
 - Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$ to 32 MHz

$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$ to 16 MHz

LS (low-speed main) mode: $1.9\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$ to 8 MHz

- Remarks**
- f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - f_{IH} : High-speed on-chip oscillator clock frequency
 - f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 - Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

Correct:

37.3.2 Supply current characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.9\text{ V} \leq V_{DD} = EV_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$) (1/4)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
		Operating mode	HS (high-speed main) mode ^{Note 5}	$f_{IH} = 24\text{ MHz}$ ^{Note 3}	Basic					
Supply current ^{Note 1}	I_{DD1}							$V_{DD} = 5.0\text{ V}$		1.5
		operation	$V_{DD} = 3.0\text{ V}$					1.5		mA
		Normal	$V_{DD} = 5.0\text{ V}$					4.1	6.6	mA
		operation	$V_{DD} = 3.0\text{ V}$					4.1	6.6	mA
				$f_{SUB} = 32.768\text{ kHz}$ ^{Note 4}	Normal	Square wave input		6.1	13.3	μA
				operation	Resonator connection		6.2	13.4	μA	

- Notes 1.** Total current flowing into V_{DD} and EV_{DD} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD} or V_{SS} , EV_{SS} .
 When the VBAT pin (pin for battery backup) is selected, current flowing into VBAT.
 The following points apply in the HS (high-speed main), and LS (low-speed main) modes.
- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, $\Delta\Sigma$ A/D converter, LVD circuit, comparator, battery backup circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.
- In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.
- When high-speed on-chip oscillator and subsystem clock are stopped.
 - When high-speed system clock and subsystem clock are stopped.
 - When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low current consumption (AMPHS1 = 1).
 - Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$ to 32 MHz

$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$ to 16 MHz

LS (low-speed main) mode: $1.9\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$ to 8 MHz

- Remarks**
- f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - f_{IH} : High-speed on-chip oscillator clock frequency
 - f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 - Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

(TA = -40 to +85° C, 1.9 V ≤ VDD = EVDD ≤ 5.5 V, VSS = EVSS = 0 V) (2/4)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Supply current ^{Note 1}	I _{DD2} ^{Note 2}	HALT mode	HS (high-speed main) mode ^{Note 2}	f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 5.0 V	0.50	1.45	mA
					V _{DD} = 3.0 V	0.50	1.45	mA
				f _{IH} = 12 MHz ^{Note 4}	V _{DD} = 5.0 V	0.40	0.91	mA
					V _{DD} = 3.0 V	0.40	0.91	mA
				f _{IH} = 6 MHz ^{Note 4}	V _{DD} = 5.0 V	0.33	0.63	mA
					V _{DD} = 3.0 V	0.33	0.63	mA
				f _{IH} = 3 MHz ^{Note 4}	V _{DD} = 5.0 V	0.29	0.49	mA
					V _{DD} = 3.0 V	0.29	0.49	mA
			LS (low-speed main) mode ^{Note 2}	f _{IH} = 6 MHz ^{Note 4}	V _{DD} = 3.0 V	290	620	μA
					V _{DD} = 2.0 V	290	620	μA
				f _{IH} = 3 MHz ^{Note 4}	V _{DD} = 3.0 V	250	534	μA
					V _{DD} = 2.0 V	250	534	μA
			HS (high-speed main) mode ^{Note 2}	f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 5.0 V	Square wave input	0.31	1.08	mA
					Resonator connection	0.48	1.28	mA
				f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 3.0 V	Square wave input	0.31	1.08	mA
					Resonator connection	0.48	1.28	mA
		f _{MX} = 16 MHz ^{Note 3} , V _{DD} = 5.0 V		Square wave input	0.26	0.86	mA	
				Resonator connection	0.38	1.00	mA	
		f _{MX} = 16 MHz ^{Note 3} , V _{DD} = 3.0 V		Square wave input	0.26	0.86	mA	
				Resonator connection	0.38	1.00	mA	
		f _{MX} = 12 MHz ^{Note 3} , V _{DD} = 5.0 V		Square wave input	0.22	0.70	mA	
				Resonator connection	0.31	0.79	mA	
		f _{MX} = 12 MHz ^{Note 3} , V _{DD} = 3.0 V		Square wave input	0.22	0.70	mA	
				Resonator connection	0.31	0.79	mA	
		f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 5.0 V		Square wave input	0.21	0.63	mA	
				Resonator connection	0.28	0.71	mA	
		f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 3.0 V		Square wave input	0.21	0.63	mA	
				Resonator connection	0.28	0.71	mA	
LS (low-speed main) mode ^{Note 2}	f _{MX} = 8 MHz ^{Note 3} , V _{DD} = 3.0 V	Square wave input	110	360	μA			
		Resonator connection	160	420	μA			
	f _{MX} = 8 MHz ^{Note 3} , V _{DD} = 2.0 V	Square wave input	110	360	μA			
		Resonator connection	160	420	μA			

	I _{DD2} ^{Note 2}	STOP mode ^{Note 5}	T _A = -40°C	0.27	0.70	μA
			T _A = +25°C	0.33	0.82	μA
			T _A = +50°C	0.41	2.36	μA
			T _A = +70°C	0.77	4.19	μA
			T _A = +85°C	2.20	8.35	μA

(TA = -40 to +85° C, 1.9 V ≤ VDD = EVDD ≤ 5.5 V, VSS = EVSS = 0 V) (2/4)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Supply current ^{Note 1}	I _{DD2} ^{Note 2}	HALT mode	HS (high-speed main) mode ^{Note 6}	f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 5.0 V	0.50	1.45	mA
					V _{DD} = 3.0 V	0.50	1.45	mA
				f _{IH} = 12 MHz ^{Note 4}	V _{DD} = 5.0 V	0.40	0.91	mA
					V _{DD} = 3.0 V	0.40	0.91	mA
				f _{IH} = 6 MHz ^{Note 4}	V _{DD} = 5.0 V	0.33	0.63	mA
					V _{DD} = 3.0 V	0.33	0.63	mA
				f _{IH} = 3 MHz ^{Note 4}	V _{DD} = 5.0 V	0.29	0.49	mA
					V _{DD} = 3.0 V	0.29	0.49	mA
			LS (low-speed main) mode ^{Note 6}	f _{IH} = 6 MHz ^{Note 4}	V _{DD} = 3.0 V	290	620	μA
					V _{DD} = 2.0 V	290	620	μA
				f _{IH} = 3 MHz ^{Note 4}	V _{DD} = 3.0 V	250	534	μA
					V _{DD} = 2.0 V	250	534	μA
			HS (high-speed main) mode ^{Note 6}	f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 5.0 V	Square wave input	0.31	1.08	mA
					Resonator connection	0.48	1.28	mA
				f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 3.0 V	Square wave input	0.31	1.08	mA
					Resonator connection	0.48	1.28	mA
		f _{MX} = 16 MHz ^{Note 3} , V _{DD} = 5.0 V		Square wave input	0.26	0.86	mA	
				Resonator connection	0.38	1.00	mA	
		f _{MX} = 16 MHz ^{Note 3} , V _{DD} = 3.0 V		Square wave input	0.26	0.86	mA	
				Resonator connection	0.38	1.00	mA	
		f _{MX} = 12 MHz ^{Note 3} , V _{DD} = 5.0 V		Square wave input	0.22	0.70	mA	
				Resonator connection	0.31	0.79	mA	
		f _{MX} = 12 MHz ^{Note 3} , V _{DD} = 3.0 V		Square wave input	0.22	0.70	mA	
				Resonator connection	0.31	0.79	mA	
		f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 5.0 V		Square wave input	0.21	0.63	mA	
				Resonator connection	0.28	0.71	mA	
		f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 3.0 V		Square wave input	0.21	0.63	mA	
				Resonator connection	0.28	0.71	mA	
LS (low-speed main) mode ^{Note 6}	f _{MX} = 8 MHz ^{Note 3} , V _{DD} = 3.0 V	Square wave input	110	360	μA			
		Resonator connection	160	420	μA			
	f _{MX} = 8 MHz ^{Note 3} , V _{DD} = 2.0 V	Square wave input	110	360	μA			
		Resonator connection	160	420	μA			

	I _{DD2} ^{Note 2}	STOP mode ^{Note 7}	T _A = -40°C	0.27	0.70	μA
			T _A = +25°C	0.33	0.82	μA
			T _A = +50°C	0.41	2.36	μA
			T _A = +70°C	0.77	4.19	μA
			T _A = +85°C	2.20	8.35	μA

Notes 1. Total current flowing into V_{DD} and EV_{DD} including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or V_{SS}, EV_{SS}. **The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller driver, A/D converter, ΔΣ A/D converter, I/V circuit, comparator, battery backup circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.**

When the VBAT pin (pin for battery backup) is selected, current flowing into VBAT.

2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.

Notes 1. Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or V_{SS}, EV_{SS}.

When the VBAT pin (pin for battery backup) is selected, current flowing into VBAT.

The following points apply in the HS (high-speed main), and LS (low-speed main) modes.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.

4. When high-speed system clock and subsystem clock are stopped.
5. When operating real-time clock 2 (RTC2) and setting ultra-low current consumption (AMPHS1 = 1).
When high-speed on-chip oscillator and high-speed system clock are stopped. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
6. ~~When high-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. However, not including the current flowing into real-time clock 2 (RTC2), 12-bit interval timer, and watchdog timer.~~
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: $2.7\text{ V} \leq V_{in} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$
 - LS (low-speed main) mode: $1.9\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }8\text{ MHz}$
8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

• The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, the A/D converter, $\Delta\Sigma$ A/D converter, LVD circuit, comparator, battery backup circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When operating real-time clock 2 (RTC2) and setting ultra-low current consumption (AMPHS1 = 1).
When high-speed on-chip oscillator and high-speed system clock are stopped.
6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: $2.7\text{ V} \leq V_{in} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$
 - LS (low-speed main) mode: $1.9\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }8\text{ MHz}$
7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{IH} : High-speed on-chip oscillator clock frequency
 3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$