

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A0138A/E	Rev.	1.00
Title	Correction for Incorrect Description Notice RL78/G12 Descriptions in the User's Manual: Hardware Rev. 2.40 Changed		Information Category	Technical Notification		
Applicable Product	RL78/G12 Group	Lot No.	Reference Document	RL78/G12 User's Manual: Hardware Rev. 2.40 R01UH0200EJ0240 (Mar. 2024)		
		All lots				

This document describes misstatements found in the RL78/G12 User's Manual: Hardware Rev. 2.40 (R01UH0200EJ0240).

## Corrections

Applicable Item	Applicable Page	Contents
4.5.3 Register setting examples for using the port and alternate functions	Page 105, Page 107, Page 110, Page 112	Incorrect descriptions revised

## Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.

Corrections in the User's Manual: Hardware

No.	Corrections and Applicable Items			Pages in this document for corrections
	Document No.	English	R01UH0200EJ 0240	
1	4.5.3 Register setting examples for using the port and alternate functions		Page 105, Page 107, Page 110, Page 112	Page 3 ~ Page 6

~~Incorrect: **Bold with underline**~~; Correct: Gray hatched

**Revision History No,**

RL78/G12 Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A0138A/E	Nov. 20, 2024	First edition issued Corrections No.1 revised (this document)

1. 4.5.3 Register setting examples for using the port and alternate functions (page 105, page 107, page 110, page 112)

**Incorrect:**  
(page 105)

(omitted)

Table 4-7. Setting Examples of Registers and Output Latches When Using Alternate Function  
(20-, 24-Pin Products) (1/5)

Pin Name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output	
	Function Name	I/O						SAU	Other than SAU
P00 <sup>Note 1</sup>	P00	Input	-	-	-	1	x	-	-
		Output	-	-	-	0	0/1	-	-
	KR6	Input	-	-	-	1	x	-	-
P10	P10	Input	-	x	0	1	x	x	x
		Output	-	0	0	0	0/1	SCK00/ SCL00 = 1	PCLBZ0 = 0
		N-ch open drain output	-	1	0	0	0/1		
	ANI16	Input	-	x	1	1	x	x	x
	PCLBZ0	Output	-	0	0	0	0	SCK00/SCL00 = 1	x
	SCK00	Input	-	x	0	1	x	x	PCLBZ0 = 0
		Output	-	0/1	0	0	1	x	PCLBZ0 = 0
	SCL00 <sup>Note 2</sup>	Output	-	0/1	0	0	1	x	PCLBZ0 = 0

- Notes 1.** Provided only in 24-pin products.  
**2.** Provided only in the R5F102 products.

**Correct:**  
(page 105)

(omitted)

Table 4-7. Setting Examples of Registers and Output Latches When Using Alternate Function  
(20-, 24-Pin Products) (1/5)

Pin Name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output	
	Function Name	I/O						SAU	Other than SAU
P00 <sup>Note 1</sup>	P00	Input	-	-	-	1	x	-	-
		Output	-	-	-	0	0/1	-	-
	KR6	Input	-	-	-	1	x	-	-
P10	P10	Input	-	x	0	1	x	x	x
		Output	-	0	0	0	0/1	SCK00/ SCL00 = 1	PCLBUZ0 = 0
		N-ch open drain output	-	1	0	0	0/1		
	ANI16	Input	-	x	1	1	x	x	x
	PCLBUZ0	Output	-	0	0	0	0	SCK00/SCL00 = 1	x
	SCK00	Input	-	x	0	1	x	x	x
		Output	-	0/1	0	0	1	x	PCLBUZ0 = 0
	SCL00 <sup>Note 2</sup>	Output	-	0/1	0	0	1	x	PCLBUZ0 = 0

- Notes 1.** Provided only in 24-pin products.  
**2.** Provided only in the R5F102 products.

**Incorrect:**  
(page 107)

**Table 4-7. Setting Examples of Registers and Output Latches When Using Alternate Function**  
(20-, 24-Pin Products (4/5))

Pin Name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output	
	Function Name	I/O						SAU	Other than SAU
P40	P40	Input	–	–	–	1	x	–	–
		Output	–	–	–	0	0/1	–	–
	KR0	Input	–	–	–	1	x	–	–
P41	P41	Input	–	x	0	1	x	x	x
		Output	–	0	0	0	0/1	SO01/SDA01 = 1	TO02 = 0
		N-ch open drain output	–	1	0	0	0/1		
	ANI22	Input	–	x	1	1	x	x	
	SO01 <sup>Note 2</sup>	Output	PIOR3 = 0 <sup>Note 1</sup>	0/1	0	0	1	x	TO02 = 0
	SDA01 <sup>Note 2</sup>	I/O	PIOR3 = 0 <sup>Note 1</sup>	1	0	0	1	x	TO02 = 0
	TI02	Input	PIOR2 = 0	x	0	1	x	x	x
	TO02	Output	–	0	0	0	0	SO01/SDA01 = 1	x
	INTP1	Input	–	x	0	1	x	x	x
P42	P42	Input	–	–	0	1	x	x	x
		Output	–	–	0	0	0/1	SCK01/SCL01 = 1	TO03 = 0
	ANI21	Input	–	–	1	1	x	x	x
	SCK01 <sup>Note 2</sup>	Input	PIOR3 = 0 <sup>Note 1</sup>	–	0	1	x	x	x
		Output	PIOR3 = 0 <sup>Note 1</sup>	–	0	0	1	x	TO03 = 0
	SCL01 <sup>Note 2</sup>	Output	PIOR3 = 0 <sup>Note 1</sup>	–	0	0	1	x	TO03 = 0
	TI03	Input	PIOR2 = 0	–	0	1	x	x	x
	TO03	Output	–	–	0	0	0	SCK01/SCL01 = 1	x
P60	P60	Input	–	–	–	1	x	x	⊘
		N-ch open drain output (6-V tolerance)	–	–	–	0	0/1	SCLA0(TxD0) = 1	⊘
	KR4	Input	–	–	–	1	x	x	⊘
	SCLA0	I/O	–	–	–	0	0	x	⊘
	(TxD0)	Output	PIOR1 = 1	–	–	0	1	x	⊘
P61	P61	Input	–	–	–	1	x	⊘	⊘
		N-ch open drain output (6-V tolerance)	–	–	–	0	0/1	SDAA0 = 1	⊘
	KR5	Input	–	–	–	1	x	⊘	⊘
	SDAA0	I/O	–	–	–	0	0	⊘	⊘
	(RxD0)	Input	PIOR1 = 1	–	–	1	x	⊘	⊘

- Notes 1.** Provided only in 24-pin products.  
**2.** Provided only in the R5F102 products.

**Correct:**  
(page 107)

**Table 4-7. Setting Examples of Registers and Output Latches When Using Alternate Function**  
(20-, 24-Pin Products (4/5))

Pin Name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output	
	Function Name	I/O						SAU	Other than SAU
P40	P40	Input	–	–	–	1	x	–	–
		Output	–	–	–	0	0/1	–	–
	KR0	Input	–	–	–	1	x	–	–
P41	P41	Input	–	x	0	1	x	x	x
		Output	–	0	0	0	0/1	SO01/SDA01 = 1	TO02 = 0
		N-ch open drain output	–	1	0	0	0/1		
	ANI22	Input	–	x	1	1	x	x	⊘
	SO01 <sup>Note 2</sup>	Output	PIOR3 = 0 <sup>Note 1</sup>	0/1	0	0	1	x	TO02 = 0
	SDA01 <sup>Note 2</sup>	I/O	PIOR3 = 0 <sup>Note 1</sup>	1	0	0	1	x	TO02 = 0
	TI02	Input	PIOR2 = 0	x	0	1	x	x	x
	TO02	Output	–	0	0	0	0	SO01/SDA01 = 1	x
	INTP1	Input	–	x	0	1	x	x	x
P42	P42	Input	–	–	0	1	x	x	x
		Output	–	–	0	0	0/1	SCK01/SCL01 = 1	TO03 = 0
	ANI21	Input	–	–	1	1	x	x	x
	SCK01 <sup>Note 2</sup>	Input	PIOR3 = 0 <sup>Note 1</sup>	–	0	1	x	x	x
		Output	PIOR3 = 0 <sup>Note 1</sup>	–	0	0	1	x	TO03 = 0
	SCL01 <sup>Note 2</sup>	Output	PIOR3 = 0 <sup>Note 1</sup>	–	0	0	1	x	TO03 = 0
	TI03	Input	PIOR2 = 0	–	0	1	x	x	x
	TO03	Output	–	–	0	0	0	SCK01/SCL01 = 1	x
P60	P60	Input	–	–	–	1	x	x	⊘
		N-ch open drain output (6-V tolerance)	–	–	–	0	0/1	(TxD0) = 1	SCLA0 = 0
	KR4	Input	–	–	–	1	x	x	⊘
	SCLA0	I/O	–	–	–	0	0	x	⊘
	(TxD0)	Output	PIOR1 = 1	–	–	0	1	x	⊘
P61	P61	Input	–	–	–	1	x	⊘	⊘
		N-ch open drain output (6-V tolerance)	–	–	–	0	0/1		SDAA0 = 0
	KR5	Input	–	–	–	1	x	⊘	⊘
	SDAA0	I/O	–	–	–	0	0	⊘	⊘
	(RxD0)	Input	PIOR1 = 1	–	–	1	x	⊘	⊘

- Notes 1.** Provided only in 24-pin products.  
**2.** Provided only in the R5F102 products.

**Incorrect:**  
(page 110)

**Table 4-8. Setting Examples of Registers and Output Latches When Using Alternate Function  
(30-Pin Products) (2/6)**

Pin Name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output	
	Function Name	I/O						SAU	Other than SAU
P14	P14	Input	-	x	-	1	x		
		Output	-	0	-	0	0/1	SDA20 = 1	(SCLA0)/(TO03) = 0
		N-ch open drain output	-	1	-	0	0/1		
	RxD2 <sup>Note</sup>	Input	PIOR1 = 0	x	-	1	x	x	x
	SI20 <sup>Note</sup>	Input	PIOR1 = 0	x	-	1	x	x	x
	SDA20 <sup>Note</sup>	I/O	PIOR1 = 0	1	-	0	1	x	(SCLA0)/(TO03) = 0
	(SCLA0)	I/O	PIOR2 = 1	1	-	0	0	SDA20 = 1	(TO03) = 0
	(TI03)	Input	PIOR0 = 1	x	-	1	x	x	x
				0		0	0	SDA20 = 1	(SCLA0) = 0
P17	P15	Input	-	x	-	1	x	x	x
		Output	-	0	-	0	0/1	(TxD0) = 1	TO02 = 0
		N-ch open drain output	-	1	-	0	0/1		
	TI02	Input	PIOR0 = 0	x	-	1	x	x	x
	TO02	Output	PIOR0 = 0	0	-	0	0	(TxD0) = 1	x
	(TxD0)	Output	PIOR1 = 1	0/1	-	0	1	x	TO02 = 0

**Note** Provided only in the R5F102 products.

**Correct:**  
(page 110)

**Table 4-8. Setting Examples of Registers and Output Latches When Using Alternate Function  
(30-Pin Products) (2/6)**

Pin Name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output	
	Function Name	I/O						SAU	Other than SAU
P14	P14	Input	-	x	-	1	x	x	x
		Output	-	0	-	0	0/1	SDA20 = 1	(SCLA0)/(TO03) = 0
		N-ch open drain output	-	1	-	0	0/1		
	RxD2 <sup>Note</sup>	Input	PIOR1 = 0	x	-	1	x	x	x
	SI20 <sup>Note</sup>	Input	PIOR1 = 0	x	-	1	x	x	x
	SDA20 <sup>Note</sup>	I/O	PIOR1 = 0	1	-	0	1	x	(SCLA0)/(TO03) = 0
	(SCLA0)	I/O	PIOR2 = 1	1	-	0	0	SDA20 = 1	(TO03) = 0
	(TI03)	Input	PIOR0 = 1	x	-	1	x	x	x
				0		0	0	SDA20 = 1	(SCLA0) = 0
P17	P15	Input	-	x	-	1	x	x	x
		Output	-	0	-	0	0/1	(TxD0) = 1	TO02 = 0
		N-ch open drain output	-	1	-	0	0/1		
	TI02	Input	PIOR0 = 0	x	-	1	x	x	x
	TO02	Output	PIOR0 = 0	0	-	0	0	(TxD0) = 1	x
	(TxD0)	Output	PIOR1 = 1	0/1	-	0	1	x	TO02 = 0

**Note** Provided only in the R5F102 products.

**Incorrect:**  
(page 112)

**Table 4-8. Setting Examples of Registers and Output Latches When Using Alternate Function  
(30-Pin Products) (5/6)**

Pin Name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output	
	Function Name	I/O						SAU	Other than SAU
P60	P60	Input	-	-	-	1	x	x	1
		N-ch open drain output (6-V tolerance)	-	-	-	0	0/1	SCLA0=1	1
	SCLA0	I/O	PIOR2 = 0	-	-	0	0	x	1
P61	P61	Input	-	-	-	1	x	x	1
		N-ch open drain output (6-V tolerance)	-	-	-	0	0/1	SDAA0=1	1
	SDAA0	I/O	PIOR2 = 0	-	-	0	0	x	1
P120	P120	Input	-	-	0	1	x	-	-
		Output	-	-	0	0	0/1	-	-
	ANI19	Analog input	-	-	1	1	x	-	-
P137	P137	Input	-	-	-	-	x	-	-
	INTP0	Input	-	-	-	-	x	-	-
P147	P147	Input	-	-	0	1	x	-	-
		Output	-	-	0	0	0/1	-	-
	ANI18	Analog input	-	-	1	1	x	-	-

(omitted)

**Correct:**  
(page 112)

**Table 4-8. Setting Examples of Registers and Output Latches When Using Alternate Function  
(30-Pin Products) (5/6)**

Pin Name	Used Function		PIORx	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output	
	Function Name	I/O						SAU	Other than SAU
P60	P60	Input	-	-	-	1	x	1	x
		N-ch open drain output (6-V tolerance)	-	-	-	0	0/1	1	SCLA0=0
	SCLA0	I/O	PIOR2 = 0	-	-	0	0	1	x
P61	P61	Input	-	-	-	1	x	1	x
		N-ch open drain output (6-V tolerance)	-	-	-	0	0/1	1	SDAA0=0
	SDAA0	I/O	PIOR2 = 0	-	-	0	0	1	x
P120	P120	Input	-	-	0	1	x	-	-
		Output	-	-	0	0	0/1	-	-
	ANI19	Analog input	-	-	1	1	x	-	-
P137	P137	Input	-	-	-	-	x	-	-
	INTP0	Input	-	-	-	-	x	-	-
P147	P147	Input	-	-	0	1	x	-	-
		Output	-	-	0	0	0/1	-	-
	ANI18	Analog input	-	-	1	1	x	-	-

(omitted)