

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A0141A/E	Rev.	1.00
Title	Correction for Incorrect Description Notice Descriptions of errors in the RL78/F13, F14 User's Manual: Hardware Rev.2.20		Information Category	Technical Notification		
Applicable Product	RL78/F13, F14 Group	Lot No.	Reference Document	RL78/F13, F14 User's Manual: Hardware Rev.2.20 (R01UH0368EJ0220)		
		All lots				

This document describes misstatements found in RL78/F13, F14 User's Manual: Hardware Rev.2.20 (R01UH0368EJ0220).

These corrections will be made for the next revision of the RL78/F13, F14 User's Manual: Hardware.

## Corrections:

No	Corrections	R01UH0368EJ0220	Pages in this document
1	Typo in 34.6.6 LVD Circuit Characteristics (1)	P.1738	P.2
2	Typo in 34.6.6 LVD Circuit Characteristics (2)	P.1738	P.3

**Incorrect: Bold with underline; Correct: Gray hatched**

**No.1: Typo in 34.6.6 LVD Circuit Characteristics (1)**

Incorrect: Typo in the MAX. value in the table. (It was describing the Grade-Y product specifications.)

Page: P.1738

(1) LVD detection voltage of interrupt mode or reset mode

( $T_A = -40$  to  $+105$  °C,  $V_{PDR} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5$  V,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	$V_{LVD0}$	Power supply rise time	4.62	4.74	5.22	V
		Power supply fall time	4.52	4.64	5.11	V
	$V_{LVD1}$	Power supply rise time	4.50	4.62	5.09	V
		Power supply fall time	4.40	4.52	4.98	V
	$V_{LVD2}$	Power supply rise time	4.30	4.42	4.87	V
		Power supply fall time	4.21	4.32	4.76	V
	$V_{LVD3}$	Power supply rise time	3.13	3.22	3.66	V
		Power supply fall time	3.07	3.15	3.47	V
	$V_{LVD4}$	Power supply rise time	2.95	3.02	3.44	V
		Power supply fall time	2.89	2.96	3.23	V
	$V_{LVD5}$	Power supply rise time	2.74	2.81	3.22	V
		Power supply fall time	2.68 <small>Note</small>	2.75	3.00	V
Minimum pulse width	$t_{LW}$		300			μs
Detection delay time	$t_{LD}$				300	μs

Note The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when  $V_{DD} = 2.7$  V) is possible until a reset is effected at the power supply falling time.

Correct: Typo in the MAX. value in the table.

(1) LVD detection voltage of interrupt mode or reset mode

( $T_A = -40$  to  $+105$  °C,  $V_{PDR} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5$  V,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	$V_{LVD0}$	Power supply rise time	4.62	4.74	4.84	V
		Power supply fall time	4.52	4.64	4.74	V
	$V_{LVD1}$	Power supply rise time	4.50	4.62	4.72	V
		Power supply fall time	4.40	4.52	4.62	V
	$V_{LVD2}$	Power supply rise time	4.30	4.42	4.51	V
		Power supply fall time	4.21	4.32	4.41	V
	$V_{LVD3}$	Power supply rise time	3.13	3.22	3.29	V
		Power supply fall time	3.07	3.15	3.22	V
	$V_{LVD4}$	Power supply rise time	2.95	3.02	3.09	V
		Power supply fall time	2.89	2.96	3.02	V
	$V_{LVD5}$	Power supply rise time	2.74	2.81	2.87	V
		Power supply fall time	2.68 <small>Note</small>	2.75	2.81	V
Minimum pulse width	$t_{LW}$		300			μs
Detection delay time	$t_{LD}$				300	μs

Note The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when  $V_{DD} = 2.7$  V) is possible until a reset is effected at the power supply falling time.

**No.2: Typo in 34.6.6 LVD Circuit Characteristics (2)**

Incorrect: Typo in the MAX. value and condition value in the table.

Page: P.1738

(2) LVD detection voltage of interrupt & reset mode

( $T_A = -40$  to  $+105$  °C,  $V_{PDR} \leq V_{DD0} = V_{DD1} = V_{DD} \leq 5.5$  V,  $V_{ss} = EV_{SS0} = EV_{SS1} = 0$  V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	$V_{LVD5}$	VPOC2, VPOC1, VPOC0 = 0, 0, 1 <sup>Note 1</sup> , falling reset voltage: 2.75 V		2.68 <sup>Note 2</sup>	2.75	<del>3.00</del>	V
	$V_{LVD2}$	LVIS1, LVIS0 = 1, 0		Rising release reset voltage	4.30	4.42	<del>4.87</del>
				Falling interrupt voltage	4.21	4.32	<del>4.76</del>
	$V_{LVD5}$	VPOC2, VPOC1, VPOC0 = 0, 1, 0 <sup>Note 1</sup> , falling reset voltage: 2.75 V		2.68 <sup>Note 2</sup>	2.75	<del>3.00</del>	V
	$V_{LVD1}$	LVIS1, LVIS0 = 0, 0		Rising release reset voltage	4.50	4.62	<del>5.09</del>
				Falling interrupt voltage	4.40	4.52	<del>4.98</del>
	$V_{LVD5}$	VPOC2, VPOC1, VPOC0 = 0, 1, 1 <sup>Note 1</sup> , falling reset voltage: 2.75 V		2.68 <sup>Note 2</sup>	2.75	<del>3.00</del>	V
	$V_{LVD3}$	LVIS1, LVIS0 = 0, 1		Rising release reset voltage	3.13	3.22	<del>3.66</del>
				Falling interrupt voltage	3.07	3.15	<del>3.47</del>
	$V_{LVD0}$	LVIS1, LVIS0 = 0, 0		Rising release reset voltage	4.62	4.74	<del>5.22</del>
				Falling interrupt voltage	4.52	4.64	<del>5.11</del>

**Notes 1.** These values indicate setting values of option bytes.

2. The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when  $V_{DD} = 2.7$  V) is possible until a reset is effected at the power supply falling time.

Correct: Typo in the table values.

Page: P.1738

(2) LVD detection voltage of interrupt & reset mode

( $T_A = -40$  to  $+105$  °C,  $V_{PDR} \leq V_{DD0} = V_{DD1} = V_{DD} \leq 5.5$  V,  $V_{ss} = EV_{SS0} = EV_{SS1} = 0$  V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	$V_{LVD5}$	VPOC2, VPOC1, VPOC0 = 0, 0, 1 <sup>Note 1</sup> , falling reset voltage: 2.75 V		2.68 <sup>Note 2</sup>	2.75	2.81	V
	$V_{LVD2}$	LVIS1, LVIS0 = 0, 0		Rising release reset voltage	4.30	4.42	4.51
				Falling interrupt voltage	4.21	4.32	4.41
	$V_{LVD5}$	VPOC2, VPOC1, VPOC0 = 0, 1, 0 <sup>Note 1</sup> , falling reset voltage: 2.75 V		2.68 <sup>Note 2</sup>	2.75	2.81	V
	$V_{LVD1}$	LVIS1, LVIS0 = 0, 0		Rising release reset voltage	4.50	4.62	4.72
				Falling interrupt voltage	4.40	4.52	4.62
	$V_{LVD5}$	VPOC2, VPOC1, VPOC0 = 0, 1, 1 <sup>Note 1</sup> , falling reset voltage: 2.75 V		2.68 <sup>Note 2</sup>	2.75	2.81	V
	$V_{LVD3}$	LVIS1, LVIS0 = 0, 1		Rising release reset voltage	3.13	3.22	3.29
				Falling interrupt voltage	3.07	3.15	3.22
	$V_{LVD0}$	LVIS1, LVIS0 = 0, 0		Rising release reset voltage	4.62	4.74	4.84
				Falling interrupt voltage	4.52	4.64	4.74

**Notes 1.** These values indicate setting values of option bytes.

2. The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when  $V_{DD} = 2.7$  V) is possible until a reset is effected at the power supply falling time.