

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

To all our customers

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

5.2 Registers

5.2.1 MSCI Mode Register 0(MD0) ... page156

Bit	7	6	5	4	3	2	1	0
Asynchronous					*1	*1	STOP1	STOP0
Byte synchronous	PRTCL2	PRTCL1	PRTCL0	AUTO	CRCC1	CRCC0	CRC1	CRC0
Bit synchronous								
Transparent				*1	*1	*1	*1	*1
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

(Current)			(Corrected)		
Stop bit length(asynchronous mode)			Stop bit length(asynchronous mode)		
0	0	1 bit	0	0	1 bit
1	0	1.5 bits	0	1	Reserved*2
0	1	2 bits	1	0	2 bits
1	1	Reserved*2	1	1	Reserved*2

Bits 1 and 0 - Stop Bit Length (STOP1 , STOP0) ... page159

• Asynchronous mode

(Current)			(Corrected)		
STOP1	STOP0	Description	STOP1	STOP0	Description
0	0	Stop bit length = 1	0	0	Stop bit length = 1
	1	Stop bit length = 1.5		1	Reserved
1	0	Stop bit length = 2	1	0	Stop bit length = 2
	1	Reserved		1	Reserved

5.3 Operation ... page 271

5.3.1 Asynchronous Mode

(Current)

The data transmission ends with 1, 1.5, or 2 stop bits.

(Corrected)

The data transmission ends with 1 or 2 stop bits.




Figure5-11 Character Format in Asynchronous Mode




Figure5-11 Character Format in Asynchronous Mode

Transmission Operation ... page 274 , 275

(Current)




Figure5-14 State Transition Diagram for Transmission in Asynchronous Mode

(Corrected)




Figure5-14 State Transition Diagram for Transmission in Asynchronous Mode

A stop bit length of 1, 1.5, or 2 can be specified in 1/16, 1/32, or 1/64 clock mode. In 1/1 clock mode, only a stop bit length of 1 or 2 is available; if 1.5 is specified, 2 stop bits will be used.

A stop bit length of 1 or 2 can be specified in 1/16, 1/32, or 1/64 clock mode.

Error Checking ... page 283

- Framing error

(Current)

A space detected where a stop bit should be causes a framing error. Even if the stop bit length is 1.5 or 2 bits, only the first bit is checked.

(Corrected)

A space detected where a stop bit should be causes a framing error. Even if the stop bit length is 2 bits, only the first bit is checked.

3. Section9 Electrical Characteristics

9.3 AC Characteristics

9.3.1 Bus Timing

Table9-3 Slave Mode Bus Timing CPU Modes 0 and 1

(Current)							(Corrected)						
No.	Item	Symbol	Min	Typ	Max	Unit	No.	Item	Symbol	Min	Typ	Max	Unit
6	\overline{RD} active hold time	tRDH	1	-	-	ns	6	\overline{RD} active hold time	tRDH	2	-	-	ns
7	\overline{RD} inactive set-up time	tRDS2	12	-	-	ns	7	\overline{RD} inactive set-up time	tRDS2	13	-	-	ns
9	\overline{DS} hold time	tDSH	1	-	-	ns	9	\overline{DS} hold time	tDSH	2	-	-	ns
10	WAIT low delay time	tWTD1	-	-	20	ns	10	WAIT active delay time	tWTD1	-	-	20	ns
11	WAIT active delay time	tWTD2	-	-	20	ns	11	WAIT inactive delay time	tWTD2	-	-	20	ns
13	Read data valid delay time	tDBD1	-	-	20	ns	13	Read data valid delay time	tDBD1	-	-	22	ns
14	Read data invalid delay time	tDBD2	-	-	20	ns	14	Read data invalid delay time	tDBD2	-	-	24	ns
17	\overline{WR} active hold time	tWRH	0	-	-	ns	17	\overline{WR} active hold time	tWRH	2	-	-	ns
18	\overline{WR} inactive set-up time	tWRS2	10	-	-	ns	18	\overline{WR} inactive set-up time	tWRS2	13	-	-	ns

Table9-4 Slave Mode Bus Timing CPU Modes 2 and 3

(Current)							(Corrected)						
No.	Item	Symbol	Min	Typ	Max	Unit	No.	Item	Symbol	Min	Typ	Max	Unit
26	R/W active hold time	tRWH	1	-	-	ns	26	R/W active hold time	tRWH	2	-	-	ns
29	\overline{DS} inactive set-up time	tDSS2	14	-	-	ns	29	\overline{DS} inactive set-up time	tDSS2	16	-	-	ns
30	WAIT High delay time	tWTD1	-	-	20	ns	30	WAIT active delay time	tWTD1	-	-	20	ns
31	WAIT active delay time	tWTD2	-	-	20	ns	31	WAIT inactive delay time	tWTD2	-	-	20	ns
33	Read data valid delay time	tDBD1	-	-	20	ns	33	Read data valid delay time	tDBD1	-	-	22	ns
34	Read data invalid delay time	tDBD2	-	-	20	ns	34	Read data invalid delay time	tDBD2	-	-	24	ns

Table9-7 Interrupt Timing in CPU Modes 0 and 1 ... page478

(Current)							(Corrected)						
No.	Item	Symbol	Min	Typ	Max	Unit	No.	Item	Symbol	Min	Typ	Max	Unit
107	Vector data valid delay time	t _{IDBD1}	-	-	20	ns	107	Vector data valid delay time	t _{IDBD1}	-	-	22	ns

Table9-8 Interrupt Timing in CPU Modes 2 and 3 ... page478

(Current)							(Corrected)						
No.	Item	Symbol	Min	Typ	Max	Unit	No.	Item	Symbol	Min	Typ	Max	Unit
117	Vector data valid delay time	t _{IDBD1}	-	-	20	ns	117	Vector data valid delay time	t _{IDBD1}	-	-	22	ns
Test Conditions : Figure9-10, Figure9-11							Test Conditions : Figure9-11						

Table9-9 Bus Arbitration Timing in CPU Modes 0 and 1 ... page479


(Current)							(Corrected)						
No.	Item	Symbol	Min	Typ	Max	Unit	No.	Item	Symbol	Min	Typ	Max	Unit
208	Address output delay time	t _{AD}	-	-	20	ns	208	Address output delay time	t _{AD}	-	-	22	ns

Table9-10 Bus Arbitration Timing in CPU Modes 2 and 3 ... page480

(Current)							(Corrected)						
No.	Item	Symbol	Min	Typ	Max	Unit	No.	Item	Symbol	Min	Typ	Max	Unit
226	Address output delay time	t _{AD}	-	-	20	ns	226	Address output delay time	t _{AD}	-	-	22	ns

Figure9-12 Bus Arbitration Timing (CPU Modes 0, 1) ... page 493

(Current)



(Corrected)





Figure9-13 Bus Arbitration Timing (CPU Modes 2, 3) ... page 494

(Current)



(Corrected)

