


78K0/Kx2 Microcontrollers  Document Modification	Document No.	ZBG-CC-08-0013	1/1
	Date issued	July 14, 2008	
Related documents 78K0/Kx2 User's Manual: U18598EJ1V0UD00 (1st edition)	Issued by	Product Solution Group Multipurpose Microcomputer Systems Division Microcomputer Operations Unit NEC Electronics Corporation 	
	Notification classification		Usage restriction
			Upgrade
		√	Document modification
		Other notification	

### 1. Affected products

78K0/Kx2 microcontroller products:

78K0/KB2 :  $\mu$ PD78F0500A,  $\mu$ PD78F0501A,  $\mu$ PD78F0502A,  $\mu$ PD78F0503A,  $\mu$ PD78F0503DA

78K0/KC2 :  $\mu$ PD78F0511A,  $\mu$ PD78F0512A,  $\mu$ PD78F0513A,  $\mu$ PD78F0514A,  $\mu$ PD78F0515A,  
 $\mu$ PD78F0513DA,  $\mu$ PD78F0515DA

78K0/KD2 :  $\mu$ PD78F0521A,  $\mu$ PD78F0522A,  $\mu$ PD78F0523A,  $\mu$ PD78F0524A,  $\mu$ PD78F0525A,  
 $\mu$ PD78F0526A,  $\mu$ PD78F0527A,  $\mu$ PD78F0527DA

78K0/KE2 :  $\mu$ PD78F0531A,  $\mu$ PD78F0532A,  $\mu$ PD78F0533A,  $\mu$ PD78F0534A,  $\mu$ PD78F0535A,  
 $\mu$ PD78F0536A,  $\mu$ PD78F0537A,  $\mu$ PD78F0537DA

78K0/KF2 :  $\mu$ PD78F0544A,  $\mu$ PD78F0545A,  $\mu$ PD78F0546A,  $\mu$ PD78F0547A,  $\mu$ PD78F0547DA

Note. this notification affect users manual of specification-expansion products( $\mu$ PD78F05xxA), not affect users manual of conventional-specification products( $\mu$ PD78F05xx).

### 2. Notification

There are erroneous descriptions in the user's manual for the 78K0/Kx2 microcontrollers.

Summary:

There are erroneous descriptions in chapters for A/D converter, Serial interface IIC0, Interrupt function and Standby function. See the attachment for details.

### 3. Document revision history

#### 78K0/Kx2 Microcontrollers Document Modification

Document Number	Date Issued	Description
ZBG-CC-08-0013	July 14, 2008	Corrections to 78K0/Kx2 user's manual (This notification)

## List of Corrections to 78K0/Kx2 Microcontroller User's Manual (U18598EJ1V0UD00)

### [Details of Correction]

Page	Part	Content	
p.402	CHAPTER 13 A/D CONVERTER	Modification of <b>Table 13-2. A/D Conversion Time Selection</b>	<1>
p.565	CHAPTER 18 SERIAL INTERFACE IIC0	Modification of <b>Table 18-4. Extension Code Bit Definitions</b> and addition of Remark	<2>
pp.602 to 607		Modification of <b>Figure 18-27. Example of Master to Slave Communication</b> and <b>Figure 18-28. Example of Slave to Master Communication</b>	<3>
p.659	CHAPTER 22 STANDBY FUNCTION	Modification of Note 1 in <b>Figure 22-3. HALT Mode Release by Interrupt Request Generation</b>	<4>
p.663		Addition of Caution to <b>Table 22-3. Operating Statuses in STOP Mode</b>	<5>
pp.664 to 666		Modification of Note 2 in <b>Figure 22-5. Operating Timing When STOP Mode Is Released (When Unmasked Interrupt Request Is Generated)</b> , and Note <b>Figure 22-6. STOP Mode Release by Interrupt Request Generation</b>	<6>

<1> Modification of **Table 13-2. A/D Conversion Time Selection** (p.402)

<Error>

**Table 13-2. A/D Conversion Time Selection**

**(1)  $2.7\text{ V} \leq AV_{REF} \leq 5.5\text{ V}$  (LV0 = 0)**

A/D Converter Mode Register (ADM)					Conversion Time Selection				Conversion Clock (f <sub>AD</sub> )	
FR2	FR1	FR0	LV1	LV0	f <sub>PRS</sub> = 2 MHz	f <sub>PRS</sub> = 5 MHz	f <sub>PRS</sub> = 10 MHz	f <sub>PRS</sub> = 20 MHz <sup>Note</sup>		
0	0	0	0	0	264/f <sub>PRS</sub>	Setting prohibited	52.8 μs	26.4 μs	13.2 μs <sup>Note</sup>	f <sub>PRS</sub> /12
0	0	1	0	0	176/f <sub>PRS</sub>		35.2 μs	17.6 μs	8.8 μs <sup>Note</sup>	f <sub>PRS</sub> /8
0	1	0	0	0	132/f <sub>PRS</sub>	66.0 μs	26.4 μs	13.2 μs	6.6 μs <sup>Note</sup>	f <sub>PRS</sub> /6
0	1	1	0	0	88/f <sub>PRS</sub>	44.0 μs	17.6 μs	8.8 μs <sup>Note</sup>	Setting prohibited	f <sub>PRS</sub> /4
1	0	0	0	0	66/f <sub>PRS</sub>	33.0 μs	13.2 μs	6.6 μs <sup>Note</sup>		f <sub>PRS</sub> /3
1	0	1	0	0	44/f <sub>PRS</sub>	22.0 μs	8.8 μs <sup>Note</sup>	Setting prohibited		f <sub>PRS</sub> /2
Other than above					Setting prohibited					

**Note** This can be set only when  $4.0\text{ V} \leq AV_{REF} \leq 5.5\text{ V}$ .

**(2)  $2.3\text{ V} \leq AV_{REF} < 5.5\text{ V}$  (LV0 = 1)**

A/D Converter Mode Register (ADM)					Conversion Time Selection				Conversion Clock (f <sub>AD</sub> )	
FR2	FR1	FR0	LV1	LV0	f <sub>PRS</sub> = 2 MHz	f <sub>PRS</sub> = 5 MHz	f <sub>PRS</sub> = 10 MHz <sup>Note 2</sup>	f <sub>PRS</sub> = 20 MHz <sup>Note 1</sup>		
0	0	0	0	1	480/f <sub>PRS</sub>	Setting prohibited	Setting prohibited	48.0 μs <sup>Note 2</sup>	24.0 μs <sup>Note 1</sup>	f <sub>PRS</sub> /12
0	0	1	0	1	320/f <sub>PRS</sub>		64.0 μs	32.0 μs <sup>Note 2</sup>	16.0 μs <sup>Note 1</sup>	f <sub>PRS</sub> /8
0	1	0	0	1	240/f <sub>PRS</sub>		48.0 μs	24.0 μs <sup>Note 2</sup>	12.0 μs <sup>Note 1</sup>	f <sub>PRS</sub> /6
0	1	1	0	1	160/f <sub>PRS</sub>		32.0 μs	16.0 μs <sup>Note 2</sup>	8.0 μs <sup>Note 1</sup>	f <sub>PRS</sub> /4
1	0	0	0	1	120/f <sub>PRS</sub>	60.0 μs	24.0 μs <sup>Note 2</sup>	12.0 μs <sup>Note 2</sup>	Setting prohibited	f <sub>PRS</sub> /3
1	0	1	0	1	80/f <sub>PRS</sub>	40.0 μs	16.0 μs <sup>Note 2</sup>	8.0 μs <sup>Note 1</sup>		f <sub>PRS</sub> /2
Other than above					Setting prohibited					

**Notes 1.** This can be set only when  $4.0\text{ V} \leq AV_{REF} \leq 5.5\text{ V}$ .

**2.** This can be set only when  $2.7\text{ V} \leq AV_{REF} \leq 5.5\text{ V}$ .

**Cautions 1. Set the conversion times with the following conditions.**

**(1)  $2.7\text{ V} \leq AV_{REF} \leq 5.5\text{ V}$  (LV0 = 0)**

- $4.0\text{ V} \leq AV_{REF} \leq 5.5\text{ V}$ : f<sub>AD</sub> = 0.33 to **3.61** MHz
- $2.7\text{ V} \leq AV_{REF} < 4.0\text{ V}$ : f<sub>AD</sub> = 0.33 to 1.8 MHz

**(2)  $2.3\text{ V} \leq AV_{REF} \leq 5.5\text{ V}$  (LV0 = 1)**

- $4.0\text{ V} \leq AV_{REF} \leq 5.5\text{ V}$ : f<sub>AD</sub> = 0.6 to **6.56** MHz
- $2.7\text{ V} \leq AV_{REF} < 4.0\text{ V}$ : f<sub>AD</sub> = 0.6 to **3.28** MHz
- $2.3\text{ V} \leq AV_{REF} < 2.7\text{ V}$ : f<sub>AD</sub> = 0.6 to 1.48 MHz

&lt;Correct&gt;

Table 13-2. A/D Conversion Time Selection

(1)  $2.7\text{ V} \leq \text{AV}_{\text{REF}} \leq 5.5\text{ V}$  (LV0 = 0)

A/D Converter Mode Register (ADM)					Conversion Time Selection				Conversion Clock ( $f_{\text{AD}}$ )	
FR2	FR1	FR0	LV1	LV0	$f_{\text{PRS}} = 2\text{ MHz}$	$f_{\text{PRS}} = 5\text{ MHz}$	$f_{\text{PRS}} = 10\text{ MHz}$	$f_{\text{PRS}} = 20\text{ MHz}$		
0	0	0	0	0	$264/f_{\text{PRS}}$	Setting prohibited	$52.8\ \mu\text{s}$	$26.4\ \mu\text{s}$	$13.2\ \mu\text{s}$	$f_{\text{PRS}}/12$
0	0	1	0	0	$176/f_{\text{PRS}}$		$35.2\ \mu\text{s}$	$17.6\ \mu\text{s}$	$8.8\ \mu\text{s}^{\text{Note}}$	$f_{\text{PRS}}/8$
0	1	0	0	0	$132/f_{\text{PRS}}$	$66.0\ \mu\text{s}$	$26.4\ \mu\text{s}$	$13.2\ \mu\text{s}$	$6.6\ \mu\text{s}^{\text{Note}}$	$f_{\text{PRS}}/6$
0	1	1	0	0	$88/f_{\text{PRS}}$	$44.0\ \mu\text{s}$	$17.6\ \mu\text{s}$	$8.8\ \mu\text{s}^{\text{Note}}$	Setting prohibited	$f_{\text{PRS}}/4$
1	0	0	0	0	$66/f_{\text{PRS}}$	$33.0\ \mu\text{s}$	$13.2\ \mu\text{s}$	$6.6\ \mu\text{s}^{\text{Note}}$		$f_{\text{PRS}}/3$
1	0	1	0	0	$44/f_{\text{PRS}}$	$22.0\ \mu\text{s}$	$8.8\ \mu\text{s}^{\text{Note}}$	Setting prohibited		$f_{\text{PRS}}/2$
Other than above					Setting prohibited					

**Note** This can be set only when  $4.0\text{ V} \leq \text{AV}_{\text{REF}} \leq 5.5\text{ V}$ .

(2)  $2.3\text{ V} \leq \text{AV}_{\text{REF}} < 5.5\text{ V}$  (LV0 = 1)

A/D Converter Mode Register (ADM)					Conversion Time Selection				Conversion Clock ( $f_{\text{AD}}$ )	
FR2	FR1	FR0	LV1	LV0	$f_{\text{PRS}} = 2\text{ MHz}$	$f_{\text{PRS}} = 5\text{ MHz}$	$f_{\text{PRS}} = 10\text{ MHz}^{\text{Note 2}}$	$f_{\text{PRS}} = 20\text{ MHz}^{\text{Note 2}}$		
0	0	0	0	1	$480/f_{\text{PRS}}$	Setting prohibited	Setting prohibited	$48.0\ \mu\text{s}^{\text{Note 2}}$	$24.0\ \mu\text{s}^{\text{Note 2}}$	$f_{\text{PRS}}/12$
0	0	1	0	1	$320/f_{\text{PRS}}$		$64.0\ \mu\text{s}$	$32.0\ \mu\text{s}^{\text{Note 2}}$	$16.0\ \mu\text{s}^{\text{Note 1}}$	$f_{\text{PRS}}/8$
0	1	0	0	1	$240/f_{\text{PRS}}$		$48.0\ \mu\text{s}$	$24.0\ \mu\text{s}^{\text{Note 2}}$	$12.0\ \mu\text{s}^{\text{Note 1}}$	$f_{\text{PRS}}/6$
0	1	1	0	1	$160/f_{\text{PRS}}$		$32.0\ \mu\text{s}$	$16.0\ \mu\text{s}^{\text{Note 1}}$	Setting prohibited	$f_{\text{PRS}}/4$
1	0	0	0	1	$120/f_{\text{PRS}}$	$60.0\ \mu\text{s}$	$24.0\ \mu\text{s}^{\text{Note 2}}$	$12.0\ \mu\text{s}^{\text{Note 1}}$		$f_{\text{PRS}}/3$
1	0	1	0	1	$80/f_{\text{PRS}}$	$40.0\ \mu\text{s}$	$16.0\ \mu\text{s}^{\text{Note 1}}$	Setting prohibited		$f_{\text{PRS}}/2$
Other than above					Setting prohibited					

**Notes 1.** This can be set only when  $4.0\text{ V} \leq \text{AV}_{\text{REF}} \leq 5.5\text{ V}$ .

**2.** This can be set only when  $2.7\text{ V} \leq \text{AV}_{\text{REF}} \leq 5.5\text{ V}$ .

**Cautions 1. Set the conversion times with the following conditions.**

(1)  $2.7\text{ V} \leq \text{AV}_{\text{REF}} \leq 5.5\text{ V}$  (LV0 = 0)

- $4.0\text{ V} \leq \text{AV}_{\text{REF}} \leq 5.5\text{ V}$ :  $f_{\text{AD}} = 0.33$  to  $3.6$  MHz
- $2.7\text{ V} \leq \text{AV}_{\text{REF}} < 4.0\text{ V}$ :  $f_{\text{AD}} = 0.33$  to  $1.8$  MHz

(2)  $2.3\text{ V} \leq \text{AV}_{\text{REF}} \leq 5.5\text{ V}$  (LV0 = 1)

- $4.0\text{ V} \leq \text{AV}_{\text{REF}} \leq 5.5\text{ V}$ :  $f_{\text{AD}} = 0.6$  to  $3.6$  MHz
- $2.7\text{ V} \leq \text{AV}_{\text{REF}} < 4.0\text{ V}$ :  $f_{\text{AD}} = 0.6$  to  $1.8$  MHz
- $2.3\text{ V} \leq \text{AV}_{\text{REF}} < 2.7\text{ V}$ :  $f_{\text{AD}} = 0.6$  to  $1.48$  MHz

<2> **Table 18-4. Extension Code Bit Definitions** and addition of Remark (p.565)

**<Error>**

**Table 18-4. Extension Code Bit Definitions**

Slave Address	R/W Bit	Description
0 0 0 0 0 0 0	0	General call address
0 0 0 0 0 0 0	1	Start byte
0 0 0 0 0 0 1	x	C-BUS address
0 0 0 0 0 1 0	x	Address that is reserved for different bus format
1 1 1 1 0 X X	x	10-bit slave address specification

**<Correct>**

**Table 18-4. Bit Definitions of Main Extension Codes**

Slave Address	R/W Bit	Description
0 0 0 0 0 0 0	0	General call address
1 1 1 1 0 X X	0	10-bit slave address specification (for address authentication)
1 1 1 1 0 X X	1	10-bit slave address specification (for read command issuance after address match)


**Remark** For extension codes other than the above, refer to THE I<sup>2</sup>C-BUS SPECIFICATION published by NXP

<3> Modification of **Figure 18-27. Example of Master to Slave Communication** and **Figure 18-28. Example of Slave to Master Communication** (pp.602 to 607)

**<Error>**

**Figure 18-27. Example of Master to Slave Communication  
(When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)**

**(1) Start condition ~ address**




**Note** To cancel slave wait, write "FFH" to IIC0 or set WRELO.

<Correct>

**Figure 18-27. Example of Master to Slave Communication  
(When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)**

**(1) Start condition ~ address**




- Notes** 1. Write data to IIC0, not setting WRELO, in order to cancel a wait state during master transmission.
- 2. To cancel slave wait, write "FFH" to IIC0 or set WRELO.

<Error>

Figure 18-27. Example of Master to Slave Communication  
(When 9-Clock Wait Is Selected for Both Master and Slave) (2/3)

(2) Data




**Note** To cancel slave wait, write "FFH" to IIC0 or set WREL0.



<Correct>

**Figure 18-27. Example of Master to Slave Communication  
(When 9-Clock Wait Is Selected for Both Master and Slave) (2/3)**

**(2) Data**




- Notes**
1. Write data to IIC0, not setting WRELO, in order to cancel a wait state during master transmission.
  2. To cancel slave wait, write "FFH" to IIC0 or set WRELO.

<Error>

Figure 18-27. Example of Master to Slave Communication  
(When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)

(3) Stop condition




**Note** To cancel slave wait, write "FFH" to IIC0 or set WREL0.

<Correct>

Figure 18-27. Example of Master to Slave Communication  
(When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)

(3) Stop condition




- Notes** 1. Write data to IIC0, not setting WRELO, in order to cancel a wait state during master transmission.  
 2. To cancel slave wait, write "FFH" to IIC0 or set WRELO.

<Error>

Figure 18-28. Example of Slave to Master Communication  
(When 8-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (1/3)

(1) Start condition ~ address




**Note** To cancel master wait, write "FFH" to IIC0 or set WRELO.

<Correct>

**Figure 18-28. Example of Slave to Master Communication**  
 (When 8-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (1/3)

**(1) Start condition ~ address**




- Notes 1.** To cancel master wait, write "FFH" to IIC0 or set WRELO.
- 2.** Write data to IIC0, not setting WRELO, in order to cancel a wait state during slave transmission.



<Correct>

**Figure 18-28. Example of Slave to Master Communication**  
**(When 8-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (2/3)**

**(2) Data**




- Notes 1.** To cancel master wait, write "FFH" to IIC0 or set WRELO.
- 2.** Write data to IIC0, not setting WRELO, in order to cancel a wait state during slave transmission.

<Error>

Figure 18-28. Example of Slave to Master Communication  
 (When 8-Clock and 9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (3/3)

(3) Stop condition




**Note** To cancel master wait, write "FFH" to IIC0 or set WRELO.



<Correct>

**Figure 18-28. Example of Slave to Master Communication**  
 (When 8-Clock and 9-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (3/3)

**(3) Stop condition**



- Notes 1.** To cancel wait, write "FFH" to IIC0 or set WRELO.
- 2.** Write data to IIC0, not setting WRELO, in order to cancel a wait state during slave transmission.
- 3.** If a wait state during slave transmission is canceled by setting WRELO, TRC0 will be cleared.

<4> Modification of Note 1 in **Figure 22-3. HALT Mode Release by Interrupt Request Generation** (p.659)

**<Error>**

**Note 1.** The wait time is as follows:

- When vectored interrupt servicing is carried out: 8 or 9 clocks
- When vectored interrupt servicing is not carried out: 2 or 3 clocks

**<Correct>**

**Note 1.** The wait time is as follows:

- When vectored interrupt servicing is carried out: 11 or 12 clocks
- When vectored interrupt servicing is not carried out: 4 or 5 clocks

<5> Addition of Caution to **Table 22-3. Operating Statuses in STOP Mode** (p.663)

**Caution** Execute the STOP instruction after having confirmed that the internal high-speed oscillator is operating stably (RSTS = 1).

<6> Modification of Note 2 in **Figure 22-5. Operating Timing When STOP Mode Is Released (When Unmasked Interrupt Request Is Generated)**, and Note **Figure 22-6. STOP Mode Release by Interrupt Request Generation** (pp.664 to 666)

**Note** The wait time is as follows:

- When vectored interrupt servicing is carried out: 8 or 9 clocks
- When vectored interrupt servicing is not carried out: 2 or 3 clocks

**<Correct>**

**Note** The wait time is as follows:

- When vectored interrupt servicing is carried out: 17 or 18 clocks
- When vectored interrupt servicing is not carried out: 11 or 12 clocks