

9QXL1200

DB1206 PCIe Gen7 Fanout Buffer with LOS

Description

The 9QXL1200 is an ultra-high performance fanout buffer supporting PCIe Gen1 through Gen7. It provides a Loss-Of-Signal (LOS) output for system monitoring and resiliency. The device also incorporates Power Down Tolerant (PDT) and Flexible Startup Sequencing (FSS) features, easing system design. It can drive both source-terminated and double-terminated loads, operating up to 400MHz. The Renesas 9QXL1200 also enhances system security with two modes of SMBus write protection.

The 9QXL1200 provides 12 Low-Power (LP) HCSL output pairs in a 5.0 × 5.0 mm dual-row LGA package. The 9QXL1200 devices offer higher output counts in smaller packages compared to earlier buffer families. The buffers support both Common Clock (CC) and Independent Reference (IR) PCIe clock architectures.

Applications

- Cloud/High-performance computing
- nVME storage
- Networking
- AI Accelerators

Features

- PCIe Gen6 additive phase jitter: 4fs RMS
- PCIe Gen7 additive phase jitter: 2.8fs RMS
- DB2000Q/DB1206 additive phase jitter: 12fs RMS
- 12kHz–20MHz additive phase jitter: 36fs RMS at 156.25MHz
- Power Down Tolerant (PDT) inputs
- Flexible Startup Sequencing (FSS)
- SMBus enabled Automatic Clock Parking (ACP)
- Two software-controlled SMBus write protection modes
- Spread-spectrum tolerant
- CLKIN accepts HCSL or LVDS signal levels
- Selectable output slew rate via pin/SMBus
- 4-wire Side-Band Interface supports high-speed serial output enable and device daisy-chaining
- Nine SMBus addresses plus write protection
- 12 LP-HCSL 85Ω impedance outputs
- 12 dedicated output enable pins
- -40°C to +105°C, 3.3V ±10% operation




Figure 1. 9QXL1200 Block Diagram

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.