# RENESAS

# R-Car V3M, V3H, V3H2 Overview & Block Diagram

Rev.1.0 July 30, 2021

### 1. Overview

### 1.1 Introduction

#### R-Car V3M

- Two 800-MHz Arm® Cortex®-A53 MPCore<sup>™</sup> cores,
- 800-MHz Arm® Cortex®-R7 core,
- Memory controller for DDR3L-1600 with 32 bits  $\times$  1 channel,
- Image recognition engine (IMP-X5-V3M),
- Image signal processor (ISP),
- Video Output (4 lanes × 1 channel LVDS, 1 channel digital),
- Video Input (4 lanes × 1 channel MIPI-CSI2, 2 channels digital),
- 2 channels FlexRay interface,
- 8 channels 12-bit 1.6 MSps Analog to Digital Converter,
- Supporting metric targets for ASIL B (sensor layer, application processors)

#### R-Car V3H R-Car V3H2

- Four 1.0-GHz Arm<sup>®</sup> Cortex<sup>®</sup>-A53 MPCore<sup>™</sup> cores,
- 800-MHz Arm® Cortex®-R7 core,
- Memory controller for LPDDR4-3200 with 32 bits × 1 channel,
- Image recognition engine (IMP-X5-V3H),
- Image signal processor (ISP) × 2 channels,
- Video Output (4 lanes × 1 channel LVDS, 1 channel digital),
- Video Input (4 lanes × 2 channels MIPI-CSI2, 2 channels digital),
- 2 channels FlexRay interface,
- PCI Express interface
- Supporting metric targets for ASIL B (sensor layer, application processors)

#### R-Car V3H2

- 3.7 TOPS for CNN (Option)
- Supporting metric targets for ASIL C (real time domain) safety goals (Option)

#### R-CarV3M R-Car V3H R-Car V3H2

- Video processing units,
- CAN interface, and
- EthernetAVB interface.
- \*: The "DDR3/DDR3L-1856" indicates the DDR3/DDR3L-SDRAM bus interface which operates at a frequency of 928 MHz in this manual.
- Note: Arm and Cortex are registered trademark of Arm Limited. All other brands or product names are the property of their respective holders.



### 1.2 List of Specifications

### 1.2.1 Arm Core

Item	Description	
System CPU Cortex-A53	R-Car V3M	
	Arm Cortex-A53 Dual MPCore 800Hz	
	L1 I/D cache 32/32 KBytes, L2 cache 512 Kbytes	
	R-Car V3H R-Car V3H2	
	Arm Cortex-A53 Quad MPCore 1.0GHz	
	L1 I/D cache 32/32 KBytes, L2 cache 1 Mbytes	
	R-Car V3M R-Car V3H R-Car V3H2	
	<ul> <li>NEON™/VFPv4 supported</li> </ul>	
	Security extension supported	
	Virtualization supported	
	Armv8 architecture	
Debug and Trace	JTAG/SWD I/F supported	
	ETM-A57/A53 supported (each CPU)	
	ETF 16 KBytes for program flow trace (each cluster)	



### 1.2.2 Arm Realtime Core

Item	Description	
Arm Realtime Core Cortex-R7	Arm Cortex-R7 800 MHz	
	L1 I/D cache 32/32 Kbytes (ECC)	
	I-TCM/D-TCM (32/32 Kbytes) (ECC)	
	Dual Lock-Step supported (safety function)	
	VFPv3 supported	
	Armv7 architecture	
Debug and Trace	JTAG/SWD I/F supported	
	ETM-R7 supported	
	ETF 4 KBytes for program flow trace	



### 1.2.3 CPU Core Peripherals

Item	Description		
Clock Pulse Generator (CPG)	Generates the clocks from external clock (EXTAL).		
	R-Car V3M		
	<ul> <li>Maximum Cortex-A53 clock: 800 MHz</li> </ul>		
	<ul> <li>Maximum Cortex-R7 clock: 800 MHz</li> </ul>		
	<ul> <li>Maximum AXI-bus clock: 266 MHz</li> </ul>		
	<ul> <li>Maximum SDRAM bus clock: 800 MHz (DDR3L-1600)</li> </ul>		
	<ul> <li>— Maximum peripheral clock (ΗΡφ): 133 MHz</li> </ul>		
	— Maximum IMP/ISP clock: 400 MHz		
	R-Car V3H R-Car V3H2		
	<ul> <li>Maximum Cortex-A53 clock: 1.0 GHz</li> </ul>		
	<ul> <li>Maximum Cortex-R7 clock: 800 MHz</li> </ul>		
	— Maximum AXI-bus clock: 400 MHz		
	<ul> <li>Maximum SDRAM bus clock: 1600 MHz (LPDDR4-3200)</li> </ul>		
	— Maximum media clock: 400 MHz		
	R-Car V3M R-Car V3H R-Car V3H2		
	System-CPU shut down mode control supported		
	Module-standby mode supported		
	<ul> <li>Includes module reset registers to control reset operation of individual on-chip peripheral modules</li> </ul>		
System Controller (SYSC)	Shuts down and restores power to target modules.		
	Target modules:		
	R-Car V3M		
	<ul> <li>Cortex-A53 (with independent shutting down of CPUs 0, 1 and SCU+L2 cache)</li> </ul>		
	R-Car V3H R-Car V3H2		
	<ul> <li>Cortex-A53 (with independent shutting down of CPUs 0, 1, 2, 3, and SCU+L2</li> </ul>		
	cache)		
	R-Car V3M R-Car V3H R-Car V3H2		
	— Cortex-R7		
	— IMP-X5		
	Low leakage standby mode supported.		
RESET	Includes one reset-signal external output port for external modules		
	Includes Boot Address Register etc.		
Pin function controller (PFC)	Setting multiplexed pin functions for LSI pins		
, , , , , , , , , , , , , , , , , , ,	Function of the LSI pin selectable by setting the registers in the PFC module		
	Module selection		
	Enable and disable the functions of LSI pins to which pin functions from multiple pin		
	groups are assigned by setting the registers in the PFC module.		
	Pull-up/down control for each LSI pin		
	On/off and up/down of the pull register on each LSI pin can be controlled by setting		
	the registers in the PFC module.		
General-purpose I/O (GPIO)	General-purpose I/O ports		
· · · · · · · · · · · · · · · · · · ·	Supports GPIQ interrupts		



Item	Description
Thermal sensor / Chip Internal Voltage Monitor (THS/CIVM)	R-Car V3H R-Car V3H2
	2 channels of thermal sensor
	R-Car V3M
	1 channel of thermal sensor
	R-Car V3M R-Car V3H R-Car V3H2
	Programmable 3 temperature level for the sensor, to indicate the temperature level
	<ul> <li>Interrupt when the temperature reaches programmed</li> </ul>

### 1.2.4 External Bus Module

ltem	Description
External Bus Controller for EX-	EX-BUS interface: max. 16-bit bus
	Frequency: 66 MHz or 44.4 MHz
BUS (LBSC)	External area divided into several areas and managed
	<ul> <li>Allocation to space of area 0, area 1.</li> </ul>
	<ul> <li>Area 0 supports 1-MByte memory space (startup mode).</li> </ul>
	- I/F settings, bus width settings, and wait state insertion are possible for each area
	SRAM interface
	<ul> <li>Wait states can be inserted through register settings</li> </ul>
	Period of waiting is set in cycle unit, and the maximum value is 15.
	<ul> <li>EX_WAIT pin can be used for wait state insertion</li> </ul>
	<ul> <li>Connectable bus widths: 16 bits or 8 bits</li> </ul>
	Supports external buffer enable/direction control
	Supports Burst ROM interface
	Supports Byte-control SRAM interface
External Flash	Supports RPC-IF (Reduced Pin Count interface) flash memory or QSPI flash memory
Controller	Maximum Frequency 160 MHz (320MB/s) for RPC-IF, 80 MHz (80MB/s)* for QSPI (QSPI0)
	Dual QSPI operation for two 4-bit serial flash memories is also available; 80 MHz (160MB/s)*
External Bus	R-Car V3H R-Car V3H
Controller for	<ul> <li>1 channel (32-bit bus mode)</li> </ul>
LPDDR4/DDR3/D	<ul> <li>LPDDR4-3200 can be connected directly.</li> </ul>
DR3L SDRAM	Note. The LPDDR4X (JESD209-4-1) is not supported.
(DB3C4)	Memory Size: Up to 4GB (*)
	<ul> <li>Auto Refresh/Self Refresh/Partial Array Self Refresh supported</li> </ul>
	Auto Pre-charge Mode
	DDR Back Up supported
	(*): LPDDR4-SDRAM compliant with JEDEC JESD209-4B. (Supports memory with sizes from
	4 Gbits to 16 Gbits.)
	Cache memory for DDR-Memory access efficiency
	Decompression of lossless compressed image
	<ul> <li>Memory access protection for secure/safety regions</li> </ul>



Item	Description
External Bus Controller for DDR3L SDRAM (DBSC4)	R-Car V3M
	1 channel (32-bit bus mode)
	<ul> <li>DDR3L-1600 can be connected directly (DDR3 and LPDDR4 are not supported).</li> </ul>
	Memory Size: Up to 2GB
	Auto Refresh/Self Refresh/Partial Array Self Refresh supported
	Auto Pre-charge Mode
	DDR Back Up supported



### 1.2.5 Internal Bus Module

Item	Description
AXI-bus	On-chip main bus
	<ul> <li>Bus protocol: AXI3 with QoS control</li> </ul>
	R-Car V3H R-Car V3H2
	— Frequency: 400 MHz
	<ul> <li>Bus width: 512 bits/256 bits/128 bits</li> </ul>
	R-Car V3M
	— Frequency: 266 MHz
	<ul> <li>Bus width: 256 bits/128 bits/64 bits</li> </ul>
	On-chip CPU bus
	R-Car V3M
	<ul> <li>Bus protocol: AMBA®4 ACE™ and ACE-Lite™</li> </ul>
	— Frequency: 800 MHz
	Bus width: 128 bits
	R-Car V3H R-Car V3H2
	— Bus protocol: AXI3
	— Frequency: 800 MHz
	— Bus width: 128 bits
Direct Memory Access	16 channels for TOP domain (SYDM0)
(SYS-DMAC)	Address space: 4 GBytes on architecture
	• Data transfer length: Byte, word (2 Bytes), longword (4 Bytes), 8 Bytes, 16 Bytes, 32 Bytes
	and 64 Bytes
	Maximum number of transfer times: 16,777,215 times
	Transfer request:
	Selectable from on-chip peripheral module request and auto request
	Bus mode:     Calestable from normal mode and alow mode
	Selectable from normal mode and slow mode
	Priority: Selectable from fixed channel priority mode and round-robin mode
	Interrupt request: Supports interrupt request to CPU at the end of data transfer
	Repeat function: Automatically resets the transfer source, destination, and count at the     and of DMA transfer (build exception)
	end of DMA transfer (by descriptor function)
	Descriptor function (each channel) supported
	MMU (each channel) supported
	Channel bandwidth arbiter (each channel)
Boot	System startup with selectable boot mode at power-on reset
	<ul> <li>Either external ROM boot (area 0)* or on-chip ROM boot can be selected through MD pin an development ship.</li> </ul>
	In on-chip ROM boot, RPC-IF or QSPI serial ROM boot is supported.
	Program downloaded to internal memory (System RAM)
	Autorun function for the downloaded program
	Secure boot supported. Integrity check of boot image is proceeded before executing.
	<ul> <li>On secure chip, boot operation is restricted to on-chip ROM boot mode.</li> </ul>
	<ul> <li>About detail information of BOOT, refer to Section 19 (Boot) and Appendix B (Active sequence).</li> </ul>

Item	Description	
Realtime Direct Memory Access Controller (RT-DMAC)	32 channels for Realtime domain	
	Address space: 4 GBytes on architecture	
	• Data transfer length: Byte, word (2 Bytes), longword (4 Bytes), 8 Bytes, 16 Bytes, 32 Bytes	
	and 64 Bytes	
	Maximum number of transfer times: 16,777,215 times	
	Iransfer request:     Selectable from on-chip peripheral module request and auto request	
	Bus mode:     Selectable from normal mode and slow mode	
	Priority: Selectable from fixed channel priority mode and round-robin mode	
	Interrupt request: Supports interrupt request to CPU at the end of data transfer	
	<ul> <li>Repeat function: Automatically resets the transfer source, destination, and count at the end of DMA transfer (by descriptor function)</li> </ul>	
	Descriptor function (each channel) supported	
	MMU (each channel) supported	
	Channel bandwidth arbiter (each channel)	
IPMMU	• An IPMMU is a memory management unit (MMU) which provides address translation and access protection functionalities to processing units and interconnect networks.	
Interrupt Controller (INTC)	INTC-AP (For All Products; for AP- System core Cortex- A57/Cortex-A53)       R-Car V3M         — 5 interrupt pins which can detect external interrupts — Max. 480 shared peripheral interrupts supported         R-Car V3H R-Car V3H2         — 6 interrupt pins which can detect external interrupts         — Max. 384 shared peripheral interrupts supported         R-Car V3M R-Car V3H R-Car V3H2         — 6 interrupt pins which can detect interrupts supported         R-Car V3M R-Car V3H R-Car V3H2         — Fall/rise/high level/low level detection is selectable         — On-chip peripheral interrupts: Priority can be specified for each module         — 16 software interrupts that have been generated and 6 private peripheral interrupts supported         — 32-level priority selectable         — Trust Zone supported	
Interrupt Controller (INTC)	INTC-RT       R-Car V3M         for RealTime CPU       — 5 interrupt pins which can detect external interrupts         Cortex-R7       R-Car V3H R-Car V3H2         — 6 interrupt pins which can detect external interrupts         R-Car V3M R-Car V3H R-Car V3H2         — 6 interrupt pins which can detect external interrupts         R-Car V3M R-Car V3H R-Car V3H2         — Fall/rise/high level/low level detection is selectable         — On-chip peripheral interrupts: Priority can be specified for each module         — Max. 384 peripheral interrupts supported	
Multifunctional Interface (MFIS)	<ul> <li>Interrupt generation between SYS domain and RT domain</li> <li>Fifteen external source bits for controlling 32-K types of interrupts</li> <li>Lock function for exclusive access supported</li> <li>Error checking function control and arbitrate error signal from other module.</li> </ul>	

#### 1.2.6 Internal Memory

ltem	Description
System RAM	R-Car V3H R-Car V3H2
	RAM of 384 KBytes
	R-Car V3M
	RAM of 448 Kbytes

#### 1.2.7 Display Unit

Item	Description	
Display Unit (DU)	Display channel	1 channel
	Interface	<ul> <li>LVDS 1 channel</li> <li>Digital RGB 1channel (8-bit precision for each RGB color)</li> </ul>
	LVDS interface (per channel)	<ul> <li>Output: compliant with TIA/EIA-644; five pairs of differential output (four pairs of data and one pair of clock)</li> <li>Operating frequency: Dotclk 148.5 MHz</li> </ul>
	Screen size and number of composite planes per channel	<ul> <li>Maximum screen size: 1920 x 1440 @30fps, 1920 x 1080@60fps</li> <li>Number of planes specifiable: 5 (VSP2 processing)</li> <li>Number of planes specifiable: 1 (DU)</li> </ul>
	CRT scanning method	Non-interlaced
	Synchronization method	Master
	Internal color palette (VSP2)	<ul> <li>Includes four color palette planes which can display 256 of 260 thousands colors at the same time.</li> </ul>
	Output display numbers	One output channel
		8-bit precision for each RGB color
	Blending ratio settings (VSP2)	Number of color palette planes with blending ratio: 4
	Dot clock	Switchable between external input and internal clock
Video Input Module (VIN)	MIPI-CSI2 interface R-Car V3N • 1 chanr R-Car V3H • 2 chanr R-Car V3N • 1.125G 1.5Gbp RAW8, RAW16 support *: R inpu • 1.0Gbp YUV422	A car V3H2 hel (4lane × 1 channel) <b>R-Car V3H2</b> hels (4-lane × 2 channels) <b>R-Car V3H R-Car V3H2</b> bps/Lane for RAW data (ISP) for R-Car V3M, s/Lane for RAW data (ISP) for R-Car V3H/V3H_2 RAW10*, RAW12*, RAW14* (HDR sensor Input), s* (HDR sensor Input), RAW20* (HDR sensor Input), s* (HDR sensor Input), RAW20* (HDR sensor Input) are red AW10, RAW12, RAW14, RAW16, and RAW20 can be ut only via ISP module. bs/Lane for RGB/YUV (ISP bypass) 2 8/10bit, Embedded 8bit, User Defined 8bit are

Video Input Module (VIN)	digital interface	2 channels (YCbCr/Raw for ISP)
		Dotclk 100 MHz
		RAW data input (ISP)
		<ul> <li>RAW8 / RAW10* /RAW12* are supported</li> </ul>
		*: RAW10 and RAW12 can be input only via ISP module.
		RGB/YCbCr input (ISP bypass)
		ITU-R BT.601 interface: 8-, 10- (same size only (not scaling)), or 12-bit (same size only (not scaling)) YCbCr422
		ITU-R BT.656 interface: 8-, 10- (same size only (not scaling)), or 12-bit (same size only (not scaling)) YCbCr422
	Capturing function	R-Car V3M Up to 4 input images can be captured (using VC, DT filtering) R-Car V3H R-Car V3H2
		<ul> <li>Up to 6 input images can be captured (using VC, DT filtering)</li> </ul>
	Clipping function	R-Car V3M Up to 4096 × 4096
		Note: When max size image is input, ISP can't be used. And input frame rate is in accordance with the less than 1.0Gbps/lane (case of using MIPI-CSI2 interface) or dotclk 100 MHz (case of using digital pin). R-Car V3H R-Car V3H2
		Note: When max size image is input, ISP can't be used.     And input frame rate is in accordance with the lass than
		1.5Gbps/lane (case of using MIPI-CSI2 interface) or dotclk 100
		MHz (case of using digital pin).
	Output format	R-Car V3M
		Y: 10bpp, UV: 10bpp
		R-Car V3H R-Car V3H2
		<ul> <li>RGB-565, ARGB-1555, ARGB8888, YCbCr422, RGB888, YCbCr420 YC separation, and extraction of the Y component</li> </ul>
IMR-LX4	R-Car V3M	
	• IMR-LX4-V3M	
	• 4 Image Renders	for camera image distortion correction application
	Pixel Performance: 4	00Mpixel/sec (peak, @400 MHz) per one IMR-LX4-V3M
	R-Car V3H	
	• IMR-LX4-V3H	
	• 4 Image Renders	for camera image distortion correction application
	Pixel Performance	: 400Mpixel/sec (peak, @400 MHz) per one IMR-LX4-V3H
	Rotator/Scaler function	on support (2 channels)
	R-Car V3H2	
	<ul> <li>IMR-LX4-V3H</li> </ul>	
	5 Image Renders	for camera image distortion correction application
	Pixel Performance	: 400Mpixel/sec (peak, @400 MHz) per one IMR-LX4-V3H
	Rotator/Scaler fun	ction support (2 channels)



#### R-Car V3M R-Car V3H R-Car V3H2

- HDR sensor support
- Edge-adaptive de-mosaicking support for RGGB pattern
- Edge adaptive de-mosaicking supporting non-Bayer pattern (2 × 2 quadruple pattern)
- Edge-adaptive support for RCCB pattern
- Color space conversion engine (RGB to Luminance + 2 × Color)

LUT based remapping engine before de-mosaicking

Image Signal Processor (ISP)	R-Car V3M R-Car V3H R-Car V3H2
	HDR sensor support
	Edge-adaptive de-mosaicking support for RGGB pattern
	<ul> <li>Edge adaptive de-mosaicking supporting non-Bayer pattern (2 × 2 quadruple pattern)</li> </ul>
	Edge-adaptive support for RCCB pattern
	<ul> <li>Color space conversion engine (RGB to Luminance + 2 × Color)</li> </ul>
	LUT based remapping engine before de-mosaicking
	R-Car V3M R-Car V3H
	Maximum resolution: 2560 (w) x 1280 (h)
	R-Car V3H2
	Maximum resolution: 3900 (w) x 2300 (h)

### 1.2.8 Video Processing

Item	Description
Video Signal Processor (VSPD)	VSPD has the following features. 1 set of VSPD is integrated.
	(1) Supports Various Data Formats and Conversion
	<ul> <li>— Supports YCbCr444/422/420, RGB, αRGB, αplane</li> </ul>
	<ul> <li>Color space conversion and changes to the number of colors by dithering</li> </ul>
	— Color keying
	<ul> <li>Supports combination between pixel alpha and global alpha</li> </ul>
	<ul> <li>Supports generating pre multiplied alpha.</li> </ul>
	(2) Video processing
	<ul> <li>Blending of 5 picture layers and raster operations (ROPs)</li> </ul>
	<ul> <li>Vertical flipping in case of output to memory</li> </ul>
	(3) Direct connection to display module
	<ul> <li>Supports 2048 pixels in horizontal direction [R-Car V3M/R-Car V3H/V3H2]</li> </ul>
	<ul> <li>Writing back image data which is transferred to Display Unit (DU) to memory</li> </ul>
	(4) Supports DISCOM function
Video Encoding Processor	<ul> <li>Low-latency encoder of H.264/AVC High 10 Profile</li> </ul>
for inter-device video transfer	Input color format: YCbCr 4:2:0 and 4:2:2
	Input bit depth: 8bit, 10bit and 12bit
	Encoding color format: YCbCr 4:2:0
	Encoding bit depth: 8bit or 10bit
	<ul> <li>Performance: 1920 pixels × 1080 lines × 30 frames/second (R-Car V3M)</li> </ul>
	1920 pixels × 1080 lines × 60 frames/second (R-Car V3H/V3H_2)
	Max resolution: 1920 pixels × 1080 lines
	<ul> <li>Use the software from Renesas to handle iVCP1E functions.</li> </ul>



### 1.2.9 Storage

ltem	Description
Multimedia Card Interface (MMC)	R-Car V3M
	1 channel
	<ul> <li>eMMC 4.5 base, Support HS200 class transfer rate</li> </ul>
	R-Car V3H R-Car V3H2
	1 channel
	eMMC 5.0 base, Support HS400 class transfer rate



#### 1.2.10 Network

Item	Description
CAN-FD	R-Car V3M R-Car V3H
	2 interfaces
	8 Mbps (CAN clock 40 MHz)
	R-Car V3H2
	3 interfaces
	8 Mbps (CAN clock 40 MHz)
PCIE Controller	R-Car V3H R-Car V3H2
	PCI Express Base Specification Revision 2.0
	PHY integrated
	2 Lanes x 1 channel
EthernetAVB-IF	<ul> <li>Supports IEEE802.1BA, IEEE802.1AS, IEEE802.1Qav and IEEE1722 functions</li> </ul>
	Magic packet detection
	<ul> <li>Supports Reception Filtering to separate streaming frames from different sources</li> </ul>
	<ul> <li>Supports interface conforming to IEEE802.3 PHY RGMII (Reduced Gigabit Media</li> </ul>
	Independent Interface)
	RGMII v1.3
	R-Car V3M R-Car V3H2
	Supports transfer at 1000 Mbps and 100 Mbps.
	R-Car V3H
	Supports transfer at 100 Mbps
FlexRay	2 channels
	<ul> <li>Comply with FlexRay protocol specification v2.1 Revision A</li> </ul>
	<ul> <li>Data transfer rate: up to 10 Mbit/s on each channel</li> </ul>

### 1.2.11 Timer

ltem	Description
RCLK Watchdog	1 channel
Timer	<ul> <li>Internal 16-bit watchdog timer operated by RCLK</li> </ul>
	<ul> <li>Programmable overflow time period: more than 1 hour count capable</li> </ul>
16-Bit Timer Pulse	4-channel 16-bit timers
Unit (TPU)	Each channel outputs PWM
System Watchdog	1 channel
limer	Internal 16-bit watchdog timer
	<ul> <li>Programmable overflow time period: more than 1 hour count capable</li> </ul>
	initial counter value 171[s]
Window Watchdog	R-Car V3M
Timer (WWDT)	2 channels
	R-Car V3HR-Car V3H2
	• 5 channels
	R-Car V3M R-Car V3H R-Car V3H2
	<ul> <li>Window watchdog function; Window &amp; 75% interrupt</li> </ul>
	Generates Reset or NMI on error detection
	3 start mode selectable. (Automatic, Intelligent automatic, software trigger.)
	Configuration can be done by configuration terminals information



ltem	Description
Compare Match	2 channels
Timer Type0 (CMT0)	• 32-bit timer (16 bits/32 bits can be selected)
	Source clock: RCLK clock
	Compare match function provided
	Interrupt requests
Compare Match	8 channels
Timer Type1 (CMT1)	48-bit timer (16 bits/32 bits/48 bits can be selected)
	Source clock: RCLK/system clock
	Compare match function provided
	Interrupt requests
Compare match timer 2 (CMT2)	(same as CMT1)
Compare match timer 3 (CMT3)	(same as CMT1)
System Timer	• 32-bit timer, 1channel (16 bits/32 bits can be selected)
	Compare match function provided
	Interrupt requests
System up-time clock	1 channel
	Internal 32-bit timer
	Programmable overflow time period: maximum 24 hours
Timer Unit (TMU)	15 channels
	32-bit timer
	Auto-reload type 32-bit down counter
	Internal prescaler
	Interrupt request
	R-Car V3M
	2 channels for input capture
	R-Car V3H R-Car V3H2
	3 channels for input capture



### 1.2.12 Peripheral Module

Item	Description
Secure Engine	R-Car V3M
	<ul> <li>2 Cores (1 Core for secure world operation and 1 Core for PKA acceleration)</li> </ul>
	PKA Engine (RSA, ECC)
	Hash Engine (SHA1, SHA2, MD5)
	<ul> <li>Bulk Encryption Engine (DES, 3DES, AES)</li> </ul>
	Internal RAM for Secure Engine
	R-Car V3H R-Car V3H2
	<ul> <li>The Intelligent Cryptographic Unit/Master Extension (ICUMXA) is a hardware security module (HSM).</li> </ul>
	Run the user-defined security services
	<ul> <li>Supports a block cipher algorithm based on the AES (Advanced Encryption Standard, FIPS PUB 197), supports DMA transfer for AES block data.</li> </ul>
	<ul> <li>Integrates several public key cryptographic algorithms like RSA, ECC.</li> </ul>
	<ul> <li>Integrates an accelerator that supports HASH function based on SHA-1, SHA-224, and SHA-256(Secure Hash Algorithm, FIPS-PUB 180)</li> </ul>
	Integrates a true random number generator
	<ul> <li>Exclusive read access and programming access to a specific area of memory</li> </ul>
I2C Bus Interface	R-Car V3M
(I2C)	5 channels for LVTTL buffers
	R-Car V3H R-Car V3H2
	6 channels for LVTTL buffers
	R-Car V3M R-Car V3H R-Car V3H2
	NXP I2C bus interface method supported
	Master/slave functions
	Multi-master functions
	Transfer rate up to 400 kbps supported
	<ul> <li>Programmable clock generation from the system clock</li> </ul>
	Master and Slave function DMA supported



Item	Description	
Serial communication	Overall	4 channels
interface with FIFO	specification	<ul> <li>Asynchronous, clock-synchronized modes</li> </ul>
		Asynchronous serial communication mode
		The SCIF performs serial data communication based on a character- by-character asynchronous system. This feature enables serial data communication with standard asynchronous communication chips that support Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). There is a choice of eight serial data transfer formats.
		<ul> <li>Data length: 7 bits or 8 bits</li> </ul>
		<ul> <li>Stop bits: 1 bit or 2 bits</li> </ul>
		<ul> <li>Parity: Even/odd/none</li> </ul>
		<ul> <li>Receive error detection: Parity, framing, and overrun errors</li> </ul>
		— Break detection:
		A break is detected when a framing error lasts for more than 1 frame length at Space 0 (low level).
		When a framing error occurs, a break can also be detected by reading the RX pin level directly from the serial port register (SCSPTR).
		<ul> <li>Clock synchronous serial communication mode</li> </ul>
		The SCIF performs serial data communication synchronized with a clock. This feature enables serial data communication with other LSIs that support synchronous communication. There is a single serial data communication format for clock synchronous serial communication.
		— Data length: 8 bits
		<ul> <li>Receive error detection: Overrun errors</li> </ul>
		Full-duplex communication capability
	·	The SCIF has an independent transmitter and receiver that enable simultaneous transmission and reception. The transmitter and receiver both have a 16-stage FIFO buffer structure, enabling continuous serial data transmission and reception.
		• On-chip baud rate generator, enabling any bit rate to be selected The SCIF enables choice of a clock source for transmission/reception: a clock from the on-chip baud rate generator based on the internal clock or an external clock.
		Eight interrupt sources
		The SCIF has eight types of interrupt sources. receive-data-ready, receive-FIFO-data-full, break, transmit-FIFO-data-empty, transmit-end, receive-error, overrun-error and time-out and enables any of them to be requested independently.
Serial Communication	Overall •	DMA data transfer
Interface with FIFO (SCIF)	specification	When the transmit FIFO register is empty or the receive FIFO register has received data, issuing a DMA transfer request activates the DMA controller (DMAC) to execute a data transfer.
		<ul> <li>In asynchronous mode using channels 0, 1, 3, and 4, modem control functions (RTS and CTS) are stored.</li> </ul>
		RTS and CTS are not implement for SCIF2 and SCIF5

Item	Description
	<ul> <li>The amount of data in the transmit/receive FIFO registers and the number of receive errors in receive data in the receive FIFO register are available.</li> </ul>
	<ul> <li>In asynchronous mode, a receive data ready (DR) or a timeout error (TO) can be detected during reception.</li> </ul>
Clock-Synchronized Serial Interface with FIFO (MSIOF)	<ul> <li>4 channels</li> <li>Internal 32-bit × 64-stage transmit FIFOs/internal 32-bit × 256-stage receive FIFOs</li> <li>Supports master and slave modes</li> <li>Internal prescaler</li> <li>Supports serial formats: IIS, SPI (master and slave modes)</li> <li>Interrupt request, DMAC request</li> </ul>
High Speed Serial Communication Interface with FIFO (HSCIF)	<ul> <li>4 channels</li> <li>Asynchronous serial communication mode</li> <li>Capable of full-duplex communication</li> <li>On-chip baud rate generator, enabling any bit rate to be selected</li> <li>Eight interrupt sources</li> <li>DMA data transfer</li> <li>Modem control functions (HRTS# and HCTS#) are stored.</li> </ul>
	<ul> <li>The amount of data in the transmit/receive FIFO registers and the number of receive errors in receive data in the receive FIFO register are available.</li> <li>A receive data ready (DR) or a timeout error (TO) can be detected during reception.</li> </ul>
PWM	<ul> <li>5 channels</li> <li>High-level width (10 bits) of PWM output can be set.</li> <li>Output cycle periods (10 bits) of PWM can be set.</li> <li>Periods in the range from two to 2<sup>24</sup> × 1023 cycles of the Pφ clock can be set.</li> <li>Continuous pulse or single pulse output selectable</li> </ul>
Speed-pulse I/F	<ul> <li>1 channel</li> <li>16-bit speed pulse counter</li> <li>Internal noise filter (low-pass filter) removes chattering and bounce from speed pulses.</li> <li>The pulse width to be filtered out by the noise filter is selectable by the user. Passing all pulses without filtering can also be selected.</li> <li>Two types of pulse count register are provided: one for indicating the count in realtime and another for latching the count every 100 ms.</li> <li>Five types of pulse width measurement registers are provided: two for the elapsed time, one for the pulse width, and two for the observation period.</li> <li>Counts are incremented in synchronization with the rising edge of the speed pulse.</li> </ul>
A/D Converter (ADC) R-Car V3M	<ul> <li>8 channels for external input</li> <li>Successive Approximation Register ADC</li> <li>12-bit resolution</li> <li>1.6 MSps (max) sampling rate</li> <li>256 entries FIFO for each channel</li> <li>DMA support</li> </ul>

### 1.2.13 Special Edition Modules

Item	Description
Image Processing Unit (IMP-X5)	R-Car V3M ● IMP-X5-V3M
	<ul> <li>4 Image Processor Cores to accelerate functions by optimized hardware operators.</li> <li>2 OCV Cores in each 32 parallel operation cores with ISA optimized for image recognition application</li> </ul>
	<ul> <li>869KB local memory</li> <li>1 DMAC for transforming image data from DDP to local memory in IMP X5 V/2M</li> </ul>
	IMP PSC for image scaling engine
	R-Car V3H
	• IMP-X5-V3H
	<ul> <li>5 Image Processor Cores + 1 slim Image Process Core to accelerate functions by optimized hardware operators.</li> </ul>
	5 OCV Cores in each 32 parallel operation cores with ISA optimized for image recognition     application
	2MB local memory
	<ul> <li>2 DMAC for transferring image data from DDR to local memory in IMP-X5-V3H</li> <li>IMP PSC for image scaling engine</li> </ul>
	R-Car V3H2
	• IMP-X5-V3H
	<ul> <li>5 Image Processor Cores + 1 slim Image Process Core to accelerate functions by optimized hardware operators.</li> </ul>
	<ul> <li>5 OCV Cores in each 32 parallel operation cores with ISA optimized for image recognition application</li> </ul>
	2MB local memory
	<ul> <li>3 DMAC for transferring image data from DDR to local memory in IMP-X5-V3H</li> </ul>
	IMP PSC for image scaling engine
CNN Engine (IMP CNN)	The IMP CNN is an engine to enable a fast execution of a Convolutional Neural Network. It supports up to n* input DMA and m* output DMA channels. Next to the convolution with a size of up to 5x5, optional a Rectified Linear Units(RELU) or pooling over output channels and x/y direction is supported. The IMP CNN supports the following features:
	Image format: unsigned 8-bit, signed 8/16-bit
	<ul> <li>Processing size: Tile size up to 2048 line times 128 pixels</li> </ul>
	Input channel: Up to n* channel (Input DMA)
	Output channel: Up to m* channel (Output DMA)
	Convolution size: Up to 5 x 5     Magnification softing: 1/5, 1/4, 1/2, 1/2, 1, 2, 3, 4, 5
	• Magnification setting: $1/3$ , $1/4$ , $1/3$ , $1/2$ , $1, 2, 3, 4, 3$ n – 4
	R-Car V3M
	m = 4
	R-Car V3H R-Car V3H2
	m = 8
Vision IPs(Option) R-Car V3H R-Car V3H2	Vision IPs support stereo vision (estimate disparity from a pair of images), optical flow (optical flow vectors generation from a pair of images), and classifier engines (feature classifier from image).
	<ul> <li>1x STV : High quality Stereo Vision from a pair of images</li> </ul>
	<ul> <li>1x DOF : Dense type of Optical Flow vectors generation.</li> </ul>
	<ul> <li>5x ACF : Aggregated Channels Features classifier engines</li> </ul>

Item	Description
CRC R-Car V3M	The cyclic redundancy check (CRC) block is a function block to generate and check CRC codes of input data via the APB bus. The 32-bit Ethernet polynomial (CRC-32-IEEE 802.3) is used as the generator polynomial. The CRC codes based on this generator polynomial are stored in the register.
Failure Self-Detection Output (RFSO)	This module distinguishes between permanent failure and temporary failure detected by CPU or other important circuit module; moreover, detects time-out error in the process of detecting failures. The failure of CPU or other important circuit will be detected by other circuit (Runtime Test). Also, this module will be used for managing FTTI of this LSI.



#### 1.2.14 Others

Item	Description
Boundary Scan	<ul> <li>Boundary scan based on IEEE 1149.1 via JTAG interface is supported.</li> <li>Note that some module pins are not available on this boundary scan.</li> </ul>
	····· ···· ····· ·····················



### 1.3 Block Diagram

#### 1.3.1 R-Car V3M Block Diagram



#### 1.3.2 R-Car V3H Block Diagram





### 1.3.3 R-Car V3H2 Block Diagram



