

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

SPECIAL-FUNCTION REGISTER (SFR) LIST (1/3)

| Address | Special function register (SFR) name | Symbol | R/W | Access Unit (Bit) | | | State after RESET | Address | Special function register (SFR) name | Symbol | R/W | Access Unit (Bit) | | | State after RESET | |
|---------|--|--------|---------------|-------------------|-------|--------|-------------------|---------|--------------------------------------|--------|---------------|-------------------|-------|--------|-------------------|---|
| | | | | 1-bit | 8-bit | 16-bit | | | | | | 1-bit | 8-bit | 16-bit | | |
| FF00H | Port 0 | P0 | R/W | ○ | ○ | – | Undefined | FF32H | Timer register 1 | TM1 | R | – | – | ○ | 0000H | |
| FF01H | Port 1 | P1 | | ○ | ○ | – | | FF33H | | | | | | | | |
| FF02H | Port 2 | P2 | Note 1 R/W | ○ | ○ | – | | FF34H | Timer register 2 | TM2 | | | – | – | | ○ |
| FF03H | Port 3 | P3 | R/W | ○ | ○ | – | | FF35H | | | | | | | | |
| FF04H | Port 4 ^{Note 2} | P4 | | ○ | ○ | – | | FF36H | Timer register 3 | TM3 | | | – | – | ○ | |
| FF05H | Port 5 ^{Note 2} | P5 | | ○ | ○ | – | | FF37H | | | | | | | | |
| FF07H | Port 7 | P7 | R | ○ | ○ | – | | FF38H | Timer register 4 | TM4 | | | – | – | ○ | |
| FF08H | Port 8 | P8 | R/W | ○ | ○ | – | | FF39H | | | | | | | | |
| FF09H | Port 9 | P9 | | ○ | ○ | – | | FF3AH | Presettable up/down count register | UDC | R/W | | – | – | ○ | |
| FF0AH | Port 10 | P10 | | ○ | ○ | – | | FF3BH | | | | | | | | |
| FF10H | Capture/compare register 00 | CC00 | | – | – | ○ | | FF3CH | External interrupt mode register 0 | INTM0 | | ○ | ○ | – | 00H | |
| FF11H | | | | | | | | | | | | | | | | |
| FF12H | Capture/compare register 01 | CC01 | | – | – | ○ | | FF3DH | External interrupt mode register 1 | INTM1 | | ○ | ○ | – | | |
| FF13H | | | | | | | | | | | | | | | | |
| FF14H | Capture/compare register 02 | CC02 | | – | – | ○ | | FF40H | Port 0 mode control register | PMC0 | | ○ | ○ | – | | |
| FF15H | | | | | | | | | | | | | | | | |
| FF16H | Capture/compare register 30 | CC30 | | – | – | ○ | | FF42H | Port 2 mode control register | PMC2 | Note 3 R/W | ○ | ○ | – | 01H | |
| FF17H | | | | | | | | | | | | | | | | |
| FF18H | Capture/compare register 31 | CC31 | | – | – | ○ | | FF43H | Port 3 mode control register | PMC3 | R/W | ○ | ○ | – | 00H | |
| FF19H | | | | | | | | FF44H | Pull-up resistor option register L | PUOL | | ○ | ○ | – | | |
| FF1AH | Compare register 00 | CM00 | | – | – | ○ | | FF45H | Pull-up resistor option register H | PUOH | | ○ | ○ | – | | |
| FF1BH | | | | | | | | | | | | | | | | |
| FF1CH | Compare register 01 | CM01 | | – | – | ○ | | FF48H | Port 8 mode control register | PMC8 | | ○ | ○ | – | | |
| FF1DH | | | | | | | | | | | | | | | | |
| FF1EH | Compare register 02 | CM02 | | – | – | ○ | | FF4AH | Port 10 mode control register | PMC10 | | ○ | ○ | – | | |
| FF1FH | | | | | | | | | | | | | | | | |
| FF20H | Port 0 mode register | PM0 | | ○ | ○ | – | | FF50H | Compare register 03 | CM03 | | – | – | ○ | Undefined | |
| FF21H | Port 1 mode register | PM1 | | ○ | ○ | – | FF51H | | | | | | | | | |
| FF22H | Port 2 mode register | PM2 | Note 3 R/W | ○ | ○ | – | | FF52H | Compare register 10 | CM10 | | – | – | ○ | | |
| FF23H | Port 3 mode register | PM3 | R/W | ○ | ○ | – | FF53H | | | | | | | | | |
| FF25H | Port 5 mode register ^{Note 2} | PM5 | | ○ | ○ | – | | FF54H | Compare register 11 | CM11 | | – | – | ○ | | |
| FF28H | Port 8 mode register | PM8 | | ○ | ○ | – | FF55H | | | | | | | | | |
| FF29H | Port 9 mode register | PM9 | | ○ | ○ | – | | FF56H | Compare register 20 | CM20 | | – | – | ○ | | |
| FF2AH | Port 10 mode register | PM10 | | ○ | ○ | – | FF57H | | | | | | | | | |
| FF30H | Timer register 0 | TM0 | R | – | – | ○ | | FF58H | Compare register 21 | CM21 | | – | – | ○ | | |
| FF31H | | | | | | | | FF59H | | | | | | | | |
| | | | | | | | | FF5AH | Compare register 40 | CM40 | | – | – | ○ | | |
| | | | | | | | | FF5BH | | | | | | | | |

- Notes**
1. Bit 0 is read only.
 2. Not available in the μ PD78355.
 3. Bit 0 is fixed to "1".

In this document, some bit numbers of register format are circled. These bit names are defined as reserved word in RA78K/III, and defined in the header file "sfrbit. h" of CC78K/III.

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.

SPECIAL-FUNCTION REGISTER (SFR) LIST

| Address | Special function register (SFR) name | Symbol | R/W | Access Unit (Bit) | | | State after RESET | Address | Special function register (SFR) name | Symbol | R/W | Access Unit (Bit) | | | State after RESET |
|---------|--|--------|---------------|------------------------------------|-------|--------|-------------------|---------|--|----------------------------------|-------|---|-------|--------|-------------------|
| | | | | 1-bit | 8-bit | 16-bit | | | | | | 1-bit | 8-bit | 16-bit | |
| FF5CH | Up/down counter compare register 0 | CMUD0 | R/W | - | - | ○ | Undefined | FF86H | Serial I/O shift register 0 | SIO0 | R/W | ○ | ○ | - | Undefined |
| FF5DH | | FF5EH | | Up/down counter compare register 1 | CMUD1 | - | | - | ○ | FF88H | | Asynchronous serial interface mode register | ASIM | ○ | |
| FF5FH | | | | | | | | FF8AH | Asynchronous serial interface mode register | ASIS | R | ○ | ○ | - | 00H |
| FF60H | Real-time output port register L | RTPL | | ○ | ○ | - | | FF8CH | Serial reception buffer : UART | RXB | | - | ○ | - | Undefined |
| FF61H | Real-time output port register H | RTPH | | ○ | ○ | - | | FF8EH | Serial transmission shift register : UART | TXS | W | - | ○ | - | |
| FF62H | Port read control register | PRDC | | ○ | ○ | - | 00H | FF90H | Clock synchronous serial interface mode register 1 | CSIM1 | R/W | ○ | ○ | - | 00H |
| FF63H | Real-time output port mode register | RTPM | | ○ | ○ | - | | FF96H | Serial I/O shift register 1 | SIO1 | | ○ | ○ | - | Undefined |
| FF68H | A/D converter mode register 0 | ADM0 | | ○ | ○ | - | | FFA0H | PWM control register | PWMC | | ○ | ○ | - | 00H |
| FF69H | A/D converter mode register 1 | ADM1 | | ○ | ○ | - | 07H | FFA2H | PWM register 0L | PWM0L | | ○ | ○ | - | Undefined |
| FF6AH | D/A conversion setting register 0 | DACS0 | | ○ | ○ | - | 00H | FFA2H | PWM register 0 | PWM0 | | - | - | ○ | |
| FF6BH | D/A conversion setting register 1 | DACS1 | | ○ | ○ | - | | FFA3H | | | | | | | |
| FF6AH | D/A conversion setting register | DACS | | - | - | ○ | 0000H | FFA4H | PWM register 1L | PWM1L | | ○ | ○ | - | |
| FF6BH | | | | | | | | FFA4H | PWM register 1 | PWM1 | | - | - | ○ | |
| FF70H | Timer unit mode register 0 | TUM0 | | ○ | ○ | - | 00H | FFA5H | | | | | | | |
| FF71H | Timer unit mode register 1 | TUM1 | | ○ | ○ | - | | FFA8H | In-service priority register | ISPR | R | ○ | ○ | - | 00H |
| FF72H | Timer unit mode register 2 | TUM2 | | ○ | ○ | - | | FFAAH | Interrupt mode control register | IMC | R/W | ○ | ○ | - | 80H |
| FF73H | Timer unit mode register 3 | TUM3 | | ○ | ○ | - | | FFACH | Interrupt mask register | MK0L | | ○ | ○ | - | FFH |
| FF74H | Timer control register 0 | TMC0 | | ○ | ○ | - | | FFACH | Interrupt mask register | MK0 | | - | - | ○ | FFFFH |
| FF75H | Timer control register 1 | TMC1 | | ○ | ○ | - | | FFADH | Interrupt mask register | MK0H | | ○ | ○ | - | FFH |
| FF76H | Timer control register 2 | TMC2 | | ○ | ○ | - | 04H | FFAEH | Interrupt mask register | MK1L | | ○ | ○ | - | |
| FF77H | Up/down counter control register | UDCC | | ○ | ○ | - | 00H | FFAEH | Interrupt mask register | MK1 | | - | - | ○ | 00FFH |
| FF78H | Timer output control register 0 | TOC0 | | ○ | ○ | - | | FFAFH | | | | | | | |
| FF79H | Timer output control register 1 | TOC1 | | ○ | ○ | - | | FFB0H | A/D conversion result register 0 | ADCR0 | R | - | - | ○ | Undefined |
| FF7AH | Timer output control register 2 | TOC2 | | ○ | ○ | - | | FFB1H | A/D conversion result register 0H | ADCR0H | | - | ○ | - | |
| FF7BH | Timer overflow status register | TOVS | Note 1 R/W | ○ | ○ | - | | FFB2H | A/D conversion result register 1 | ADCR1 | | - | - | ○ | |
| FF7CH | Noise protection control register | NPC | R/W | ○ | ○ | - | | FFB3H | A/D conversion result register 1H | ADCR1H | | - | ○ | - | |
| FF80H | Clock synchronous serial interface mode register 0 | CSIM0 | | | ○ | ○ | - | | FFB4H | A/D conversion result register 2 | ADCR2 | | - | - | ○ |
| FF82H | Serial bus interface control register | SBIC | Note 2 R/W | ○ | ○ | - | | FFB5H | A/D conversion result register 2H | ADCR2H | | - | ○ | - | |
| | | | | | | | | FFB6H | A/D conversion result register 3 | ADCR3 | | - | - | ○ | |
| | | | | | | | | FFB7H | A/D conversion result register 3H | ADCR3H | | - | ○ | - | |

Notes 1. Bits 7 and 6 : Fixed to 0
 Bits 5, 4, 2, 1 : Read/write
 Bits 3 and 0 : Read-only

2. Bits 7 and 5 : Read/write
 Bits 6, 3, 2 : Read-only
 Bits 4, 1, 0 : Write-only

SPECIAL-FUNCTION REGISTER (SFR) LIST

| Address | Special function register (SFR) name | Symbol | R/W | Access Unit (Bit) | | | State after RESET | Address | Special function register (SFR) name | Symbol | R/W | Access Unit (Bit) | | | State after RESET | | | | | | | | |
|---------------------|---|----------------|-----|-------------------|-------|-----------|--------------------------------------|--------------------------------------|---|---------------------------------------|-----|--------------------------------------|--------|--------|-------------------|---|---|-------|--------------------------------------|--------|---|---|---|
| | | | | 1-bit | 8-bit | 16-bit | | | | | | 1-bit | 8-bit | 16-bit | | | | | | | | | |
| FFB8H | A/D conversion result register 4 | ADCR4 | R | - | - | ○ | Undefined | FFE5H | Interrupt control register (INTP3/CC30) | PIC3 | R/W | ○ | ○ | - | 43H | | | | | | | | |
| FFB9H | | ADCR4H | | - | ○ | - | | FFE6H | Interrupt control register (INTP4/CC31) | PIC4 | | ○ | ○ | - | | | | | | | | | |
| FFBAH | A/D conversion result register 5 | ADCR5 | | - | - | ○ | | FFE7H | Interrupt control register (INTCM00) | CMIC00 | | ○ | ○ | - | | | | | | | | | |
| FFBBH | | ADCR5H | | - | ○ | - | | FFE8H | Interrupt control register (INTCM01) | CMIC01 | | ○ | ○ | - | | | | | | | | | |
| FFBCH | A/D conversion result register 6 | ADCR6 | | - | - | ○ | | FFE9H | Interrupt control register (INTCM02) | CMIC02 | | ○ | ○ | - | | | | | | | | | |
| FFBDH | | ADCR6H | | - | ○ | - | | FFEAH | Interrupt control register (INTCM03) | CMIC03 | | ○ | ○ | - | | | | | | | | | |
| FFBEH | A/D conversion result register 7 | ADCR7 | | - | - | ○ | | FFEBH | Interrupt control register (INTCM10) | CMIC10 | | ○ | ○ | - | | | | | | | | | |
| FFBFH | | ADCR7H | | - | ○ | - | | FFECH | Interrupt control register (INTCM11) | CMIC11 | | ○ | ○ | - | | | | | | | | | |
| FFC0H | Standby control register | Note 1 STBC | | R/W | - | ○ | | - | 0000 X000B | FFEDH | | Interrupt control register (INTCM20) | CMIC20 | ○ | | ○ | - | FFEEH | Interrupt control register (INTCM21) | CMIC21 | ○ | ○ | - |
| FFC1H | CPU control word | CCW | | | ○ | ○ | | - | 00H | FFEFH | | Interrupt control register (INTCM40) | CMIC40 | ○ | | ○ | - | | | | | | |
| FFC2H | Watchdog timer mode register | Note 1 WDM | | | - | ○ | | - | FFF0H | Interrupt control register (INTCMUD0) | | CMICUD0 | ○ | ○ | | - | | | | | | | |
| FFC4H | Memory expansion mode register | MM | | | ○ | ○ | | - | FFF1H | Interrupt control register (INTCMUD1) | | CMICUD1 | ○ | ○ | | - | | | | | | | |
| FFC6H | Programmable wait control register | PWC | | | - | - | | ○ | Note 2 C0AAH | FFF2H | | Interrupt control register (INTSER) | SERIC | ○ | | ○ | - | | | | | | |
| FFC7H | | | | | | | | | | FFF3H | | Interrupt control register (INTSR) | SRIC | ○ | | ○ | - | | | | | | |
| FFD0H FFDFH | External SFR area | - | ○ | ○ | - | Undefined | FFF4H | Interrupt control register (INTST) | STIC | ○ | ○ | - | | | | | | | | | | | |
| FFE0H | Interrupt control register (INTOV0) | OVIC0 | ○ | ○ | - | 43H | FFF5H | Interrupt control register (INTCSI0) | CSIIC0 | ○ | ○ | - | | | | | | | | | | | |
| FFE1H | Interrupt control register (INTOV3) | OVIC3 | ○ | ○ | - | FFF6H | Interrupt control register (INTCSI1) | CSIIC1 | ○ | ○ | - | | | | | | | | | | | | |
| FFE2H | Interrupt control register (INTP0/CC00) | PIC0 | ○ | ○ | - | FFF7H | Interrupt control register (INTAD) | ADIC | ○ | ○ | - | | | | | | | | | | | | |
| FFE3H | Interrupt control register (INTP1/CC01) | PIC1 | ○ | ○ | - | | | | | | | | | | | | | | | | | | |
| FFE4H | Interrupt control register (INTP2/CC02) | PIC2 | ○ | ○ | - | | | | | | | | | | | | | | | | | | |

- Notes**
- Write is enabled only by special instructions.
 - CFAAH when MODE0 and MODE1 = HH (external 16-bit bus, ROM-less mode)



1. Port

Port mode register

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---------|-------------------|-----|
| PM0 | PM07 | PM06 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 | FF20H | FFH | R/W |
| PM1 | PM17 | PM16 | PM15 | PM14 | PM13 | PM12 | PM11 | PM10 | FF21H | FFH | R/W |
| PM2 | PM27 | PM26 | PM25 | PM24 | PM23 | PM22 | PM21 | 1 | FF22H | FFH | R/W |
| PM3 | PM37 | PM36 | PM35 | PM34 | PM33 | PM32 | PM31 | PM30 | FF23H | FFH | R/W |
| PM5 | PM57 | PM56 | PM55 | PM54 | PM53 | PM52 | PM51 | PM50 | FF25H | FFH | R/W |
| PM8 | PM87 | PM86 | PM85 | PM84 | PM83 | PM82 | PM81 | PM80 | FF28H | FFH | R/W |
| PM9 | 0 | 0 | 0 | 0 | PM93 | PM92 | PM91 | PM90 | FF29H | 0FH | R/W |
| PM10 | PM10 ₇ | PM10 ₆ | PM10 ₅ | PM10 ₄ | PM10 ₃ | PM10 ₂ | PM10 ₁ | PM10 ₀ | FF2AH | FFH | R/W |

| PMX _n | Specifies I/O mode of pin P _{Xn} (X=0-3, 5, 8, 10; n=0-7) (X=9; n=0-3) |
|------------------|---|
| 0 | Output mode (output buffer ON) |
| 1 | Input mode (output buffer OFF) |

Port 2 mode control register

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---|---------|-------------------|-----|
| PMC2 | PMC2 ₇ | PMC2 ₆ | PMC2 ₅ | PMC2 ₄ | PMC2 ₃ | PMC2 ₂ | PMC2 ₁ | 1 | FF42H | 01H | R/W |

| PMC2 _n | Specifies control mode of pin P _{2n} |
|-------------------|---|
| 0 | I/O port mode |
| 1 | INTP0 input mode/TO04 output mode |
| 0 | I/O port mode |
| 1 | INTP1 input mode/TO05 output mode |
| 0 | I/O port mode |
| 1 | INTP2 input mode |
| 0 | I/O port mode |
| 1 | INTP3 input mode |
| 0 | I/O port mode |
| 1 | INTP4 input mode |
| 0 | I/O port mode |
| 1 | TCLR2 input mode/TO21 output mode |
| 0 | I/O port mode |
| 1 | TO20 output mode |

Port read control register

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|------|---|---|---|---|---|---|---|-------------------|---------|-------------------|-----|
| PRDC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PRDC ₀ | FF62H | 00H | R/W |

| PRDC | Specifies operation mode |
|------|--------------------------|
| 0 | Normal mode |
| 1 | Pin access mode |

Port 3 mode control register

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---------|-------------------|-----|
| PMC3 | PMC3 ₇ | PMC3 ₆ | PMC3 ₅ | PMC3 ₄ | PMC3 ₃ | PMC3 ₂ | PMC3 ₁ | PMC3 ₀ | FF43H | 00H | R/W |

| PMC3 _n | Specifies control mode of pin P _{3n} |
|-------------------|---|
| 0 | I/O port mode |
| 1 | TxD output mode |
| 0 | I/O port mode |
| 1 | RxD input mode |
| 0 | I/O port mode |
| 1 | SB0 I/O mode/SO00 output mode |
| 0 | I/O port mode |
| 1 | SB1 I/O mode/SI00 input mode |
| 0 | I/O port mode |
| 1 | SCK00 I/O mode |
| 0 | I/O port mode |
| 1 | TCLR1 input mode |
| 0 | I/O port mode |
| 1 | TI1 input mode/TO11 output mode |
| 0 | I/O port mode |
| 1 | TO10 output mode |

Port 0 mode control register

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---------|-------------------|-----|
| PMCO | PMCO ₇ | PMCO ₆ | PMCO ₅ | PMCO ₄ | PMCO ₃ | PMCO ₂ | PMCO ₁ | PMCO ₀ | FF40H | 00H | R/W |

| PMCO _n | Specifies control mode of pin P _{0n} (n=0-3) |
|-------------------|---|
| 0 | I/O port mode |
| 1 | Real-time output port mode/ ADTRG input mode |

| PMCO _n | Specifies control mode of pin P _{0n} (n=4-7) |
|-------------------|---|
| 0 | I/O port mode |
| 1 | Real-time output port mode |

Port 8 mode control register

| | | | | | | | | | | | | | | | |
|---|-----------------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---------|-------------------|-------------------|-----------------------------------|---|---------------|---|---------------------------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W | | | | | |
| PMC8 ₇ | PMC8 ₆ | PMC8 ₅ | PMC8 ₄ | PMC8 ₃ | PMC8 ₂ | PMC8 ₁ | PMC8 ₀ | FF48H | 00H | R/W | | | | | |
| <table border="1"> <tr> <td>PMC8₀</td> <td>Specifies control mode of pin P80</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>TCLR0 input mode</td> </tr> </table> | | | | | | | | | | PMC8 ₀ | Specifies control mode of pin P80 | 0 | I/O port mode | 1 | TCLR0 input mode |
| PMC8 ₀ | Specifies control mode of pin P80 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | TCLR0 input mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC8₁</td> <td>Specifies control mode of pin P81</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>TI0 input mode/TO03 output mode</td> </tr> </table> | | | | | | | | | | PMC8 ₁ | Specifies control mode of pin P81 | 0 | I/O port mode | 1 | TI0 input mode/TO03 output mode |
| PMC8 ₁ | Specifies control mode of pin P81 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | TI0 input mode/TO03 output mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC8₂</td> <td>Specifies control mode of pin P82</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>TO00 output mode</td> </tr> </table> | | | | | | | | | | PMC8 ₂ | Specifies control mode of pin P82 | 0 | I/O port mode | 1 | TO00 output mode |
| PMC8 ₂ | Specifies control mode of pin P82 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | TO00 output mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC8₃</td> <td>Specifies control mode of pin P83</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>TO01 output mode</td> </tr> </table> | | | | | | | | | | PMC8 ₃ | Specifies control mode of pin P83 | 0 | I/O port mode | 1 | TO01 output mode |
| PMC8 ₃ | Specifies control mode of pin P83 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | TO01 output mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC8₄</td> <td>Specifies control mode of pin P84</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>TO02 output mode</td> </tr> </table> | | | | | | | | | | PMC8 ₄ | Specifies control mode of pin P84 | 0 | I/O port mode | 1 | TO02 output mode |
| PMC8 ₄ | Specifies control mode of pin P84 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | TO02 output mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC8₅</td> <td>Specifies control mode of pin P85</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>TCLRUD input mode</td> </tr> </table> | | | | | | | | | | PMC8 ₅ | Specifies control mode of pin P85 | 0 | I/O port mode | 1 | TCLRUD input mode |
| PMC8 ₅ | Specifies control mode of pin P85 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | TCLRUD input mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC8₆</td> <td>Specifies control mode of pin P86</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>PWM0 output mode</td> </tr> </table> | | | | | | | | | | PMC8 ₆ | Specifies control mode of pin P86 | 0 | I/O port mode | 1 | PWM0 output mode |
| PMC8 ₆ | Specifies control mode of pin P86 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | PWM0 output mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC8₇</td> <td>Specifies control mode of pin P87</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>PWM1 output mode</td> </tr> </table> | | | | | | | | | | PMC8 ₇ | Specifies control mode of pin P87 | 0 | I/O port mode | 1 | PWM1 output mode |
| PMC8 ₇ | Specifies control mode of pin P87 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | PWM1 output mode | | | | | | | | | | | | | | |

Pull-up resistor option register L

| | | | | | | | | | | | | | | | |
|--|------------------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---------|-------------------|------|------------------------------------|---|--------------|---|----------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W | | | | | |
| PUOL ₇ | PUOL ₆ | PUOL ₅ | PUOL ₄ | PUOL ₃ | PUOL ₂ | PUOL ₁ | PUOL ₀ | FF44H | 00H | R/W | | | | | |
| <table border="1"> <tr> <td>PUOn</td> <td>Pull-up resistor of port n (n=0-5)</td> </tr> <tr> <td>0</td> <td>Not provided</td> </tr> <tr> <td>1</td> <td>Provided</td> </tr> </table> | | | | | | | | | | PUOn | Pull-up resistor of port n (n=0-5) | 0 | Not provided | 1 | Provided |
| PUOn | Pull-up resistor of port n (n=0-5) | | | | | | | | | | | | | | |
| 0 | Not provided | | | | | | | | | | | | | | |
| 1 | Provided | | | | | | | | | | | | | | |

Pull-up resistor option register H

| | | | | | | | | | | | | | | | |
|---|-------------------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---------|-------------------|------|-------------------------------------|---|--------------|---|----------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W | | | | | |
| PUOH ₇ | PUOH ₆ | PUOH ₅ | PUOH ₄ | PUOH ₃ | PUOH ₂ | PUOH ₁ | PUOH ₀ | FF45H | 00H | R/W | | | | | |
| <table border="1"> <tr> <td>PUOn</td> <td>Pull-up resistor of port n (n=8-10)</td> </tr> <tr> <td>0</td> <td>Not provided</td> </tr> <tr> <td>1</td> <td>Provided</td> </tr> </table> | | | | | | | | | | PUOn | Pull-up resistor of port n (n=8-10) | 0 | Not provided | 1 | Provided |
| PUOn | Pull-up resistor of port n (n=8-10) | | | | | | | | | | | | | | |
| 0 | Not provided | | | | | | | | | | | | | | |
| 1 | Provided | | | | | | | | | | | | | | |

2. A/D converter

A/D converter mode register 0

| ⑦ | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---|-------|-------------|------------------|-----------------------------|-------|-------|---------|-------------------|-------|---|-------|---------------|-----------|---------------|------------------|-----------------------------|---|---|---|------|------|--------|---|---|---|------|-------------|---------|---|---|---|------|-------------|---------|---|---|---|------|-------------|---------|---|---|---|------|-------------|-------------|---|---|---|------|-------------|-------------|---|---|---|------|-------------|-------------|---|---|---|------|-------------|-------------|
| ADM0 ₇ | CS | 0 | BS | MS | 0 | ANIS2 | ANIS1 | ANIS0 | FF68H | 00H | R/W | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table border="1"> <thead> <tr> <th rowspan="2">ANIS2</th> <th rowspan="2">ANIS1</th> <th rowspan="2">ANIS0</th> <th rowspan="2">Select mode</th> <th colspan="2">Scan mode</th> </tr> <tr> <th>A/D trigger mode</th> <th>Timer/external trigger mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>ANI0</td> <td>ANI0</td> <td>1 time</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>ANI1</td> <td>ANI0 - ANI1</td> <td>2 times</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>ANI2</td> <td>ANI0 - ANI2</td> <td>3 times</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>ANI3</td> <td>ANI0 - ANI3</td> <td>4 times</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>ANI4</td> <td>ANI0 - ANI4</td> <td>ANI0 - ANI4</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>ANI5</td> <td>ANI0 - ANI5</td> <td>ANI0 - ANI5</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>ANI6</td> <td>ANI0 - ANI6</td> <td>ANI0 - ANI6</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>ANI7</td> <td>ANI0 - ANI7</td> <td>ANI0 - ANI7</td> </tr> </tbody> </table> | | | | | | | | | | ANIS2 | ANIS1 | ANIS0 | Select mode | Scan mode | | A/D trigger mode | Timer/external trigger mode | 0 | 0 | 0 | ANI0 | ANI0 | 1 time | 0 | 0 | 1 | ANI1 | ANI0 - ANI1 | 2 times | 0 | 1 | 0 | ANI2 | ANI0 - ANI2 | 3 times | 0 | 1 | 1 | ANI3 | ANI0 - ANI3 | 4 times | 1 | 0 | 0 | ANI4 | ANI0 - ANI4 | ANI0 - ANI4 | 1 | 0 | 1 | ANI5 | ANI0 - ANI5 | ANI0 - ANI5 | 1 | 1 | 0 | ANI6 | ANI0 - ANI6 | ANI0 - ANI6 | 1 | 1 | 1 | ANI7 | ANI0 - ANI7 | ANI0 - ANI7 |
| ANIS2 | ANIS1 | ANIS0 | Select mode | Scan mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | A/D trigger mode | Timer/external trigger mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | ANI0 | ANI0 | 1 time | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 0 | 1 | ANI1 | ANI0 - ANI1 | 2 times | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 0 | ANI2 | ANI0 - ANI2 | 3 times | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1 | 1 | ANI3 | ANI0 - ANI3 | 4 times | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | ANI4 | ANI0 - ANI4 | ANI0 - ANI4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | ANI5 | ANI0 - ANI5 | ANI0 - ANI5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 0 | ANI6 | ANI0 - ANI6 | ANI0 - ANI6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | ANI7 | ANI0 - ANI7 | ANI0 - ANI7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>MS</td> <td>Specifies operation mode for A/D conversion</td> </tr> <tr> <td>0</td> <td>Scan mode</td> </tr> <tr> <td>1</td> <td>Select mode</td> </tr> </table> | | | | | | | | | | MS | Specifies operation mode for A/D conversion | 0 | Scan mode | 1 | Select mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| MS | Specifies operation mode for A/D conversion | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | Scan mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | Select mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>BS</td> <td>Specifies buffer mode in select mode</td> </tr> <tr> <td>0</td> <td>1-buffer mode</td> </tr> <tr> <td>1</td> <td>4-buffer mode</td> </tr> </table> | | | | | | | | | | BS | Specifies buffer mode in select mode | 0 | 1-buffer mode | 1 | 4-buffer mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| BS | Specifies buffer mode in select mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | 1-buffer mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | 4-buffer mode | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>CS</td> <td>Controls operation for A/D conversion</td> </tr> <tr> <td>0</td> <td>Stop</td> </tr> <tr> <td>1</td> <td>Start</td> </tr> </table> | | | | | | | | | | CS | Controls operation for A/D conversion | 0 | Stop | 1 | Start | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CS | Controls operation for A/D conversion | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0 | Stop | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 1 | Start | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Port 10 mode control register

| | | | | | | | | | | | | | | | |
|--|------------------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|---------|-------------------|--------------------|------------------------------------|---|---------------|---|------------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W | | | | | |
| PMC10 ₇ | PMC10 ₆ | PMC10 ₅ | PMC10 ₄ | PMC10 ₃ | PMC10 ₂ | PMC10 ₁ | PMC10 ₀ | FF4AH | 00H | R/W | | | | | |
| <table border="1"> <tr> <td>PMC10₀</td> <td>Specifies control mode of pin P100</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>SO10 output mode</td> </tr> </table> | | | | | | | | | | PMC10 ₀ | Specifies control mode of pin P100 | 0 | I/O port mode | 1 | SO10 output mode |
| PMC10 ₀ | Specifies control mode of pin P100 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | SO10 output mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC10₁</td> <td>Specifies control mode of pin P101</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>SI10 input mode</td> </tr> </table> | | | | | | | | | | PMC10 ₁ | Specifies control mode of pin P101 | 0 | I/O port mode | 1 | SI10 input mode |
| PMC10 ₁ | Specifies control mode of pin P101 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | SI10 input mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC10₂</td> <td>Specifies control mode of pin P102</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>SCK10 I/O mode</td> </tr> </table> | | | | | | | | | | PMC10 ₂ | Specifies control mode of pin P102 | 0 | I/O port mode | 1 | SCK10 I/O mode |
| PMC10 ₂ | Specifies control mode of pin P102 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | SCK10 I/O mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC10₃</td> <td>Specifies control mode of pin P103</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>SO11 output mode</td> </tr> </table> | | | | | | | | | | PMC10 ₃ | Specifies control mode of pin P103 | 0 | I/O port mode | 1 | SO11 output mode |
| PMC10 ₃ | Specifies control mode of pin P103 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | SO11 output mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC10₄</td> <td>Specifies control mode of pin P104</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>SI11 input mode</td> </tr> </table> | | | | | | | | | | PMC10 ₄ | Specifies control mode of pin P104 | 0 | I/O port mode | 1 | SI11 input mode |
| PMC10 ₄ | Specifies control mode of pin P104 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | SI11 input mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC10₅</td> <td>Specifies control mode of pin P105</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>SCK11 I/O mode</td> </tr> </table> | | | | | | | | | | PMC10 ₅ | Specifies control mode of pin P105 | 0 | I/O port mode | 1 | SCK11 I/O mode |
| PMC10 ₅ | Specifies control mode of pin P105 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | SCK11 I/O mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC10₆</td> <td>Specifies control mode of pin P106</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>TIUD input mode</td> </tr> </table> | | | | | | | | | | PMC10 ₆ | Specifies control mode of pin P106 | 0 | I/O port mode | 1 | TIUD input mode |
| PMC10 ₆ | Specifies control mode of pin P106 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | TIUD input mode | | | | | | | | | | | | | | |
| <table border="1"> <tr> <td>PMC10₇</td> <td>Specifies control mode of pin P107</td> </tr> <tr> <td>0</td> <td>I/O port mode</td> </tr> <tr> <td>1</td> <td>TCUD input mode</td> </tr> </table> | | | | | | | | | | PMC10 ₇ | Specifies control mode of pin P107 | 0 | I/O port mode | 1 | TCUD input mode |
| PMC10 ₇ | Specifies control mode of pin P107 | | | | | | | | | | | | | | |
| 0 | I/O port mode | | | | | | | | | | | | | | |
| 1 | TCUD input mode | | | | | | | | | | | | | | |

★ **A/D converter mode register 1**

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|-----|------|------|------|---|-----|-----|-----|---------|-------------------|-----|
| EDG | TRG2 | TRG1 | TRG0 | 0 | FR2 | FR1 | FR0 | FF69H | 07H | R/W |

| FR2 | FR1 | FR0 | Number of conversion clock | Operation time for conversion (μs) | | |
|-----|-----|-----|----------------------------|------------------------------------|-----------------------------|----------------------------|
| | | | | f _{CLK} = 16.0 MHz | f _{CLK} = 12.5 MHz | f _{CLK} = 8.0 MHz |
| 0 | 0 | 0 | 8 | Setting prohibited | | |
| 0 | 0 | 1 | 16 | Setting prohibited | | |
| 0 | 1 | 0 | 20 | 2.0 | | |
| 0 | 1 | 1 | 24 | 2.5 | | |
| 1 | 0 | 0 | 28 | Setting prohibited | 2.24 | 3.5 |
| 1 | 0 | 1 | 32 | 2.0 | 2.56 | 4.0 |
| 1 | 1 | 0 | 64 | 4.0 | 5.12 | 8.0 |
| 1 | 1 | 1 | 128 | 8.0 | 10.24 | 16.0 |

| TRG2 | TRG1 | TRG0 | Specifies trigger mode | |
|--------|------|------|------------------------|----------------|
| 0 | 0 | 0 | A/D trigger mode | |
| 0 | 0 | 1 | Setting prohibited | |
| 0 | 1 | 0 | Timer trigger mode | 1-trigger mode |
| 0 | 1 | 1 | 4-trigger mode | |
| 1 | 0 | 0 | External trigger mode | 1-trigger mode |
| 1 | 0 | 1 | 4-trigger mode | |
| Others | | | Setting prohibited | |

| EDG | Specifies active edge of external input signal in external trigger mode | |
|-----|---|--|
| 0 | Falling edge | |
| 1 | Rising edge | |

Remark f_{CLK} : internal system clock

Timer unit mode register 2

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|--------------------|--------------------|---|---|-------------------|-------------------|-------------------|-------------------|---------|-------------------|-----|
| TES _{UD1} | TES _{UD0} | 0 | 0 | TES ₁₁ | TES ₁₀ | TES ₀₁ | TES ₀₀ | FF72H | 00H | R/W |

| TES _{n1} | TES _{n0} | Specifies active edge of TIn (n=0, 1, UD) | |
|-------------------|-------------------|---|--|
| 0 | 0 | Falling edge | |
| 0 | 1 | Rising edge | |
| 1 | 0 | Setting prohibited | |
| 1 | 1 | Rising and falling edges | |

Timer unit mode register 3

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|--------------------|--------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---------|-------------------|-----|
| CES _{UD1} | CES _{UD0} | CES ₂₁ | CES ₂₀ | CES ₁₁ | CES ₁₀ | CES ₀₁ | CES ₀₀ | FF73H | 00H | R/W |

| CES _{n1} | CES _{n0} | Specifies active edge of TCLRn (n=0-2, UD) | |
|-------------------|-------------------|--|--|
| 0 | 0 | Falling edge | |
| 0 | 1 | Rising edge | |
| 1 | 0 | Setting prohibited | |
| 1 | 1 | Rising and falling edges | |

3. Timer unit

Timer unit mode register 0

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|---------|-------------------|-----|
| TOM0 ₄ | TOM0 ₂ | TOM0 ₀ | CMS ₃₁ | CMS ₃₀ | CMS ₀₂ | CMS ₀₁ | CMS ₀₀ | FF70H | 00H | R/W |

| CMS _m | Specifies operation mode of capture/compare register (CCm) (m=0, 3 n=0-2) | |
|------------------|---|--|
| 0 | Capture mode | |
| 1 | Compare mode | |

| TOM _n | Specifies output mode of timer output pin (TO _n) (n=0, 2, 4) | |
|------------------|--|--|
| 0 | Toggle output mode | |
| 1 | Set/reset output mode | |

Timer unit mode register 1

| 7 | 6 | 5 | 4 | 3 | 2 | ① | 0 | Address | State after RESET | R/W |
|---|--------------------|---|-------------------|---|-------------------|-----|-------------------|---------|-------------------|-----|
| 0 | ECLR _{UD} | 0 | ECLR ₂ | 0 | ECLR ₁ | OST | ECLR ₀ | FF71H | 00H | R/W |

| ECLR _n | Specifies clear mode of TCLRn (n=0-2, UD) | |
|-------------------|---|--|
| 0 | Disables clear by external input | |
| 1 | Enables clear by external input | |

| OST | Specifies operation in free running mode of TM0 | |
|-----|---|--|
| 0 | Continues count up after timer overflow | |
| 1 | Stops in clear state after timer overflow | |

Timer control register 0

| ⑦ | 6 | 5 | 4 | ③ | 2 | 1 | 0 | Address | State after RESET | R/W |
|-----|------|-------------------|-------------------|-----|------|-------------------|-------------------|---------|-------------------|-----|
| CE1 | CLR1 | PRM ₁₁ | PRM ₁₀ | CE0 | CLR0 | PRM ₀₁ | PRM ₀₀ | FF74H | 00H | R/W |

| PRM ₀₁ | PRM ₀₀ | Specifies count clock to TM0 (Hz) | |
|-------------------|-------------------|-----------------------------------|--|
| 0 | 0 | f _{CLK} /2 | |
| 0 | 1 | f _{CLK} /4 | |
| 1 | 0 | f _{CLK} /8 | |
| 1 | 1 | External clock (TI0 input) | |

| CLR0 | Specifies operation mode of TM0 | |
|------|---------------------------------|--|
| 0 | Free running mode | |
| 1 | Interval timer mode | |

| CE0 | Controls TM0 operation | |
|-----|------------------------------|--|
| 0 | TM0 is cleared and stopped | |
| 1 | TM0 executes count operation | |


| PRM ₁₁ | PRM ₁₀ | Specifies count clock to TM1 (Hz) | |
|-------------------|-------------------|-----------------------------------|--|
| 0 | 0 | f _{CLK} /4 | |
| 0 | 1 | f _{CLK} /8 | |
| 1 | 0 | f _{CLK} /16 | |
| 1 | 1 | External clock (TI1 input) | |

| CLR1 | Specifies operation mode of TM1 | |
|------|---------------------------------|--|
| 0 | Free running mode | |
| 1 | Interval timer mode | |

| CE1 | Controls TM1 operation | |
|-----|------------------------------|--|
| 0 | TM1 is cleared and stopped | |
| 1 | TM1 executes count operation | |


Remark f_{CLK} : internal system clock

Timer control register 1




Remark f_{CLK} : internal system clock

Timer control register 2




Remark f_{CLK} : internal system clock

Up/down counter control register



Remark f_{CLK} : internal system clock

Timer output control register 0



Note When bit PMC81 of PMC8 register is "1", if bit ENTO03 is reset (0), pin TO03 becomes high impedance.

Timer output control register 1

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|---------------------------------------|-----|
| ENTO ₁₁ | ALV ₁₁ | ENTO ₁₀ | ALV ₁₀ | ENTO ₀₅ | ALV ₀₅ | ENTO ₀₄ | ALV ₀₄ | FF79H | 00H | R/W |
| | | | | | | | | ALV04 | Specifies active level of pin TO04 | |
| | | | | | | | | 0 | Low level | |
| | | | | | | | | 1 | High level | |
| | | | | | | | | ENTO ₀₄ | Specifies operation of pin TO04 | |
| | | | | | | | | 0 | INTP0 input mode Note 1 | |
| | | | | | | | | 1 | Timer output mode | |
| | | | | | | | | ALV05 | Specifies active level of pin TO05 | |
| | | | | | | | | 0 | Low level | |
| | | | | | | | | 1 | High level | |
| | | | | | | | | ENTO ₀₅ | Specifies operation of pin TO05 | |
| | | | | | | | | 0 | INTP1 input mode Note 2 | |
| | | | | | | | | 1 | Timer output mode | |
| | | | | | | | | ALV10 | Specifies active level of pin TO10 | |
| | | | | | | | | 0 | Low level | |
| | | | | | | | | 1 | High level | |
| | | | | | | | | ENTO ₁₀ | Specifies operation of pin TO10 | |
| | | | | | | | | 0 | Disables timer output (outputs ALV10) | |
| | | | | | | | | 1 | Enables timer output | |
| | | | | | | | | ALV11 | Specifies active level of pin TO11 | |
| | | | | | | | | 0 | Low level | |
| | | | | | | | | 1 | High level | |
| | | | | | | | | ENTO ₁₁ | Specifies operation of pin TO11 | |
| | | | | | | | | 0 | Disables timer output (outputs ALV11) | |
| | | | | | | | | 1 | Enables timer output | |

- Notes**
- When bit PMC21 of PMC2 register is "1", if bit ENTO04 is reset (0), pin TO04 becomes high impedance.
 - When bit PMC22 of PMC2 register is "1", if bit ENTO05 is reset (0), pin TO05 becomes high impedance.

Timer output control register 2

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|-------------------|-------------------|---|---|--------------------|-------------------|--------------------|-------------------|--------------------|---------------------------------------|-----|
| TOM ₂₀ | TOM ₁₀ | 0 | 0 | ENTO ₂₁ | ALV ₂₁ | ENTO ₂₀ | ALV ₂₀ | FF7AH | 00H | R/W |
| | | | | | | | | ALV20 | Specifies active level of pin TO20 | |
| | | | | | | | | 0 | Low level | |
| | | | | | | | | 1 | High level | |
| | | | | | | | | ENTO ₂₀ | Specifies operation of pin TO20 | |
| | | | | | | | | 0 | Disables timer output (outputs ALV20) | |
| | | | | | | | | 1 | Enables timer output | |
| | | | | | | | | ALV21 | Specifies active level of pin TO21 | |
| | | | | | | | | 0 | Low level | |
| | | | | | | | | 1 | High level | |
| | | | | | | | | ENTO ₂₁ | Specifies operation of pin TO21 | |
| | | | | | | | | 0 | TCLR2 input mode Note | |
| | | | | | | | | 1 | Timer output mode | |
| | | | | | | | | TOM10 | Specifies output mode of pin TO10 | |
| | | | | | | | | 0 | Toggle output mode | |
| | | | | | | | | 1 | Set/reset output mode | |
| | | | | | | | | TOM20 | Specifies output mode of pin TO20 | |
| | | | | | | | | 0 | Toggle output mode | |
| | | | | | | | | 1 | Set/reset output mode | |

Note When bit PMC26 of PMC2 register is "1", if bit ENTO21 is reset (0), pin TO21 becomes high impedance.

Timer overflow status register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|-------------------|-------------------|-------------------|-------------------|------|------|------|------|---------|-------------------------------|-------------|
| TOVS ₇ | TOVS ₆ | UDF _{UD} | OVF _{UD} | OVF3 | OVF2 | OVF1 | OVF0 | FF7BH | 00H | Note |
| | | | | | | | | OVF0 | Overflow flag of TM0 | |
| | | | | | | | | 0 | Not overflowed | |
| | | | | | | | | 1 | Overflowed | |
| | | | | | | | | OVFn | Overflow flag of TMn (n=1, 2) | |
| | | | | | | | | 0 | Not overflowed | |
| | | | | | | | | 1 | Overflowed | |
| | | | | | | | | OVF3 | Overflow flag of TM3 | |
| | | | | | | | | 0 | Not overflowed | |
| | | | | | | | | 1 | Overflowed | |
| | | | | | | | | OVFUD | Overflow flag of UDC | |
| | | | | | | | | 0 | Not overflowed | |
| | | | | | | | | 1 | Overflowed | |
| | | | | | | | | UDFUD | Underflow flag of UDC | |
| | | | | | | | | 0 | Not underflowed | |
| | | | | | | | | 1 | Underflowed | |

Note R/W differs by each bit.

Caution Bits OVF0 and OVF3 are cleared automatically by software write to bits OVIC0 and OVIC3 of interrupt control register or by hardware at starting interrupt processing. Be sure to reset bits OVIF1, OVIF2, OVFUD, and UDFUD after resetting by software.

Noise protection control register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|------|------|------|-----|-----|-----|-----|-----|---------|--|-----|
| NRUD | NCUD | NIUD | NR2 | NR1 | NI1 | NR0 | NI0 | FF7CH | 00H | R/W |
| | | | | | | | | Nxx | Specifies noise elimination time | ★ |
| | | | | | | | | 0 | 4 clocks (250 ns : at f _{CLK} =16 MHz) | |
| | | | | | | | | 1 | 16 clocks (1.0 μs : at f _{CLK} =16 MHz) | |

For TIO: For TCLR0, For T11, For TCLR1, For TCLR2, For TIUD, For TCUD, For TCLRUD

Remark f_{CLK} : internal system clock

Real-time output port mode register

| RTPM | | | | | | | | Address | State after RESET | R/W |
|------|------|------|------|---|------|------|------|--|-------------------|------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | FF63H | 00H | R/W |
| TRH1 | TRH0 | TRL1 | TRL0 | 0 | RCM2 | RCM1 | RCM0 | | | |
| | | | | | | | | RCM2 | RCM1 | RCM0 |
| | | | | | | | | Specifies port 0 output bit of real-time output port register (RTPH, RTPL) | | |
| | | | | | | | | RTPH | | RTPL |
| | | | | | | | | 0 | 0 | 0 |
| | | | | | | | | P07 - P00 \ | | |
| | | | | | | | | 0 | 0 | 1 |
| | | | | | | | | P07 - P01 P00 | | |
| | | | | | | | | 0 | 1 | 0 |
| | | | | | | | | P07 - P02 P01, P00 | | |
| | | | | | | | | 0 | 1 | 1 |
| | | | | | | | | P07 - P03 P02 - P00 | | |
| | | | | | | | | 1 | 0 | 0 |
| | | | | | | | | P07 - P04 P03 - P00 | | |
| | | | | | | | | 1 | 0 | 1 |
| | | | | | | | | Setting prohibited | | |
| | | | | | | | | 1 | 1 | 0 |
| | | | | | | | | 1 | 1 | 1 |
| | | | | | | | | TRL1 | TRL0 | |
| | | | | | | | | Specifies trigger signal of real-time output port register (RTPL) | | |
| | | | | | | | | 0 | 0 | |
| | | | | | | | | INTCM10 | | |
| | | | | | | | | 0 | 1 | |
| | | | | | | | | INTCM11 | | |
| | | | | | | | | 1 | 0 | |
| | | | | | | | | INTCM20 | | |
| | | | | | | | | 1 | 1 | |
| | | | | | | | | Software trigger | | |
| | | | | | | | | TRH1 | TRH0 | |
| | | | | | | | | Specifies trigger signal of real-time output port register (RTPH) | | |
| | | | | | | | | 0 | 0 | |
| | | | | | | | | INTCM10 | | |
| | | | | | | | | 0 | 1 | |
| | | | | | | | | INTCM11 | | |
| | | | | | | | | 1 | 0 | |
| | | | | | | | | INTCM20 | | |
| | | | | | | | | 1 | 1 | |
| | | | | | | | | Software trigger | | |

5. Serial interface

Asynchronous serial interface mode register

| ASIM | | | | | | | | Address | State after RESET | R/W | |
|------|-----|-----|-----|----|----|---|-----|---------|---|--|--|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | FF88H | 80H | R/W | |
| 1 | RXE | PS1 | PS0 | CL | SL | 0 | SCK | | | | |
| | | | | | | | | SCK | Specifies serial clock | | |
| | | | | | | | | 0 | Outputs internal baud rate generator | | |
| | | | | | | | | 1 | Internal clock f _{CLK} | | |
| | | | | | | | | SL | Specifies stop bit of transmission/reception data | | |
| | | | | | | | | 0 | 1 bit | | |
| | | | | | | | | 1 | 2 bits | | |
| | | | | | | | | CL | Character length of transmission/reception data | | |
| | | | | | | | | 0 | 7 bits | | |
| | | | | | | | | 1 | 8 bits | | |
| | | | | | | | | PS1 | PS0 | Specifies parity bit of transmission data | |
| | | | | | | | | 0 | 0 | No parity | |
| | | | | | | | | 0 | 1 | Transmission = add parity 0 Reception = no parity error | |
| | | | | | | | | 1 | 0 | Parity of odd number | |
| | | | | | | | | 1 | 1 | Parity of even number | |
| | | | | | | | | RXE | Controls reception | | |
| | | | | | | | | 0 | Disables reception | | |
| | | | | | | | | 1 | Enables reception | | |

Remark f_{CLK} : internal system clock

4. PWM unit

PWM control register

| PWMC | | | | | | | | Address | State after RESET | R/W | |
|-------|-------|-------|------|-------|-------|---|---|-------------------|---|---|--|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | FFA0H | 00H | R/W | |
| PRM11 | PRM10 | PWME0 | ALV0 | PRM01 | PRM00 | | | | | | |
| | | | | | | | | PRMn1 | PRMn0 | Bit length of counter and CMP register n (n=0, 1) | |
| | | | | | | | | 0 | 0 | 8 bits | |
| | | | | | | | | 0 | 1 | 10 bits | |
| | | | | | | | | 1 | 0 | 12 bits | |
| | | | | | | | | 1 | 1 | Setting prohibited | |
| | | | | | | | | ALVn | Specifies active level of PWMn signal output (n=0, 1) | | |
| | | | | | | | | 0 | Low level | | |
| | | | | | | | | 1 | High level | | |
| | | | | | | | | PWME _n | Controls operation of PWMn signal output (n=0, 1) | | |
| | | | | | | | | 0 | Operation stops | | |
| | | | | | | | | 1 | Enables operation | | |

Asynchronous serial interface status register

| ASIS | | | | | | | Address | State after RESET | R/W | |
|------|---|---|---|---|----|----|---------|--|-----|--|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | FF8AH | 00H | R | |
| 0 | 0 | 0 | 0 | 0 | PE | FE | | | | |
| | | | | | | | OVE | Overrun error flag | | |
| | | | | | | | 1 | The next reception is completed before reading data from reception buffer | | |
| | | | | | | | FE | Framing error flag | | |
| | | | | | | | 1 | Stop bit is not detected | | |
| | | | | | | | PE | Parity error flag | | |
| | | | | | | | 1 | Parity specification of transmission data and parity of reception data do not coincide | | |

Clock synchronous serial interface mode register 0

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|-------|--|-------------|---|------------------------|-----------------------|-----------|-------------------------------|----------|--------|---------|-------------------|-----|
| CSIM0 | | CTXE | CRXE | WUP | MOD 02 | MOD 01 | MOD 00 | CLS 01 | CLS 00 | FF80H | 00H | R/W |
| | | CLS01 CLS00 | | Specifies serial clock | | Pin SCK | | | | | | |
| | | 0 | 0 | External clock | | Input | | | | | | |
| | | 0 | 1 | Internal clock | Baud rate generator/2 | Output | | | | | | |
| | | 1 | 0 | | | | f _{CLK} /32 | | | | | |
| | | 1 | 1 | f _{CLK} /8 | | | | | | | | |
| | | MOD 01 | MOD 00 | Operation mode | | First bit | Number of used pin | Used pin | | | | |
| | | 0 | 0 | 3-wire serial I/O mode | MSB | 3 | SO00/SB0, SI00/SB1, SCK00 | | | | | |
| | | 0 | 1 | | | | LSB | | | | | |
| | | 1 | 0 | SBI mode | MSB | 2 | SO00/SB0 (or SI00/SB1), SCK00 | | | | | |
| | | 1 | 1 | Setting prohibited | | | | | | | | |
| | | MOD 02 | Specifies transmission/reception pin | | | | | | | | | |
| | | 0 | Transmission/reception operation at pin SO00/SB0 (pin SI00/SB1 is high impedance) | | | | | | | | | |
| | | 1 | Transmission/reception operation at pin SI00/SB1 (pin SO00/SB0 is high impedance) | | | | | | | | | |
| | | WUP0 | Control wake-up function | | | | | | | | | |
| | | 0 | Generates interrupt request signal by serial transfer in every mode | | | | | | | | | |
| | | 1 | Generates interrupt request signal only when address is received in SBI mode Serial output pin is high impedance | | | | | | | | | |
| | | CRXE0 | Reception operation | | | | | | | | | |
| | | 0 | Disables ("0" is input to shift register if serial clock is input) | | | | | | | | | |
| | | 1 | Enables | | | | | | | | | |
| | | CTXE0 | Transmission operation | | | | | | | | | |
| | | 0 | Disables (output buffer of SO00/SB0, SI00/SB1 is high impedance) | | | | | | | | | |
| | | 1 | Enables | | | | | | | | | |

Remark f_{CLK} : internal system clock

Serial bus interface control register

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|------|--|------|--------------|---|------|------|------|------|------|---------|-------------------|------|
| SBI0 | | BSYE | ACKD | ACKE | ACKT | CMDD | RELD | CMDT | RELT | FF82H | 00H | Note |
| | | RELT | | Controls trigger output of bus release signal (REL) | | | | | | | | |
| | | 0 | Not output | | | | | | | | | |
| | | 1 | Output | | | | | | | | | |
| | | CMDT | | Controls trigger output of command signal (CMD) | | | | | | | | |
| | | 0 | Not output | | | | | | | | | |
| | | 1 | Output | | | | | | | | | |
| | | RELD | | Detects bus release signal (REL) | | | | | | | | |
| | | 0 | Not detected | | | | | | | | | |
| | | 1 | Detected | | | | | | | | | |
| | | CMDD | | Detects command signal (CMD) | | | | | | | | |
| | | 0 | Not detected | | | | | | | | | |
| | | 1 | Detected | | | | | | | | | |
| | | ACKT | | Controls trigger output of acknowledge signal (ACK) | | | | | | | | |
| | | 0 | Not output | | | | | | | | | |
| | | 1 | Output | | | | | | | | | |
| | | ACKE | | Controls automatic output of acknowledge signal (ACK) | | | | | | | | |
| | | 0 | Disables | | | | | | | | | |
| | | 1 | Enables | | | | | | | | | |
| | | ACKD | | Detects acknowledge signal (ACK) | | | | | | | | |
| | | 0 | Not detected | | | | | | | | | |
| | | 1 | Detected | | | | | | | | | |
| | | BSYE | | Controls automatic output of synchronous busy signal (BUSY) | | | | | | | | |
| | | 0 | Disables | | | | | | | | | |
| | | 1 | Enables | | | | | | | | | |

Note R/W differs by each bit.

Clock synchronous serial interface mode register 1

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Address | State after RESET | R/W |
|-------|--|-------------|--|------------------------|-----------------------|---|----------------------|-------|-----|---------|-------------------|-----|
| CSIM1 | | CTXE | CRXE | MOD 12 | MOD 10 | CLS 11 | CLS 10 | FF90H | 00H | R/W | | |
| | | CLS11 CLS10 | | Specifies serial clock | | Pin SCK | | | | | | |
| | | 0 | 0 | External clock | | Input | | | | | | |
| | | 0 | 1 | Internal clock | Baud rate generator/2 | Output | | | | | | |
| | | 1 | 0 | | | | f _{CLK} /32 | | | | | |
| | | 1 | 1 | f _{CLK} /8 | | | | | | | | |
| | | MOD 10 | Operation mode | | First bit | Number of used pin | Used pin | | | | | |
| | | 0 | 3-wire serial I/O mode | MSB | 3 | SO10/SI10, SCK10 (or SO11, SI11, SCK11) | | | | | | |
| | | 1 | | | | LSB | | | | | | |
| | | MOD 12 | Specifies transmission/reception pin | | | | | | | | | |
| | | 0 | Transmission/reception operation at pin SO10, SI10, SCK10 (pin SO11, SI11, SCK11 are high impedance) | | | | | | | | | |
| | | 1 | Transmission/reception operation at pin SO11, SI11, SCK11 (pin SO10, SI10, SCK10 are high impedance) | | | | | | | | | |
| | | CRXE1 | Reception operation | | | | | | | | | |
| | | 0 | Disables ("0" is input to shift register if serial clock is input) | | | | | | | | | |
| | | 1 | Enables | | | | | | | | | |
| | | CTXE1 | Transmission operation | | | | | | | | | |
| | | 0 | Disables (output buffer of SO10, SI10 (or SO11, SI11) are high impedance) | | | | | | | | | |
| | | 1 | Enables | | | | | | | | | |

Remark f_{CLK} : internal system clock

6. Interrupt control

Interrupt control register

| | ⑦ | ⑥ | ⑤ | ④ | 3 | 2 | ① | ① | Address | State after RESET | R/W |
|--------|---------|---------|----------|----------|---|---|----------|----------|---------|-------------------|-----|
| OVIC0 | OVIF0 | OV MK0 | OV ISM0 | OV CSE0 | 0 | 0 | OV PR01 | OV PR00 | FFE0H | 43H | R/W |
| OVIC3 | OVIF3 | OV MK3 | OV ISM3 | OV CSE3 | 0 | 0 | OV PR31 | OV PR30 | FFE1H | 43H | R/W |
| PIC0 | PIF0 | PMK0 | PISM0 | PCSE0 | 0 | 0 | PPR01 | PPR00 | FFE2H | 43H | R/W |
| PIC1 | PIF1 | PMK1 | PISM1 | PCSE1 | 0 | 0 | PPR11 | PPR10 | FFE3H | 43H | R/W |
| PIC2 | PIF2 | PMK2 | PISM2 | PCSE2 | 0 | 0 | PPR21 | PPR20 | FFE4H | 43H | R/W |
| PIC3 | PIF3 | PMK3 | PISM3 | PCSE3 | 0 | 0 | PPR31 | PPR30 | FFE5H | 43H | R/W |
| PIC4 | PIF4 | PMK4 | PISM4 | PCSE4 | 0 | 0 | PPR41 | PPR40 | FFE6H | 43H | R/W |
| CMIC00 | CMIF 00 | CMMK 00 | CMISM 00 | CMCSE 00 | 0 | 0 | CMPR 001 | CMPR 000 | FFE7H | 43H | R/W |
| CMIC01 | CMIF 01 | CMMK 01 | CMISM 01 | CMCSE 01 | 0 | 0 | CMPR 011 | CMPR 010 | FFE8H | 43H | R/W |
| CMIC02 | CMIF 02 | CMMK 02 | CMISM 02 | CMCSE 02 | 0 | 0 | CMPR 021 | CMPR 020 | FFE9H | 43H | R/W |
| CMIC03 | CMIF 03 | CMMK 03 | CMISM 03 | CMCSE 03 | 0 | 0 | CMPR 031 | CMPR 030 | FFEAH | 43H | R/W |
| CMIC10 | CMIF 10 | CMMK 10 | CMISM 10 | CMCSE 10 | 0 | 0 | CMPR 101 | CMPR 100 | FFEBH | 43H | R/W |


| | | |
|-------|--|----------------------|
| xxPR1 | xxPR0 | Specifies priority |
| 0 | 0 | Priority 0 (highest) |
| 0 | 1 | Priority 1 |
| 1 | 0 | Priority 2 |
| 1 | 1 | Priority 3 |
| xxCSE | Context switching enable flag | |
| 0 | Processed by vectored interrupt | |
| 1 | Processed by context switching | |
| xxISM | Macro service enable flag | |
| 0 | Processed by vectored interrupt | |
| 1 | Processed by macro service | |
| xxMK | Specifies enable/disable of interrupt request | |
| 0 | Enables | |
| 1 | Disables | |
| xxIF | Interrupt request flag | |
| 0 | No interrupt request. No interrupt request signal occurred. | |
| 1 | Interrupt request signal occurred and is requesting interrupt. | |

Interrupt control register


| | ⑦ | ⑥ | ⑤ | ④ | 3 | 2 | ① | ① | Address | State after RESET | R/W |
|---------|----------|----------|-----------|-----------|---|---|-----------|-----------|---------|-------------------|-----|
| CMIC11 | CMIF 11 | CMMK 11 | CMISM 11 | CMCSE 11 | 0 | 0 | CMPR 111 | CMPR 110 | FFECH | 43H | R/W |
| CMIC20 | CMIF 20 | CMMK 20 | CMISM 20 | CMCSE 20 | 0 | 0 | CMPR 201 | CMPR 200 | FFEDH | 43H | R/W |
| CMIC21 | CMIF 21 | CMMK 21 | CMISM 21 | CMCSE 21 | 0 | 0 | CMPR 211 | CMPR 210 | FFEEH | 43H | R/W |
| CMIC40 | CMIF 40 | CMMK 40 | CMISM 40 | CMCSE 40 | 0 | 0 | CMPR 401 | CMPR 400 | FFEFH | 43H | R/W |
| CMICUD0 | CMIF UD0 | CMMK UD0 | CMISM UD0 | CMCSE UD0 | 0 | 0 | CMPR UD01 | CMPR UD00 | FFF0H | 43H | R/W |
| CMICUD1 | CMIF UD1 | CMMK UD1 | CMISM UD1 | CMCSE UD1 | 0 | 0 | CMPR UD11 | CMPR UD10 | FFF1H | 43H | R/W |
| SERIC | SERIF | SERMK | SER ISM | SER CSE | 0 | 0 | SER PR1 | SER PR0 | FFF2H | 43H | R/W |
| SRIC | SRIF | SRMK | SR ISM | SR CSE | 0 | 0 | SR PR1 | SR PR0 | FFF3H | 43H | R/W |
| STIC | STIF | STMK | ST ISM | ST CSE | 0 | 0 | ST PR1 | ST PR0 | FFF4H | 43H | R/W |
| CSIC0 | CSI IF0 | CSI MK0 | CSI ISM0 | CSI CSE0 | 0 | 0 | CSI PR01 | CSI PR00 | FFF5H | 43H | R/W |
| CSIC1 | CSI IF1 | CSI MK1 | CSI ISM1 | CSI CSE1 | 0 | 0 | CSI PR11 | CSI PR10 | FFF6H | 43H | R/W |
| ADIC | ADIF | ADMK | AD ISM | AD CSE | 0 | 0 | AD PR1 | AD PR0 | FFF7H | 43H | R/W |

| | | |
|-------|--|----------------------|
| xxPR1 | xxPR0 | Specifies priority |
| 0 | 0 | Priority 0 (highest) |
| 0 | 1 | Priority 1 |
| 1 | 0 | Priority 2 |
| 1 | 1 | Priority 3 |
| xxCSE | Context switching enable flag | |
| 0 | Processed by vectored interrupt | |
| 1 | Processed by context switching | |
| xxISM | Macro service enable flag | |
| 0 | Processed by vectored interrupt | |
| 1 | Processed by macro service | |
| xxMK | Specifies enable/disable of interrupt request | |
| 0 | Enables | |
| 1 | Disables | |
| xxIF | Interrupt request flag | |
| 0 | No interrupt request. No interrupt request signal occurred. | |
| 1 | Interrupt request signal occurred and is requesting interrupt. | |

**Interrupt mask register
(at byte accessing)**



(at word accessing)




Relation between each bit and interrupt request source

| Register | Bit position | Bit name | Interrupt request source |
|----------|--------------|-------------------------------|---|
| MK0 | Bit 0 | OVMK0 | Overflow of timer 0 (INTOV0) |
| | Bit 1 | OVMK3 | Overflow of timer 3 (INTOV3) |
| | Bit 2 | PMK0 | Coincidence of INTP0 pin input and CC00 (INTP0/INTCC00) |
| | Bit 3 | PMK1 | Coincidence of INTP1 pin input and CC01 (INTP1/INTCC01) |
| | Bit 4 | PMK2 | Coincidence of INTP2 pin input and CC02 (INTP2/INTCC02) |
| | Bit 5 | PMK3 | Coincidence of INTP3 pin input and CC30 (INTP3/INTCC30) |
| | Bit 6 | PMK4 | Coincidence of INTP4 pin input and CC31 (INTP4/INTCC31) |
| | Bit 7 | CMMK00 | Coincidence of CM00 (INTCM00) |
| | Bit 8 | CMMK01 | Coincidence of CM01 (INTCM01) |
| | Bit 9 | CMMK02 | Coincidence of CM02 (INTCM02) |
| | Bit 10 | CMMK03 | Coincidence of CM03 (INTCM03) |
| | Bit 11 | CMMK10 | Coincidence of CM10 (INTCM10) |
| | Bit 12 | CMMK11 | Coincidence of CM11 (INTCM11) |
| | Bit 13 | CMMK20 | Coincidence of CM20 (INTCM20) |
| | Bit 14 | CMMK21 | Coincidence of CM21 (INTCM21) |
| Bit 15 | CMMK40 | Coincidence of CM40 (INTCM40) | |


Relation between each bit and interrupt request source

| Register | Bit position | Bit name | Interrupt request source |
|----------|--------------|----------|--|
| MK1 | Bit 0 | CMMKUD0 | Coincidence of CMUD0 (INTCMUD0) |
| | Bit 1 | CMMKUD1 | Coincidence of CMUD1 (INTCMUD1) |
| | Bit 2 | SERMK | Serial error interrupt (INTSER) |
| | Bit 3 | SRMK | Serial reception finish interrupt (INTSR) |
| | Bit 4 | STMK | Serial transmission finish interrupt (INTST) |
| | Bit 5 | CSIMK0 | Serial transmission/reception finish interrupt (INTCSI0) |
| | Bit 6 | CSIMK1 | Serial transmission/reception finish interrupt (INTCSI1) |
| | Bit 7 | ADMK | A/D conversion finish interrupt (INTAD) |


Interrupt mode control register




In-service priority register



External interrupt mode register 0




External interrupt mode register 1



7. Watchdog timer

Watchdog timer mode register




Caution Only dedicated instructions (MOV WDM and #byte) can write to WDM.

Remark f_{CLK} : internal system clock


8. CPU control

Standby control register




Caution Only dedicated instructions (MOV STBC and #byte) can write to STBC.

CPU control word




9. External bus interface control

Memory expansion mode register



- Cautions**
1. Be sure to input "0" to bits 4 and 7. If "1" is set, it does not operate normally.
 2. Be sure not to write any of the code combinations which are described as "Setting prohibited" in above table.

Programmable wait control register



Address State after RESET R/W
 FFC6H **Note** R/W

| | | Specifies number of clocks in memory (0000H - 3FFFH) | | | |
|------|------|--|-------------------|------------------|-------------|
| PWC1 | PWC0 | Wait cycle | Data access cycle | Fetch cycle mode | Fetch cycle |
| 0 | 0 | 0 | 3 | Normal fetch | 3 |
| 0 | 1 | 1 | 4 | | 4 |
| 1 | 0 | 2 | 5 | | 5 |
| 1 | 1 | 0 | 3 | High-speed fetch | 2 |

| | | Specifies number of clocks in memory (4000H - 7FFFH) | | | |
|------|------|--|-------------------|------------------|-------------|
| PWC3 | PWC2 | Wait cycle | Data access cycle | Fetch cycle mode | Fetch cycle |
| 0 | 0 | 0 | 3 | Normal fetch | 3 |
| 0 | 1 | 1 | 4 | | 4 |
| 1 | 0 | 2 | 5 | | 5 |
| 1 | 1 | 0 | 3 | High-speed fetch | 2 |

| | | Specifies number of clocks in memory (8000H - BFFFH) | | | |
|------|------|--|-------------------|------------------|-------------|
| PWC5 | PWC4 | Wait cycle | Data access cycle | Fetch cycle mode | Fetch cycle |
| 0 | 0 | 0 | 3 | Normal fetch | 3 |
| 0 | 1 | 1 | 4 | | 4 |
| 1 | 0 | 2 | 5 | | 5 |
| 1 | 1 | 0 | 3 | High-speed fetch | 2 |

| | | Specifies number of clocks in memory (C000H - F6FFH, FFD0H - FFDH) | | | |
|------|------|--|-------------------|------------------|-------------|
| PWC7 | PWC6 | Wait cycle | Data access cycle | Fetch cycle mode | Fetch cycle |
| 0 | 0 | 0 | 3 | Normal fetch | 3 |
| 0 | 1 | 1 | 4 | | 4 |
| 1 | 0 | 2 | 5 | | 5 |
| 1 | 1 | 0 | 3 | High-speed fetch | 2 |

| BW0 | Specifies external data bus width (valid address : 0000H - 3FFFH) |
|-----|---|
| 0 | 8-bit bus |
| 1 | 16-bit bus |

| BW1 | Specifies external data bus width (valid address : 4000H - 7FFFH) |
|-----|---|
| 0 | 8-bit bus |
| 1 | 16-bit bus |

| BW2 | Specifies external data bus width (valid address : 8000H - BFFFH) |
|-----|---|
| 0 | 8-bit bus |
| 1 | 16-bit bus |

| BW3 | Specifies external data bus width (valid address : C000H - F6FFH, FFD0H - FFDH) |
|-----|---|
| 0 | 8-bit bus |
| 1 | 16-bit bus |

| AW0 | Controls address wait (valid address : 0000H - 7FFFH) |
|-----|---|
| 0 | Address wait is not added |
| 1 | Address wait is added |

| AW1 | Controls address wait (valid address : 8000H - F6FFH, FFD0H - FFDH) |
|-----|---|
| 0 | Address wait is not added |
| 1 | Address wait is added |

Note The value at reset depends on the operation mode specified with the MODE0 and MODE1 pins. ★

| MODE0 | MODE1 | μPD78355 | μPD78356 | μPD78P356 | State after RESET |
|-------|-------|-------------------------------------|------------------|-----------|-------------------|
| L | L | Setting prohibited | Single-chip mode | | C0AAH |
| L | H | Setting prohibited | | | — |
| H | L | ROM-less mode (external 8-bit bus) | | PROM mode | C0AAH |
| H | H | ROM-less mode (external 16-bit bus) | | | CFAAH |