## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

## Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



**User's Manual** 

# μ**PD754202**

## **4-bit Single-Chip Microcontrollers**

Document No. U11132EJ2V1UM00 (2nd edition) Date Published April 2003 N CP (K)

© NEC Electronics Corporation 1996 Printed in Japan

#### **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

EEPROM is a trademark of NEC Electronics Corporation. MS-DOS is a trademark of Microsoft Corporation. IBM DOS, PC/AT and PC DOS are trademarks of IBM Corporation. These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of March, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

## **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics America, Inc. (U.S.) • Filiale Italiana

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

#### NEC Electronics (Europe) GmbH Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327

- Sucursal en España Madrid, Spain Tel: 091-504 27 87 Fax: 091-504 28 60
- Succursale Française Vélizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

Filiale Italiana Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

- Branch The Netherlands Eindhoven, The Netherlands Tel: 040-244 58 45 Fax: 040-244 45 80
- Tyskland Filial Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388
- United Kingdom Branch Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

#### NEC Electronics Shanghai, Ltd.

Shanghai, P.R. China Tel: 021-6841-1138 Fax: 021-6841-1137

## NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

## NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore

Tel: 6253-8311 Fax: 6250-3583

## Major Revisions in This Version

Page	Contents
p. 261	APPENDIX A FUNCTIONS OF $\mu$ PD754202 AND 75F4264 added
p. 263	Device file names in APPENDIX B DEVELOPMENT TOOLS changed
p. 277	APPENDIX F REVISION HISTORY added

The mark  $\star$  shows major revised points.

## INTRODUCTION

Readers	This manual is intended for er 4-bit single-chip microcontro the microcontroller.	ngineers who understand the functions of the $\mu$ PD754202 ller and wish to design application systems using any of
Purpose	This manual describes the h following manner.	nardware functions of the $\mu$ PD754202 organized in the
Organization	<ul> <li>This manual contains the foll</li> <li>General</li> <li>Pin Functions</li> <li>Features of Architecture at Internal CPU Functions</li> <li>Peripheral Hardware Fun</li> <li>Interrupt Functions and T</li> <li>Standby Functions</li> <li>Reset Function</li> <li>Mask Options</li> <li>Instruction Set</li> </ul>	llowing information: and Memory Map ctions <sup>-</sup> est Functions
How to read this manual	<ul> <li>It is assumed that the read electronics, logic circuits, and</li> <li>To check the functions → Refer to APPENDIX I</li> <li>To check the functions → Refer to APPENDIX I</li> <li>To understand the over → Read this manual in t</li> </ul>	lers of this manual possess general knowledge about ad microcomputers. of an instruction whose mnemonic is known, D INSTRUCTION INDEX. of a specific internal circuit, E HARDWARE INDEX. all functions of the $\mu$ PD754202, he order of the Table of Contents.
Legend	Data significance Active low Address of memory map <b>Note</b> <b>Caution</b> <b>Remark</b> Numeric notation	<ul> <li>Left: higher, right: lower</li> <li>xxx (top bar over signal or pin name)</li> <li>Top: low, Bottom: high</li> <li>Point to note</li> <li>Important information</li> <li>Supplement</li> <li>Binary xxxx or xxxxB</li> <li>Decimal xxxx</li> </ul>

Hexadecimal ... xxxxH

**★ Related documents** Some documents are preliminary editions but they are not so specified in the following tables.

## Documents related to devices

Document Name	Document Number		
	Japanese	English	
μPD754202 User's Manual	U11132J	U11132E (this manual)	
µPD754202 Data Sheet	U12181J	U12181E	
75XL Series Selection Guide	U10453J	U10453E	

## Documents related to development tools

Document Name		Document Number		
		Japanese	English	
Hardware	IE-75000-R/IE-75001-R User	's Manual	EEU-846	EEU-1416
	IE-75300-R-EM User's Manual		U11354J	U11354E
	EP-754144GS-R User's Manual		U10695J	U10695E
Software	RA75X Assembler Package	Operation	EEU-731	EEU-1346
	User's Manual	Language	EEU-730	EEU-1363

## Other documents

	Document Number	
Document Name	Japanese	English
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades of NEC's Semiconductor Devices	C11531J	C11531E
Reliability and Quality Control of NEC's Semiconductor Devices	C10983J	C10983E
Electrostatic Discharge (ESD) Test	MEM-539	—
Quality Assurance Guide to Semiconductor Devices	C11893J	MEI-1202
Microcomputer-Related Products Guide - by third parties	U11416J	—

## Caution These related documents are subject to change without notice. Be sure to use the latest edition of the documents when you design your system.

[MEMO]

## TABLE OF CONTENTS

CHAPTE	R 1 GENERAL 1		
1.1	Functional Outline		
1.2	Ordering Information		
1.3	Block Diagram		
1.4	Pin Configuration (Top View)		
CHAPTE	R 2 PIN FUNCTIONS		
2.1	Pin Functions		
2.2	Description of Pin Functions		
	2.2.1 P30-P33 (PORT3), P60-P63 (PORT6), P80 (PORT8)		
	2.2.2 P70-P73 (PORT7)		
	2.2.3 PTO0-PTO2		
	2.2.4 INT0		
	2.2.5 KR4-KR7		
	2.2.6 KRREN		
	2.2.7 X1 and X2		
	2.2.8 RESET		
	2.2.9 IC		
	2.2.10 VDD		
	2.2.11 Vss		
2.3	I/O Circuits of Respective Pins 10		
2.4	Processing of Unused Pins 11		
CHAPTE	R 3 FEATURES OF ARCHITECTURE AND MEMORY MAP 13		
3.1	Bank Configuration of Data Memory and Addressing Mode 13		
	3.1.1 Bank configuration of data memory		
	3.1.2 Addressing mode of data memory		
3.2	Bank Configuration of General-Purpose Registers 26		
3.3	Memory-Mapped I/O 31		
СПУРТС			
4 1	Function to Select Mkl and Mkll Modes		
	4 1 1 Difference between MkI and MkII modes 4'		
	4.1.2 Setting stack bank select register (SBS)		
4 2	Program Counter (PC)		
4.2	Program Memory (ROM)		
4.0	Data Memory (RAM)		
	4.4.1 Configuration of data memory		
	4.4.1 Configuration of data memory		
4.5	4.4.2 Specifying bank of data memory		
4.5	Accumulator		
4.0	Stack Pointer (SP) and Stack Bank Select Register (SPS)		
4.1 1 0	Dragram Status Word (DSW)		
4.0	Program Status Word (FSW)		
4.9	Dalik Select Register (DS)		

CHAPTE	R 5 PERIPHERAL HARDWARE FUNCTION	61
5.1	Digital I/O Port	61
	5.1.1 Types, features, and configurations of digital I/O ports	62
	5.1.2 Setting I/O mode	66
	5.1.3 Digital I/O port manipulation instruction	68
	5.1.4 Operation of digital I/O port	70
	5.1.5 Connecting pull-up resistor	72
	5.1.6 I/O timing of digital I/O port	73
5.2	Clock Generation Circuit	75
	5.2.1 Configuration of clock generation circuit	75
	5.2.2 Function and operation of clock generation circuit	76
	5.2.3 Setting CPU clock	82
5.3	Basic Interval Timer/Watchdog Timer	84
	5.3.1 Configuration of basic interval timer/watchdog timer	84
	5.3.2 Basic interval timer mode register (BTM)	85
	5.3.3 Watchdog timer enable flag (WDTM)	87
	5.3.4 Operation as basic interval timer	88
	5.3.5 Operation as watchdog timer	89
	5.3.6 Other functions	91
5.4	Timer Counter	92
	5.4.1 Configuration of timer counter	92
	5.4.2 Operation in 8-bit timer counter mode	104
	5.4.3 Operation in PWM pulse generator mode (PWM mode)	113
	5.4.4 Operation in 16-bit timer counter mode	119
	5.4.5 Operation in carrier generator mode (CG mode)	127
	5.4.6 Notes on using timer counter	140
5.5	Bit Sequential Buffer	147
CHAPTE	R 6 INTERRUPT AND TEST FUNCTIONS	149
6.1	Configuration of Interrupt Control Circuit	149
6.2	Types of Interrupt Sources and Vector Table	151
6.3	Hardware Controlling Interrupt Function	153
6.4	Interrupt Sequence	160
6.5	Nesting Control of Interrupts	161
6.6	Service of Interrupts Sharing Vector Address	163
6.7	Machine Cycles until Interrupt Servicing	165
6.8	Effective Usage of Interrupts	167
6.9	Application of Interrupt	167
6.10	Test Function	175
	6.10.1 Types of test sources	175
	6.10.2 Hardware controlling test function	175
		470
7 4	Satting of and Operating Status in Standby Mode	1/9
7.1	Palaasing Standby Mode	100
1.2 7 3	Antereasing Stanlupy Mode	102
7.J	Application of Standby Mode	100
1.4		100

8.1       Configuration and Operation of Reset Function         8.2       Watchdog Flag (WDF), Key Return Flag (KRF)         8.1       Pin Mask Option         9.1.1       PTO/KR4-PT3/KR7 mask option         9.1.2       RESET pin mask option         9.2       Oscillation Stabilization Wait Time Mask Option         9.2       Oscillation Stabilization Wait Time Mask Option         9.1.1       PTO/KR4-PT3/KR7 mask option         9.2       Oscillation Stabilization Wait Time Mask Option         9.2       Oscillation Stabilization Wait Time Mask Option         0.1.1       GETI instruction         10.1.1       Junique Instruction         10.1.2       Bit manipulation instruction         10.1.3       String-effect instruction         10.1.4       Base number adjustment instruction         10.1.5       Skip instruction and number of machine cycles required for skipping         10.2       Instruction Function and Application         10.3       Op Code of Each Instruction         10.4       Instruction function         10.4.1       Transfer instruction         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.	CHAPTE	EK & KESEI FUNCTION	
8.2       Watchdog Flag (WDF), Key Return Flag (KRF)         SHAPTER 9       MASK OPTION         9.1       Pin Mask Option         9.1.1       PTO/KR4-P73/KR7 mask option         9.2       Oscillation Stabilization Wait Time Mask Option         9.2       Oscillation Stabilization Wait Time Mask Option         9.1       GETI instructions         10.1       Unique Instructions         10.1.2       Bit manipulation instruction         10.1.3       Sting-effect instruction         10.1.4       Base number adjustment instruction         10.1.5       Skip instruction and number of machine cycles required for skipping         10.2       Instruction Function and Application         10.4       Instruction Application         10.4.1       Transfer instruction         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction	8.1	Configuration and Operation of Reset Function	
PHAPTER 9 MASK OPTION         9.1 Pin Mask Option         9.1.1 P70/KR4-P73/KR7 mask option         9.1.2 RESET pin mask option         9.2 Oscillation Stabilization Wait Time Mask Option         9.2 Oscillation Stabilization Wait Time Mask Option         10.1 Unique Instructions         10.1.1 GETI instruction         10.1.2 Bit manipulation instruction         10.1.3 String-effect instruction         10.1.4 Base number adjustment instruction         10.1.5 Skip instruction and number of machine cycles required for skipping         10.2 Instruction Set and Operation         10.3 Op Code of Each Instruction         10.4.1 Transfer instruction         10.4.2 Table reference instruction         10.4.3 Bit transfer instruction         10.4.3 Bit transfer instruction         10.4.3 Bit transfer instruction         10.4.4 Operation instruction         10.4.3 Compare instruction         10.4.4 Operation instruction         10.4.5 Accumulator manipulation instruction         10.4.6 Carry flag manipulation instruction         10.4.7 Compare instruction         10.4.8 Carry flag manipulation instruction         10.4.9 Memory bit manipulation instruction         10.4.1 Instruction Sof µPD754202 AND 75F4264         NPPENDIX A FUNCTIONS OF µPD754202 AND 75F4264	8.2	Watchdog Flag (WDF), Key Return Flag (KRF)	
9.1       Pin Mask Option         9.1.1       P70/KR4-P73/KR7 mask option         9.2       Oscillation Stabilization Wait Time Mask Option         9.2       Oscillation Stabilization Wait Time Mask Option         9.1       Image: Stabilization Wait Time Mask Option         9.2       Oscillation Stabilization Wait Time Mask Option         9.1       Image: Stabilization Wait Time Mask Option         10.1       Unique Instruction         10.1.1       GETI instruction         10.1.2       Bit manipulation instruction         10.1.3       String-effect instruction         10.1.4       Base number adjustment instruction         10.1.5       Skip instruction and number of machine cycles required for skipping         10.1.6       Instruction Function and Application         10.2       Instruction Function and Application         10.4       Instruction         10.4.1       Transfer instruction         10.4.2       Table reference instruction         10.4.3       Bit transfor instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8	СНАРТЕ	ER 9 MASK OPTION	
9.1.1       P70/KR4-P73/KR7 mask option         9.1.2       RESET pin mask option         9.2       Oscillation Stabilization Wait Time Mask Option         10.1       Unique Instructions         10.1       Difference         10.1       DET instruction         10.1.3       String-effect instruction         10.1.4       Base number adjustment instruction         10.1.5       Skip instruction and number of machine cycles required for skipping         10.2       Instruction Set and Operation         10.3       Op Code of Each Instruction         10.4       Instruction Function and Application         10.4       Instruction Function and Application         10.4.1       Transfer instruction         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accurulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.1       Branch instruction         10.4.13       Input/output instruction	9.1	Pin Mask Option	
9.1.2       RESET pin mask option         9.2       Oscillation Stabilization Wait Time Mask Option         10.1       Unique Instructions         10.1.1       GETI instruction         10.1.2       Bit manipulation instruction         10.1.3       String-effect instruction         10.1.4       Base number adjustment instruction         10.1.5       Skip instruction and number of machine cycles required for skipping         10.2       Instruction Set and Operation         10.4       Instruction and Application         10.4.1       Transfer instruction         10.4.2       Table reference instruction         10.4.1       Transfer instruction         10.4.2       Table reference instruction         10.4.1       Operation instruction         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction <th></th> <th>9.1.1 P70/KR4-P73/KR7 mask option</th> <th></th>		9.1.1 P70/KR4-P73/KR7 mask option	
9.2       Oscillation Stabilization Wait Time Mask Option         CHAPTER 10 INSTRUCTION SET		9.1.2 RESET pin mask option	
CHAPTER 10 INSTRUCTION SET         10.1       Unique Instructions         10.1.1       GETI instruction         10.1.2       Bit maipulation instruction         10.1.3       String-effect instruction         10.1.4       Base number adjustment instruction         10.1.5       Skip instruction and number of machine cycles required for skipping         10.2       Instruction Set and Operation         10.3       Op Code of Each Instruction         10.4       Instruction and Application         10.4.1       Transfer instruction         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Incerement/decrement instruction         10.4.6       Incerement/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Instruction instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interwrito contol instruction         10.4.13       Input/output instruction	9.2	Oscillation Stabilization Wait Time Mask Option	
10.1       Unique Instruction         10.1.1       GETI instruction         10.1.2       Bit manipulation instruction         10.1.3       String-effect instruction         10.1.4       Base number adjustment instruction         10.1.5       Skip instruction and number of machine cycles required for skipping         10.2       Instruction Set and Operation         10.3       Op Code of Each Instruction         10.4       Instruction and Application         10.4.1       Transfer instruction         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Istruction instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction     <	СНАРТЕ	ER 10 INSTRUCTION SET	
10.1.1       GETI instruction         10.1.2       Bit manipulation instruction         10.1.3       String-effect instruction         10.1.4       Base number adjustment instruction         10.1.5       Skip instruction and number of machine cycles required for skipping         10.2       Instruction Set and Operation         10.3       Op Code of Each Instruction         10.4       Instruction Function and Application         10.4.1       Transfer instruction         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Inpulvoutput instruction         10.4.14       DevelopMent Tools         10.4.15       Special instruction         10.4.14       CPU control instruction <td>10.1</td> <td>Unique Instructions</td> <td></td>	10.1	Unique Instructions	
10.1.2       Bit manipulation instruction         10.1.3       String-effect instruction         10.1.4       Base number adjustment instruction         10.1.5       Skip instruction and number of machine cycles required for skipping         10.2       Instruction Set and Operation         10.3       Op Code of Each Instruction         10.4       Instruction and Application         10.4.1       Transfer instructions         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.21       Interment/decrement instruction         10.4.12       Interment/decrement instruction         10.4.13       Boutoutine/stack control instruction         10.4.14       DPutoutine/stack control instruction         10.4.15       Instruction         10.4.16       Instruction         10.4.17       Suboutine/stack con		10.1.1 GETI instruction	
10.1.3       String-effect instruction         10.1.4       Base number adjustment instruction         10.1.5       Skip instruction and number of machine cycles required for skipping         10.2       Instruction Set and Operation         10.3       Op Code of Each Instruction         10.4       Instruction Function and Application         10.4.1       Transfer instructions         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       Special instruction         10.4.17       Input/output instruction         10.4.18       DevelopMent Tools </td <td></td> <td>10.1.2 Bit manipulation instruction</td> <td></td>		10.1.2 Bit manipulation instruction	
10.1.4       Base number adjustment instruction         10.1.5       Skip instruction and number of machine cycles required for skipping         10.2       Instruction Set and Operation         10.3       Op Code of Each Instruction         10.4       Instruction Function and Application         10.4.1       Transfer instructions         10.4.1       Transfer instruction         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.21       Buboutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       CPU control instruction <td></td> <td>10.1.3 String-effect instruction</td> <td></td>		10.1.3 String-effect instruction	
10.1.5       Skip instruction and number of machine cycles required for skipping         10.2       Instruction Set and Operation         10.3       Op Code of Each Instruction         10.4       Instruction Function and Application         10.4.1       Transfer instructions         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.11       Subroulne/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       PUPOT54202 AND 75F4264         NPPENDIX A FUNCTIONS OF µPD754202 AND 75F4264         NPPENDIX D INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)		10.1.4 Base number adjustment instruction	
10.2       Instruction Set and Operation         10.3       Op Code of Each Instruction         10.4       Instruction Function and Application         10.4.1       Transfer instructions         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.21       Interrupt control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       Carry flag manipulation instruction         10.4.17       Interrupt control instruction         10.4.18       Nutroputoput instruction         10.4.19       Instruction         10.4.11       Special instruction         10.4.12		10.1.5 Skip instruction and number of machine cycles required for skipping	
10.3 Op Code of Each Instruction         10.4 Instruction Function and Application         10.4.1 Transfer instruction         10.4.2 Table reference instruction         10.4.3 Bit transfer instruction         10.4.4 Operation instruction         10.4.5 Accumulator manipulation instruction         10.4.6 Increment/decrement instruction         10.4.7 Compare instruction         10.4.8 Carry flag manipulation instruction         10.4.9 Memory bit manipulation instruction         10.4.10 Branch instruction         10.4.11 Subroutine/stack control instruction         10.4.12 Interrupt control instruction         10.4.13 Subroutine/stack control instruction         10.4.14 CPU control instruction         10.4.15 Special instruction         10.4.16 CORDERING MASK ROM         APPENDIX C ORDERING MASK ROM         APPENDIX D INSTRUCTION INDEX         D.1 Instruction Index (by function)         D.2 Instruction Index (alphabetical order)         APPENDIX E HARDWARE INDEX	10.2	Instruction Set and Operation	
10.4       Instruction Function and Application         10.4.1       Transfer instructions         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       Special instruction         10.4.17       Special instruction         10.4.18       Input/output instruction         10.4.19       Special instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.15       Special instruction         10.4.16       INSTRUCTION INDEX         APPENDIX D       INSTRUCTION IND	10.3	Op Code of Each Instruction	
10.4.1       Transfer instructions         10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.11       Subroutine/stack control instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.15       Special instruction         10.4.15       Special instruction         10.4.16       CONDERING MASK ROM         APPENDIX C       ORDERING MASK ROM         APPENDIX D       INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPE	10.4	Instruction Function and Application	
10.4.2       Table reference instruction         10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       Parce instruction         10.4.17       Interrupt control instruction         10.4.18       Input/output instruction         10.4.19       Special instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       Put pD754202 AND 75F4264         APPENDIX B DEVELOPMENT TOOLS       Instruction Index (by function)         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)		10.4.1 Transfer instructions	
10.4.3       Bit transfer instruction         10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       PPUTOINS OF µPD754202 AND 75F4264         APPENDIX A FUNCTIONS OF µPD754202 AND 75F4264         APPENDIX B DEVELOPMENT TOOLS         APPENDIX C ORDERING MASK ROM         APPENDIX D INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPENDIX E HARDWARE INDEX		10.4.2 Table reference instruction	
10.4.4       Operation instruction         10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.15       Special instruction         10.4.15       Special instruction         10.4.15       Special instruction         10.4.16       CPU control instruction         10.4.17       Special instruction         10.4.18       DEVELOPMENT TOOLS         APPENDIX A       FUNCTION SOF μPD754202 AND 75F4264         APPENDIX D       INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)		10.4.3 Bit transfer instruction	
10.4.5       Accumulator manipulation instruction         10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.11       Branch instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       CPU control instruction         10.4.17       Special instruction         10.4.18       DevelopMent Tools         NPPENDIX A FUNCTIONS OF µPD754202 AND 75F4264         NPPENDIX C ORDERING MASK ROM         NPPENDIX C ORDERING MASK ROM         NPPENDIX D INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         NPPENDIX E HARDWARE INDEX		10.4.4 Operation instruction	
10.4.6       Increment/decrement instruction         10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       CPU control instruction         10.4.17       Input/output instruction         10.4.18       Input/output instruction         10.4.19       Special instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.15       Special instruction         10.4.16       Special instruction         APPENDIX A FUNCTIONS OF μPD754202 AND 75F4264         APPENDIX C ORDERING MASK ROM         APPENDIX C ORDERING MASK ROM         D.1       Instruction Index (by function)         D.2       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPENDIX E HARDWARE INDEX         APPENDI		10.4.5 Accumulator manipulation instruction	
10.4.7       Compare instruction         10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       Special instruction         10.4.17       Special instruction         10.4.18       CPU control instruction         10.4.19       Special instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       Special instruction         10.4.17       Special instruction         10.4.18       DEVELOPMENT TOOLS         APPENDIX B       DEVELOPMENT TOOLS         APPENDIX C       ORDERING MASK ROM         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPENDIX E       HARDWARE INDEX		10.4.6 Increment/decrement instruction	
10.4.8       Carry flag manipulation instruction         10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       Special instruction         10.4.17       Special instruction         10.4.18       DEVELOPMENT TOOLS         APPENDIX B       DEVELOPMENT TOOLS         APPENDIX C       ORDERING MASK ROM         APPENDIX D       INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPENDIX E       HARDWARE INDEX		10.4.7 Compare instruction	
10.4.9       Memory bit manipulation instruction         10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       Special instruction         10.4.17       Special instruction         10.4.18       Input/output instruction         10.4.19       Special instruction         10.4.15       Special instruction         10.4.15       Special instruction         10.4.15       Special instruction         10.4.16       CPU control Instruction         10.4.17       Special instruction         10.4.18       DEVELOPMENT TOOLS         APPENDIX C       ORDERING MASK ROM         APPENDIX D       INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPENDIX E       HARDWARE INDEX		10.4.8 Carry flag manipulation instruction	
10.4.10       Branch instruction         10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         APPENDIX A FUNCTIONS OF μPD754202 AND 75F4264         APPENDIX B DEVELOPMENT TOOLS         APPENDIX C ORDERING MASK ROM         APPENDIX D INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPENDIX E HARDWARE INDEX		10.4.9 Memory bit manipulation instruction	
10.4.11       Subroutine/stack control instruction         10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.16       CPU control instruction         10.4.17       Special instruction         10.4.18       DEVELOPMENT TOOLS         APPENDIX B       DEVELOPMENT TOOLS         APPENDIX C       ORDERING MASK ROM         APPENDIX D       INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPENDIX E       HARDWARE INDEX		10.4.10 Branch instruction	
10.4.12       Interrupt control instruction         10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.15       Special instruction         APPENDIX A FUNCTIONS OF μPD754202 AND 75F4264         APPENDIX B DEVELOPMENT TOOLS         APPENDIX C ORDERING MASK ROM         APPENDIX D INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPENDIX E HARDWARE INDEX		10.4.11 Subroutine/stack control instruction	
10.4.13       Input/output instruction         10.4.14       CPU control instruction         10.4.15       Special instruction         10.4.15       Special instruction         APPENDIX A       FUNCTIONS OF μPD754202 AND 75F4264         APPENDIX B       DEVELOPMENT TOOLS         APPENDIX C       ORDERING MASK ROM         APPENDIX D       INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPENDIX E       HARDWARE INDEX		10.4.12 Interrupt control instruction	
10.4.14       CPU control instruction         10.4.15       Special instruction         APPENDIX A       FUNCTIONS OF μPD754202 AND 75F4264         APPENDIX B       DEVELOPMENT TOOLS         APPENDIX C       ORDERING MASK ROM         APPENDIX D       INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPENDIX E       HARDWARE INDEX		10.4.13 Input/output instruction	
10.4.15       Special instruction         APPENDIX A FUNCTIONS OF μPD754202 AND 75F4264         APPENDIX B DEVELOPMENT TOOLS         APPENDIX C ORDERING MASK ROM         APPENDIX D INSTRUCTION INDEX         D.1       Instruction Index (by function)         D.2       Instruction Index (alphabetical order)         APPENDIX E HARDWARE INDEX		10.4.14 CPU control instruction	
APPENDIX A FUNCTIONS OF μPD754202 AND 75F4264         APPENDIX B DEVELOPMENT TOOLS         APPENDIX C ORDERING MASK ROM         APPENDIX D INSTRUCTION INDEX         D.1 Instruction Index (by function)         D.2 Instruction Index (alphabetical order)         APPENDIX E HARDWARE INDEX		10.4.15 Special instruction	
APPENDIX B DEVELOPMENT TOOLS APPENDIX C ORDERING MASK ROM APPENDIX D INSTRUCTION INDEX D.1 Instruction Index (by function) D.2 Instruction Index (alphabetical order) APPENDIX E HARDWARE INDEX	PPEND	DIX A FUNCTIONS OF $\mu$ PD754202 AND 75F4264	
APPENDIX C ORDERING MASK ROM APPENDIX D INSTRUCTION INDEX D.1 Instruction Index (by function) D.2 Instruction Index (alphabetical order) APPENDIX E HARDWARE INDEX		DIX B DEVELOPMENT TOOLS	
APPENDIX D INSTRUCTION INDEX D.1 Instruction Index (by function) D.2 Instruction Index (alphabetical order)	PPEND	DIX C ORDERING MASK ROM	
D.1 Instruction Index (by function) D.2 Instruction Index (alphabetical order)		DIX D INSTRUCTION INDEX	
D.2 Instruction Index (alphabetical order)	D.1	Instruction Index (by function)	
	D.2	Instruction Index (alphabetical order)	
	<b>\PPEN</b> [	DIX E HARDWARE INDEX	

 $\star$ 

 $\star$ 

## LIST OF FIGURES (1/3)

Fig. No.	Title	Page
3-1	Selecting MBE = 0 Mode and MBE = 1 Mode	14
3-2	Data Memory Configuration and Addressing Range for Each Addressing Mode	16
3-3	Updating Address of Static RAM	20
3-4	Example of Using Register Banks	27
3-5	Configuration of General-Purpose Registers (in 4-bit processing)	29
3-6	Configuration of General-Purpose Registers (in 8-bit processing)	30
3-7	І/О Мар	33
4-1	Format of Stack Bank Select Register	42
4-2	Configuration of Program Counter	43
4-3	Program Memory Map	45
4-4	Data Memory Map	48
4-5	Configuration of General-Purpose Register	
4-6	Configuration of Register Pair	50
4-7	Accumulator	51
4-8	Stack Pointer and Stack Bank Selection Register Configuration	52
4-9	Data Saved to Stack Memory (MkI Mode)	53
4-10	Data Restored from Stack Memory (MkI Mode)	53
4-11	Data Saved to Stack Memory (MkII Mode)	54
4-12	Data Restored from Stack Memory (MkII Mode)	54
4-13	Configuration of Program Status Word	55
4-14	Configuration of Bank Select Registe	59
5-1	Data Memory Address of Digital Port	61
5-2	P3n Configuration (n = 0 to 2)	63
5-3	P33 Configuration	63
5-4	P6n Configuration (n = 0, 2, 3)	64
5-5	P61 Configuration	64
5-6	P7n Configuration (n = 0-3)	65
5-7	P80 Configuration	65
5-8	Format of Each Port Mode Register	67
5-9	Format of Pull-up Resistor Specification Register	72
5-10	I/O Timing of Digital I/O Port	73
5-11	ON Timing of Internal Pull-up Resistor Connected via Software	74
5-12	Clock Generator Block Diagram	75
5-13	Processor Clock Control Register Format	78
5-14	Crystal/Ceramic Oscillation External Circuit	79
5-15	Incorrect Example of Connecting Resonator	80
5-16	CPU Clock Switching Example	83
5-17	Block Diagram of Basic Interval Timer/Watchdog Timer	84
5-18	Format of Basic Interval Timer Mode Register	86
5-19	Format of Watchdog Timer Enable Flag (WDTM)	87
5-20	Block Diagram of Timer Counter (Channel 0)	93
5-21	Block Diagram of Timer Counter (Channel 1)	94

## LIST OF FIGURES (2/3)

Fig. No.	Title	Page
5-22	Block Diagram of Timer Counter (Channel 2)	
5-23	Format of Timer Counter Mode Register (Channel 0)	
5-24	Format of Timer Counter Mode Register (Channel 1)	
5-25	Format of Timer Counter Mode Register (Channel 2)	
5-26	Format of Timer Counter Output Enable Flag	
5-27	Format of Timer Counter Control Register	
5-28	Setting of Timer Counter Mode Register	
5-29	Setting of Timer Counter Control Register	
5-30	Setting of Timer Counter Output Enable Flag	
5-31	Configuration When Timer Counter Operates	111
5-32	Count Operation Timing	111
5-33	Setting of Timer Counter Mode Register	114
5-34	Setting of Timer Counter Control Register	
5-35	PWM Pulse Generator Operating Configuration	117
5-36	PWM Pulse Generator Operating Timing	117
5-37	Setting of Timer Counter Mode Registers	
5-38	Setting of Timer Counter Control Register	
5-39	Configuration When Timer Counter Operates	
5-40	Timing of Count Operation	
5-41	Setting of Timer Counter Mode Register	
5-42	Setting of Timer Counter Output Enable Flag	
5-43	Setting of Timer Counter Control Register	
5-44	Configuration in Carrier Generator Mode	
5-45	Carrier Generator Operation Timing	
5-46	Format of Bit Sequential Buffer	147
6-1	Block Diagram of Interrupt Control Circuit	
6-2	Interrupt Vector Table	
6-3	Interrupt Priority Select Register	
6-4	Configuration of INT0	
6-5	I/O Timing of Noise Rejection Circuit	
6-6	Format of INT0 Edge Detection Mode Register (IM0)	
6-7	Interrupt Service Sequence	
6-8	Nesting of Interrupt with High Priority	
6-9	Interrupt Nesting by Changing Interrupt Status Flag	
6-10	KR4-KR7 Block Diagram	
6-11	Format of INT2 Edge Detection Mode Register (IM2)	
7-1	Releasing Standby Mode	
7-2	Wait Time after Releasing STOP Mode	
7-3	STOP Mode Release by Key Return Reset or RESET Input	

## LIST OF FIGURES (3/3)

Fig. No.	Title	Page
8-1	Configuration of Reset Circuit	191
8-2	Reset Operation by RESET Signal	192
8-3	WDF Operation in Generating Each Signal	195
8-4	KRF Operation in Generating Each Signal	196

## LIST OF TABLES

Table. No.	Title	Page
2-1	Pin Functions of Digital I/O Ports	5
2-2	Function List of Non-port Pins	6
2-3	List of Recommended Connection of Unused Pins	11
3-1	Addressing Modes	17
3-2	Register Bank Selected by RBE and RBS	26
3-3	Example of Using Different Register Banks for Normal Routine and Interrupt Routine	26
3-4	Addressing Modes Applicable to Peripheral Hardware Unit Manipulation	31
4-1	Differences between MkI and MkII Modes	41
4-2	Stack Area Selected by SBS	51
4-3	PSW Flags Saved/Restored to/from Stack	55
4-4	Carry Flag Manipulation Instruction	56
4-5	Contents of Interrupt Status Flags	57
4-6	MBE, MBS, and Memory Bank Selected	59
4-7	RBE, RBS, and Register Bank Selected	60
5-1	Types and Features of Digital Ports	62
5-2	I/O Pin Manipulation Instructions	69
5-3	Operation When I/O Port Is Manipulated	71
5-4	Specifying Connection of Pull-up Resistor	72
5-5	Maximum Time Required for CPU Clock Switching	82
5-6	Mode List	92
5-7	Resolution and Longest Set Time (In 8-bit Timer Counter Mode)	109
5-8	Resolution and Longest Set Time (16-bit timer counter mode)	122
6-1	Types of Interrupt Sources	151
6-2	Signals Setting Interrupt Request Flags	154
6-3	IST1 and IST0 and Interrupt Servicing Status	159
6-4	Identifying Interrupt Sharing Vector Address	163
6-5	Types of Test Sources	175
6-6	Test Request Flag Setting Signals	175
6-7	KR4-KR7 Pins, KRREN Pin and Test Function	177
7-1	Operation States in Standby Mode	180
7-2	Selecting Wait Time by BTM	184
8-1	Status of Each Hardware Unit after Reset	193
8-2	Reset Operation by RESET Signal	195
9-1	Selection of Mask Options	197
10-1	Types of Bit Manipulation Addressing Modes and Specification Range	200

[MEMO]

## **CHAPTER 1 GENERAL**

The  $\mu$ PD754202 is a 4-bit single-chip microcontroller in the NEC 75XL series, the successor to the 75X series that boasts a wealth of variations.

The  $\mu$ PD754202 has extended CPU functions compared to the 75X series, enabling high-speed and low voltage (1.8 V) operation.

This model is available in a small plastic shrink SOP (300 mil, 0.65-mm pitch).

The features of the  $\mu$ PD754202 are as follows:

- Low-voltage operation: VDD = 1.8 to 6.0 V
- · Variable instruction execution time useful for high-speed operation and power saving
  - 0.95 μs, 1.91 μs, 3.81 μs, 15.3 μs (at 4.19 MHz)
  - 0.67  $\mu$ s, 1.33  $\mu$ s, 2.67  $\mu$ s, 10.7  $\mu$ s (at 6.0 MHz)
- Four timer channels
- · Key return reset function for key-less entry
- Small package (20-pin plastic shrink SOP (300 mil, 0.65-mm pitch))

## **Application Fields**

• Automotive appliance such as key-less entry

## **1.1 Functional Outline**

	Item	Functions			
Instruction execution time		<ul> <li>0.95, 1.91, 3.81, 15.3 μs (at 4.19 MHz)</li> <li>0.67, 1.33, 2.67, 10.7 μs (at 6.0 MHz)</li> </ul>			
On-chip	Mask ROM	2048 × 8 b	its (0000H-0FFFH)		
memory	RAM	$128 \times 4$ bit	s (000H-07FH)		
System clock	oscillator	Crystal/cer	amic oscillator		
General-purpo	se register	<ul> <li>4-bit operation: 8 × 4 banks</li> <li>8-bit operation: 4 × 4 banks</li> </ul>			
Input/output	CMOS input	4	Pull-up resistor can be incorporated by mask option		
port	CMOS input/output	9	On-chip pull-up resistor can be specified by software		
	Total	13			
Timer		<ul> <li>4 channels</li> <li>8-bit timer counter</li> <li>(can be used as 16-bit timer counter): 3 channels</li> </ul>			
		Basic interval/watchdog timer : 1 channel			
Bit sequential	buffer	16 bits			
Vectored inter	rupt	External: 1, Internal: 4			
Test input		External: 1 (Key return reset function provided)			
Standby function		STOP/HALT mode			
Operating ambient temperature		$T_{A} = -40$ to +85 °C			
Operating supply voltage		V <sub>DD</sub> = 1.8 to 6.0 V			
Package		<ul> <li>20-pin plastic SOP (300 mil, 1.27-mm pitch)</li> <li>20-pin plastic shrink SOP (300 mil, 0.65-mm pitch)</li> </ul>			

## 1.2 Ordering Information

Part Number	Package
μPD754202GS-×××-BA5	20-pin plastic SOP (300 mil, 1.27-mm pitch)
$\mu$ PD754202GS-×××-GJG	20-pin plastic shrink SOP (300 mil, 0.65-mm pitch)

**Remark** ××× indicates a ROM code number.

## 1.3 Block Diagram



## 1.4 Pin Configuration (Top View)

- 20-pin Plastic SOP (300 mil, 1.27 mm-pitch) μPD754202GS-×××-BA5
- 20-pin Plastic Shrink SOP (300 mil, 0.65 mm-pitch) μPD754202GS-×××-GJG



IC: Internally Connected (Directly connect to VDD)

## Pin Name

P30-P33	: Port 3
P60-P63	: Port 6
P70-P73	: Port 7
P80	: Port 8
KR4-KR7	: Key Return 4-7
INT0	: External Vectored Interrupt 0
PTO0-PTO2	: Programmable Timer Ouput 0-2
KRREN	: Key Return Reset Enable
X1, X2	: System Clock (Crystal/Ceramic)
IC	: Internally Connected.
RESET	: Reset
Vss	: Ground
Vdd	: Positive Power Supply

## **CHAPTER 2 PIN FUNCTIONS**

## 2.1 Pin Functions

Pin Name	I/O	Shared with	Function	8-bit I/O	After Reset	I/O Circuit TYPE Note
P30	I/O	PTO0	Programmable 4-bit input/output port	×	Input	E-B
P31		PTO1	(POR13). This port can be specified input/output bit-			
P32		PTO2	wise.			
P33		_	on-cnip pull-up resistor can be specified by software in 4-bit units.			
P60	I/O	_	Programmable 4-bit input/output port (PORT6).	×	Input	(F)-А
P61		INT0	This port can be specified input/output bit- wise. On-chip pull-up resistor can be specified by software in 4-bit units. P61/INT0 can select noise rejection circuit.			
P62		_				
P63		_				
P70	Input	KR4	4-bit input port (PORT7).	×	Input	B-A
P71		KR5	Pull-up resistor can be incorporated (mask option).			
P72		KR6				
P73		KR7				
P80	I/O	-	1-bit input/output port (PORT8). On-chip pull-up resistor can be specified by software.	×	Input	F-A

## Table 2-1 Pin Functions of Digital I/O Ports

Note Circled characters indicate the Schmitt-trigger input.

★

 $\star$ 

	Pin Name	I/O	Shared with	Function	After Reset	I/O Circuit TYPE <sup>Note</sup>
	PTO0	Output	P30	Timer counter output pins	Input	E-B
	PTO1		P31			
	PTO2		P32			
*	INTO	Input	P61	Edge-detected vectored inter- rupt input (edge to be detected is selectable)Noise rejection selectableNoise rejection circuit selectable.	Input	F-A
	KR4-KR7	Input	P70-P73	Falling edge-detected testable input	Input	B-A
*	KRREN	Input	_	Key return reset enable pin When KRREN is at a high level in the STOP mode, a reset signal is generated at the rising edge of KRn.	Input	B
*	X1 X2	Input –	-	Connect crystal/ceramic oscillator for system clock oscillation. Input external clock to X1 and its complement to X2.	-	-
	RESET	Input	_	System reset input pin (low-level active)	-	B-A
	IC	-	_	Internally Connected. Connect directly to VDD	_	
	Vdd	-	-	Positive supply pin	-	-
	Vss	-	-	Ground potential	-	-

## Table 2-2 Function List of Non-port Pins

Note Circled characters indicate the Schmitt trigger input.

#### 2.2 Description of Pin Functions

## 2.2.1 P30-P33 (PORT3) ... I/Os shared with PT00-PT02 P60-P63 (PORT6) ... I/Os shared with INT0 P80 (PORT8) ... I/O

4-bit I/O ports with output latch (ports 3 and 6) and 1-bit I/O port with output latch (port 8). Ports 3 and 6 also have the following functions, in addition to the I/O port function.

- Port 3 : Timer counter output (PTO0-PTO2)
- Port 6 : Vectored interrupt input (INT0)

Selection of I/O modes of ports 3 and 6 is set by the port mode register group A (PMGA), and that of port 8 is set by the port mode register group C (PMGC). Ports 3 and 6 can be set in 1-bit unit.

Furthermore, connection of internal pull-up resistors is specifiable by software for ports 3, 6 and 8. This is specified by manipulation of the pull-up resistor specification registers (POGA and POGB). Ports 3 and 6 are specified in 4bit units. Port 8 is specified in 1-bit unit.

I/O for ports 3 and 6 is possible in 4-bit units or in 1-bit unit. Manipulation in 8-bit units is not possible. Generation of  $\overrightarrow{\mathsf{RESET}}$  signal sets input mode.

#### 2.2.2 P70-P73 (PORT7) ... inputs shared with KR4 to KR7

4-bit input port.

Port 7 also has a key interrupt input (KR4-KR7) function besides the input port function.

Each pin is always set to input irrespective of the operation of shared pins. These pins have Schmitt-triggered input to prevent misoperation due to noise.

Internal pull-up resistors can be specifiable by mask option in 1-bit unit for port 7.

#### 2.2.3 PTO0-PTO2 ... outputs shared with port 3

These are the output pins of timer counters 0 through 2, and output square wave pulses. To output the signal of a timer counter, clear the output latch of the corresponding pin of port 2 to "0". Then, set the bit corresponding to port 3 of the port mode register group A (PMGA) to "1" to set the output mode.

The outputs of TOUT F/F are cleared to "0" by the timer start instruction.

For details, refer to 5.4.2 (3) Timer counter operation (at 8-bit).

#### 2.2.4 INT0 ... input shared with port 6

This pin inputs interrupt signal detected by the edge. INT0 can select a noise rejection circuit. The edge to be detected can be specified by using the edge detection mode register (IM0).

## (1) INT0 (bits 0 and 1 of IM0)

- (a) Active at rising edge
- (b) Active at falling edge
- (c) Active at both rising and falling edges
- (d) External interrupt signal input disabled
- \*

INT4 is an asynchronous input pin and the interrupt is acknowledged whenever a high-level signal is input to this pin for a fixed time, regardless of the operating clock of the CPU. A noise rejection circuit can be specified by software, and the sampling clock that rejects noise can be changed in two steps. The width of the signal that is acknowledged differs depending on the CPU operating clock.

When the RESET signal is asserted, IM0 is cleared to "0", and the rising edge is selected as the active edge. INT0 can be used to release the STOP and HALT modes. However, when the noise rejection circuit is selected, INT0 cannot be used to release the STOP and HALT modes.

INT0 is a Schmitt trigger input pin.

## 2.2.5 KR4-KR7 ... inputs shared with port 7

These are key interrupt input pins. KR4 through KR7 are parallel falling edge-detected interrupt input pins. The interrupt source can be specified to KR4 through KR7 by using the edge detection mode register (IM2). When the  $\overrightarrow{\text{RESET}}$  signal is asserted, these pins serve as port 7 pin and set in input mode.

#### 2.2.6 KRREN

This is a key return reset function selection pin. It is always set to input.

When the KRREN pin is high and it is in STOP mode, a falling input on pins KR4/P70-KR7/P73 generates a system reset. At this time, STOP mode is released.

When the KRREN pin is low, pins KR4/P70-KR7/P73 function as normal input pins or release standby.

#### 2.2.7 X1 and X2

These pins connect a crystal/ceramic oscillator for system clock oscillation. An external clock can also be input to these pins.



#### (b) External clock





## 2.2.8 **RESET**

This pin inputs a low-active reset signal.

The RESET signal is an asynchronous input signal and is asserted when a signal with a specific low-level width is input to this pin regardless of the operating clock. The  $\overline{\text{RESET}}$  signal takes precedence over all the other operations.

This pin can not only be used to initialize and start the CPU, but also to release the STOP and HALT modes. The RESET pin is a Schmitt trigger input pin.

Internal pull-up resistors can be specified by mask option.

## 2.2.9 IC

★

The IC (Internally Connected) pin sets a test mode in which the  $\mu$ PD754202 is tested before shipment. Usually, you should directly connect the IC pin to the V<sub>DD</sub> pin with as short a wiring length as possible.

If a voltage difference is generated between the IC and VDD pins because the wiring length between the IC and VDD pins is too long, or because an external noise is superimposed on the IC pin, your program may not be correctly executed.

• Directly connect the IC pin to the V<sub>DD</sub> pin. Keep short as much as possible.

Vdd

IC

2.2.10 VDD

Positive power supply pin.

## 2.2.11 Vss

GND.

## 2.3 I/O Circuits of Respective Pins

The following diagrams show the I/O circuits of the respective pins of the  $\mu$ PD754202. Note that in these diagrams the I/O circuits have been slightly simplified.



## 2.4 Processing of Unused Pins

Pin	Recommended Connecting Method
P30/PTO0	Input state : Independently connect to Vss or Vbb via a resistor.
P31/PTO1	Output state: Leave open.
P32/PTO2	
P33	
P60	
P61/INT0	
P62	
P63	
P70/KR4	Independently connect to VDD via a resistor.
P71/KR5	
P72/KR6	
P73/KR7	
P80	Input state $:$ Independently connect to Vss or VDD via a resistor.
	Output state: Leave open.
KRREN	When this pin is connected to V <sub>DD</sub> , internal reset signal is gener- ated at the falling edge of the KRn pin in the STOP mode. When this pin is connected to V <sub>SS</sub> , internal reset signal is not generated even if the falling edge of KRn pin is detected in the STOP mode.
IC	Connect directly to VDD.

## Table 2-3 List of Recommended Connection of Unused Pins

[MEMO]

## CHAPTER 3 FEATURES OF ARCHITECTURE AND MEMORY MAP

The 75XL architecture employed for the  $\mu$ PD754202 has the following features:

- Internal RAM: 4K words × 4 bits MAX. (12-bit address)
- Expansibility of peripheral hardware

To realize these superb features, the following techniques have been employed:

- (1) Bank configuration of data memory
- (2) Bank configuration of general-purpose registers
- (3) Memory mapped I/O

This chapter describes these features.

## 3.1 Bank Configuration of Data Memory and Addressing Mode

## 3.1.1 Bank configuration of data memory

The  $\mu$ PD754202 is provided with a static RAM at the addresses 000H through 07FH of memory bank 0 of the data memory space. Peripheral hardware units (such as I/O ports and timers) are allocated to addresses F80H through FFFH of memory bank 15.

The  $\mu$ PD754202 employs a memory bank configuration that directly or indirectly specifies the lower 8 bits of an address by an instruction and the higher 4 bits of the address by a memory bank, to address the data memory space of 12-bit address (4K words × 4 bits).

To specify a memory bank (MB), the following hardware units are provided:

- Memory bank enable flag (MBE)
- Memory bank select register (MBS)

MBS is a register that selects a memory bank. Memory banks 0 and 15 can be set. MBE is a flag that enables or disables the memory bank selected by MBS. When MBE is 0, the specified memory bank (MB) is fixed, regardless of MBS, as shown in Fig. 3-1. When MBE is 1, however, a memory bank is selected according to the setting of MBS.

To address the data memory space, MBE is usually set to 1 and the data memory of the memory bank specified by MBS is manipulated. By selecting a mode of MBE = 0 or a mode of MBE = 1 for each processing of the program, programming can be efficiently carried out.

	Adapted Program Processing	Effect
MBE = 0 mode	Interrupt service	Saving/restoring MBS unnecessary
	<ul> <li>Processing repeating internal hardware manipulation and stack RAM manipulation</li> </ul>	Changing MBS unnecessary
	Subroutine processing	Saving/restoring MBS unnecessary
MBE = 1 mode	Normal program processing	



#### Fig. 3-1 Selecting MBE = 0 Mode and MBE = 1 Mode

Remark Solid line: MBE = 1, dotted line: MBE = 0

Because MBE is automatically saved or restored during subroutine processing, it can be changed even while subroutine processing is being executed. MBE can also be saved or restored automatically during interrupt service, so that MBE during interrupt service can be specified as soon as the interrupt service is started, by setting the interrupt vector table. This feature is useful for high-speed interrupt service.

To change MBS by using subroutine processing or interrupt service, save or restore it to stack by using the PUSH or POP instruction.

MBE is set by using the SET1 or CLR1 instruction. Use the SEL instruction to set MBS.

**Examples 1.** To clear MBE and fix memory bank  $CLR1 \text{ MBE} ; MBE \leftarrow 0$ **2.** To select the memory bank 15

> SET1 MBE ; MBE  $\leftarrow$  1 SEL MB15 ; MBS  $\leftarrow$  15

 $\star$ 

#### 3.1.2 Addressing mode of data memory

The 75XL architecture employed for the  $\mu$ PD754202 provides the seven types of addressing modes as shown in Table 3-1. This means that the data memory space can be efficiently addressed by the bit length of the data to be processed and that programming can be carried out efficiently.

## (1) 1-bit direct addressing (mem.bit)

This mode is used to directly address each bit of the entire data memory space by using the operand of an instruction.

The memory bank (MB) to be specified is fixed to 0 in the mode of MBE = 0 if the address specified by the operand ranges from 00H to 7FH, and to 15 if the address specified by the operand is 80H to FFH. In the mode of MBE = 0, therefore, both the data area of addresses 000H through 07FH and the peripheral hardware area of F80H through FFFH can be addressed.

In the mode of MBE = 1, MB = MBS.

This addressing mode can be used with four instructions: bit set and the two reset (SET1 and CLR1) instructions, and the two bit test instructions (SKT and SKF).

**Example** To set FLAG1, reset FLAG2, and test whether FLAG3 is 0

FLAG1 E	EQU	03FH.1	; Bit 1	of address	3FH
FLAG2 E	EQU	057H.2	; Bit 2	of address	57H
FLAG3 E	EQU	077H.0	; Bit 0	of address	77H

SET1	MBE	; MBE $\leftarrow$	1
SEL	MB0	; MBS $\leftarrow$ 0	0
SET1	FLAG1	; FLAG1 $\leftarrow$	1
CLR1	FLAG2	; FLAG2 $\leftarrow$ (	0
SKF	FLAG3	; FLAG3 = 0	0?

Fia. 3-2	Data Memorv	Configuration and	Addressing Range for	Each Addressing Mode
J -				

	Addressing mode	men mem.	n bit	@I @H+m	HL em. bit	@DE @DL	Stack addressing	fmem. bit	pmem. @L
	Memory bank enable flag	MBE = 0	MBE = 1	MBE = 0	MBE = 1	_	_	_	-
000H 01FH 020H 07FH	General- purpose register area Data area (SRAM)		MBS = 0'		MBS = 0		SBS = 0		
	Memory bank 0								
0FFH									
F80H									
FB0H FBFH FC0H	Peripheral hardware area - (memory bank 15) -	-	MBS = 15		MBS = 15				
FF0H FFFH									

Remark -: don't care

Addressing Mode	Representation	Specified Address
1-bit direct addressing	mem.bit	Bit specified bit at address specified by MB and mem
		• When MBE = 0
		When mem = $00H-7FH$ : MB = $0$
		When mem = 80H-FFH : MB = 15
		• When MBE = 1 : MB = MBS
4-bit direct addressing	mem	Address specified by MB and mem.
		• When MBE = 0
		When mem = $00H-7FH$ : MB = $0$
		When mem = 80H-FFH : MB = 15
		• When MBE = 1 : MB = MBS
8-bit direct addressing		Address specified by MB and mem (mem is even address)
		• When MBE = 0
		When mem = $00H-7FH$ : MB = $0$
		When mem = 80H-FFH : MB = 15
		• When MBE = 1 : MB = MBS
4-bit register indirect	@HL	Address specified by MB and HL.
addressing		Where, $MB = MBE \cdot MBS$
	@HL+	Address specified by MB and HL. However, MB = MBE · MBS.
	@HL-	HL+ automatically increments L register after addressing.
		HL- automatically decrements L register after addressing.
	@DE	Address specified by DE in memory bank 0
	@DL	Address specified by DL in memory bank 0
8-bit register indirect	@HL	Address specified by MB and HL (contents of L register are even
addressing		number)
		Where, $MB = MBE \cdot MBS$
Bit manipulation	fmem.bit	Bit specified by bit at address specified by fmem
addressing		fmem = FB0H-FBFH (interrupt-related hardware)
		FF0H-FFFH (I/O port)
	pmem.@L	Bit specified by lower 2 bits of L register at address specified by
		higher 10 bits of pmem and lower 2 bits of L register.
		Where, pmem = FC0H-FFFH
	@H+mem.bit	Bit specified by bit at address specified by MB, H, and lower 4 bits
		of mem.
		Where, $MB = MBE \cdot MBS$
Stack addressing		Address specified by SP in memory bank 0

## Table 3-1 Addressing Modes

#### (2) 4-bit direct addressing (mem)

This addressing mode is used to directly address the entire memory space in 4-bit units by using the operand of an instruction.

Like the 1-bit direct addressing mode, the area that can be addressed is fixed to the data area of addresses 000H through 07FH and the peripheral hardware area of F80H through FFFH in the mode of MBE = 0. In the mode of MBE = 1, MB = MBS.

This addressing mode is applicable to the MOV, XCH, INCS, IN, and OUT instructions.

#### (3) 8-bit direct addressing (mem)

This addressing mode is used to directly address the entire data memory space in 8-bit units by using the operand of an instruction.

The address that can be specified by the operand is an even address. The 4-bit data of the address specified by the operand and the 4-bit data of the the address higher than the specified address are used in pairs and processed in 8-bit units by the 8-bit accumulator (XA register pair).

The memory bank that is addressed is the same as that addressed in the 4-bit direct addressing mode. This addressing mode is applicable to the MOV, XCH, IN, and OUT instructions.

#### (4) 4-bit register indirect addressing (@rpa)

This addressing mode is used to indirectly address the data memory space in 4-bit units by using a data pointer (a pair of general-purpose registers) specified by the operand of an instruction.

As the data pointer, three register pairs can be specified: HL that can address the entire data memory space by using MBE and MBS, and DE and DL that always address memory bank 0, regardless of the specification by MBE and MBS. The user selects a register pair depending on the data memory bank to be used in order to carry out programming efficiently.

When the HL register pair is specified, auto-increment/auto-decrement mode is used, which increments or decrements the L register by one at the same time the instruction is executed, resulting in reducing the number of program steps.

Example To transfer data 50H through 57H to addresses 60H through 67H

DATA1	EQU	57H		
DATA2	EQU	67H		
	SET1	MBE		
	SEL	MB0		
	MOV	D, #DATA1 SHR4		
	MOV	HL, #DATA2 AND 0FFH	;	$\text{HL} \leftarrow \text{17H}$
LOOP :	MOV	A, @DL	;	$A \gets (DL)$
	XCH	A, @HL	;	$A \gets (HL)$
	DECS	L	;	$L \gets L - 1$
	BR	LOOP		

The addressing mode that uses register pair HL as the data pointer is widely used to transfer, operate, compare, and input/output data. The addressing mode using register pair DE or DL is used with the MOV and XCH instructions.

By using this addressing mode in combination with the increment/decrement instruction of a general-purpose register or a register pair, the addresses of the data memory can be updated as shown in Fig. 3-3.
- Examples 1. To compare data 50H through 57H with data 60H through 67H DATA1 EQU 57H DATA2 EQU 67H SET1 MBE SEL MB0 MOV D, #DATA1 SHR 4 MOV HL, #DATA2 AND 0FFH LOOP : MOV A, @DL SKE A, @HL ; A = (HL)? BR NO ; NO ; YES,  $L \leftarrow L - 1$ DECS L BR LOOP 2. To clear data memory of 004H through 07FH CLR1 RBE CLR1 MBE MOV XA, #00H MOV HL, #04H LOOP : MOV @HL, A ; (HL)  $\leftarrow$  A INCS L ;  $L \leftarrow L+1$ BR LOOP
  - INCS H ;  $H \leftarrow H+1$ NOP SKE H, #08H BR LOOP



Fig. 3-3 Updating Address of Static RAM

## (5) 8-bit register indirect addressing (@HL)

\*

★

This addressing mode is used to indirectly address the entire data memory space in 8-bit units by using a data pointer (HL register pair).

In this addressing mode, data is processed in 8-bit units, that is, the 4-bit data at an address specified by the data pointer with bit 0 (bit 0 of the L register) cleared to 0 and the 4-bit data at the address higher are used in pairs and processed with the data of the 8-bit accumulator (XA register).

The memory bank is specified in the same manner as when the HL register is specified in the 4-bit register indirect addressing mode, by using MBE and MBS. This addressing mode is applicable to the MOV, XCH, and SKE instructions.

# **Examples 1.** To compare whether the count register (T0) value of timer counter 0 is equal to the data at addresses 30H and 31H

DATA	EQU	30H
	CLR1	MBE
	MOV	HL, #DATA
	MOV	XA, T0 ; XA $\leftarrow$ count register 0
	SKE	XA, @HL ; XA = (HL)?

2. To clear data memory at 004H through 07FH

	CLR1	RBE
	CLR1	MBE
	MOV	XA, #00H
	MOV	HL, #04H
LOOP :	MOV	$@HL, XA ; (HL) \leftarrow XA$
	INCS	L
	INCS	L
	BR	LOOP
	INCS	Н
	NOP	
	SKE	H, #08H
	BR	LOOP

#### (6) Bit manipulation addressing

This addressing mode is used to manipulate the entire memory space in bit units (such as Boolean processing and bit transfer).

While the 1-bit direct addressing mode can be only used with the instructions that set, reset, or test a bit, this addressing mode can be used in various ways such as Boolean processing by the AND1, OR1, and XOR1 instructions, and test and reset by the SKTCLR instruction.

Bit manipulation addressing can be implemented in the following three ways, which can be selected depending on the data memory address to be used.

#### (a) Specific address bit direct addressing (fmem.bit)

This addressing mode is to manipulate the hardware units that use bit manipulation especially often, such as I/O ports and interrupt-related flags, regardless of the setting of the memory bank. Therefore, the data memory addresses to which this addressing mode is applicable are FF0H through FFFH, to which the I/O ports are mapped, and FB0H through FBFH, to which the interrupt-related hardware units are mapped. The hardware units in these two data memory areas can be manipulated in bit units at any time in the direct addressing mode, regardless of the setting of MBS and MBE.

Examples 1. To test timer 0 interrupt request flag (IRQT0) and, if it is set, clear the flag and reset P63

SKTCLR	IRQT0	; IRQT0 = 1?
BR	NO	; NO
CLR1	PORT6.3	; YES

000

2. To reset P63 if both P30 and P71 pins are 1

	P30 P63								
		171							
(i)		SET1	C١	(	;	$CY \leftarrow 1$			
		AND1	C١	, PORT3.0	;	CY ^ P30			
		AND1	C١	, PORT7.1	;	CY ^ P71			
		SKT	C١	(	;	CY = 1?			
		BR	SE	TP					
		CLR1	PC	DRT6.3	;	$P63 \leftarrow 0$			
		÷							
	SETP :	SET1	PC	DRT6.3	;	$P63 \gets 1$			
		:							
(ii)		SKT		PORT3.0		; P30 = 1?			
		BR		SETP					
		SKT		PORT7.1		; P71 = 1?			
		BR		SETP					
		CLR	1	PORT6.3		; $P63 \leftarrow 0$			
		÷							
	SETP:	SET	1	PORT6.3		; P63 ← 1			

## (b) Specific address bit register indirect addressing (pmem, @L)

This addressing mode is to indirectly specify and successively manipulate the bits of the peripheral hardware units such as I/O ports. The data memory addresses to which this addressing mode can be applied are FC0H through FFFH.

This addressing mode specifies the higher 10 bits of a 12-bit data memory address directly by using an operand, and the lower 2 bits by using the L register.

This addressing mode can also be used independently of the setting of MBE and MBS.

**Example** To output pulses to the respective bits of port 6



### (c) Special 1-bit direct addressing (@H+mem.bit)

This addressing mode enables bit manipulation in the entire memory space. The higher 4 bits of the data memory address of the memory bank specified by MBE and MBS are indirectly specified by the H register, and the lower 4 bits and the bit address are directly specified by the operand. This addressing mode can be used to manipulate the respective bits of the entire data memory area in various ways.

**Example** To reset bit 2 (FLAG3) at address 32H if both bits 3 (FLAG1) at address 30H and bit 0 (FLAG2) at address 31H are 0 or 1



FLAG1	EQU	30H.3		
FLAG2	EQU	31H.0		
FLAG3	EQU	32H.2		
	SEL	MB0		
	MOV	H, #FLAG1 SHR	6	
	CLR1	CY	;	$CY \gets 0$
	OR1	CY, @H+FLAG1	;	$CY \gets CY ~\lor~ FLAG1$
	XOR1	CY, @H+FLAG2	;	$CY \gets CY ~ \forall ~ FLAG2$
	SET1	@H+FLAG3	;	$FLAG3 \gets 1$
	SKT	CY	;	CY = 1?
	CLR1	@H+FLAG3	;	$FLAG3 \gets 0$

## (7) Stack addressing

This addressing mode is used to save or restore data when interrupt service or subroutine processing is executed.

The address of data memory bank 0 pointed to by the stack pointer (8 bits) is specified in this addressing mode. In addition to being used during interrupt service or subroutine processing, this addressing is also used to save or restore register contents by using the PUSH or POP instruction.

Examples 1. To save or restore register contents during subroutine processing

SUB : PUSH XA PUSH HL PUSH BS ; Saves MBS and RBE : POP BS POP HL POP XA RET

2. To transfer contents of register pair HL to register pair DE

PUSH HL POP DE ; DE  $\leftarrow$  HL

3. To branch to address specified by registers [XABC]

PUSH BC PUSH XA RET ; To branch address XABC

### 3.2 Bank Configuration of General-Purpose Registers

The  $\mu$ PD754202 is provided with four register banks with each bank consisting of eight general-purpose registers: X, A, B, C, D, E, H, and L. The general-purpose register area consisting of these registers is mapped to the addresses 00H through 1FH of memory bank 0 (refer to **Fig. 3-5 Configuration of General-Purpose Registers (in 4-bit processing)**). To specify a general-purpose register bank, a register bank enable flag (RBE) and a register bank select register (RBS) are provided. RBS selects a register bank, and RBE determines whether the register bank selected by RBS is valid or not. The register bank (RB) that is enabled when an instruction is executed is as follows:

 $RB = RBE \cdot RBS$ 

		R					
RBE	3	2	1	0	Register Bank		
0	0	0	×	×	Fixed to bank 0		
1	0	0	0	0	Bank 0 selected		
			0	1	Bank 1 selected		
			1	0	Bank 2 selected		
			1	1	Bank 3 selected		
Eixed to 0							

Table 3-2 Register Bank Selected by RBE and RBS

**Remark** × = don't care

RBE is automatically saved or restored during subroutine processing and therefore can be set while subroutine processing is under execution. When interrupt service is executed, RBE is automatically saved or restored, and RBE can be set during interrupt service depending on the setting of the interrupt vector table as soon as the interrupt service is started. Consequently, if different register banks are used for normal processing and interrupt service as shown in Table 3-3, it is not necessary to save or restore general-purpose registers when an interrupt is serviced, and only RBS needs to be saved or restored if two interrupts are nested. This means that the interrupt service speed can be increased.

Table 3-3	Example of Usi	ng Different Registe	r Banks for Normal	Routine and Interrupt Routine
-----------	----------------	----------------------	--------------------	-------------------------------

Normal processing	Uses register banks 2 or 3 with RBE = 1
Single interrupt service	Uses register bank 0 with RBE = 0
Nesting of two interrupts	Uses register bank 1 with RBE = 1 (at this time, RBS must be saved or restored)
Nesting of three or more interrupts	Registers must be saved or restored by PUSH or POP instructions



Fig. 3-4 Example of Using Register Banks

If RBS is to be changed in the course of subroutine processing or interrupt service, it must be saved or restored by using the PUSH or POP instruction.

RBE is set by using the SET1 or CLR1 instruction. RBS is set by using the SEL instruction.

Example	SET1	RBE	; RBE $\leftarrow$ 1
	CLR1	RBE	; RBE $\leftarrow 0$
	SEL	RB0	; $RBS \leftarrow 0$
	SEL	RB3	; RBS $\leftarrow$ 3

The general-purpose register area provided to the  $\mu$ PD754202 can be used not only as 4-bit registers but also as 8-bit register pairs. This feature allows the  $\mu$ PD754202 to provide transfer, operation, comparison, and increment/ decrement instructions comparable to those of 8-bit microcontrollers and allows you to program using mainly only general-purpose registers.

#### (1) To use as 4-bit registers

When the general-purpose register area is used as a 4-bit register area, a total of eight general-purpose registers, X, A, B, C, D, E, H, and L, specified by RBE and RBS can be used as shown in Fig. 3-5. Of these registers, A plays a central role in transferring, operating, and comparing 4-bit data as a 4-bit accumulator. The other registers can transfer, compare, and increment or decrement data with the accumulator.

## (2) To use as 8-bit registers

When the general-purpose register area is used as an 8-bit register area, a total of eight 8-bit register pairs can be used as shown in Fig. 3-6: register pairs XA, BC, DE, and HL of a register bank specified by RBE and RBS, and register pairs XA', BC', DE', and HL' of the register bank whose bit 0 is complemented in respect to the register bank (RB). Of these register pairs, XA serves as an 8-bit accumulator, playing the central role in transferring, operating, and comparing 8-bit data. The other register pairs can transfer, compare, and increment or decrement data with the accumulator. The HL register pair is mainly used as a data pointer. The DE and DL register pairs are also used as auxiliary data pointers.

Examples 1.	INCS	HL	;	Skips if HL $\leftarrow$ HL + 1, HL=00H
	ADDS	XA, BC	;	Skips if XA $\leftarrow$ XA + BC and carry occurs
	SUBC	DE', XA	;	$DE' \leftarrow DE' - XA - CY$
	MOV	XA, XA'	;	$XA \leftarrow XA'$
	MOVT	XA, @PCDE	;	$XA \leftarrow (PC_{108} + DE) \text{ ROM, table reference}$
	SKE	XA, BC	;	Skips if XA = BC

2. To test whether the value of the count register (T0) of timer counter is greater than the value of register pair BC' and, if not, wait until it becomes greater

	CLR1	MBE		
NO :	MOV	XA, T0	;	Reads count register
	SUBS	XA, BC'	;	$XA \ge BC'?$
	BR	YES	;	YES
	BR	NO	;	NO

x	01H	А	00H	
н	03H	L	02H	Register bank 0
D	05H	E	04H	
В	07H	С	06H	<b>.</b>
х	09H	А	08H	A
н	0BH	L	0AH	Register bank 1
D	0DH	E	0СН	(RBE.KB2 = 1)
В	0FH	С	0EH	
x	11H	А	10H	
н	13H	L	12H	Register bank 2
D	15H	E	14H	(RBE·RBS = 2)
В	17H	С	16H	
x	19H	А	18H	
н	1BH	L	1AH	Register bank 3
D	1DH	E	1CH	(KRF.KR2 = 3)
В	1FH	С	1EH	

## Fig. 3-5 Configuration of General-Purpose Registers (in 4-bit processing)

## Fig. 3-6 Configuration of General-Purpose Registers (in 8-bit processing)

When RBE<sup>·</sup>RBS = 3

When RBE·RBS = 1

ХА	00H	4	XA'	00H
HL	02H		HL'	02H
DE	04H		DE'	04H
BC	06H	When	BC'	06H
XA'	08H	RBE·RBS = 0	ХА	08H
HL'	0AH		HL	0AH
DE'	0CH		DE	0CH
BC'	0EH	•	BC	0EH
ХА	10H	A Contraction of the second se	XA'	10H
HL	12H		HL'	12H
DE	14H		DE'	14H
BC	16H	When	BC'	16H
XA'	18H	RBE·RBS = 2	ХА	18H
HL'	1AH		HL	1AH
DE'	1CH		DE	1CH
BC'	1EH		ВС	1EH

## 3.3 Memory-Mapped I/O

The μPD754202 employs memory-mapped I/O that maps peripheral hardware units such as I/O ports and timers to addresses F80H through FFFH on the data memory space, as shown in Fig. 3-2. Therefore, no special instructions to control the peripheral hardware units are provided, and all the hardware units are controlled by using memory manipulation instructions. (Some mnemonics that make the program easy to read are provided for hardware control.) To manipulate peripheral hardware units, the addressing modes shown in Table 3-4 can be used.

	Applicable Addressing Mode	Hardware Units
Bit manipulation	Specified in direct addressing mode mem.bit with MBE = 0 or (MBE = 1, MBS = 15)	All hardware units that can be manipulated in 1-bit units
	Specified in direct addressing mode fmem.bit regardless of setting of MBE and MBS	IST1, IST0, MBE, RBE IE×××, IRQ×××, PORTn.×
	Specified in indirect addressing mode pmem.@L regardless of setting of MBE and MBS	BSBn.× PORTn.×
4-bit manipulation	Specifies in direct addressing mode mem with MBE=0 or (MBE = 1, MBS = 15)	All hardware units that can be manipulated in 4-bit units
	Specified in register indirect addressing @HL with (MBE = 1, MBS = 15)	
8-bit manipulation	Specified in direct addressing mem with MBE = 0 or (MBE = 1, MBS = 15), where mem is even number.	All hardware units that can be manipulated in 8-bit units
	Specified in register indirect addressing @HL with MBE = 1, MBS = 15, where contents of L register are even number	

Table 3-4	Addressing	n Modes A	Applicable f	to Peripheral	I Hardware	Unit Mani	pulation
						•••••••••••••••••••••••••••••••••••••••	

Example	CLR1	MBE	;	MBE = 0
	SET1	TM0. 3	;	Starts timer 0
	EI	IE0	;	Enables INT0
	DI	IET1	;	Disables INTT1
	SKTCLR	IRQ2	;	Tests and clears INT2 request flag
	SET1	PORT3, @L	;	Sets port 3
	IN	A, PORT6	;	$A \leftarrow port 6$

Fig. 3-7 shows the I/O map of the  $\mu$ PD754202.

The meanings of the symbols shown in this figure are as follows:

- Symbol ...... Name indicating the address of an internal hardware unit
  - It can be written in operands of instructions
- R/W ..... Indicates whether a hardware unit in question can be read or written
  - R/W : Read/write
  - R : Read only
  - W : Write only
- Number of bits that can be manipulated ....... Indicates the bit units in which a hardware unit in question can be manipulated
  - O: Can be manipulated in specified units (1, 4, or 8 bits)
  - $\bigtriangleup$  : Only some bits can be manipulated. For the bits that can be manipulated, refer to Remark.
  - : Cannot be manipulated in specified units (1, 4, or 8 bits).
- Bit manipulation addressing ...... Indicates a bit manipulation addressing mode that can be used to

manipulate a hardware unit in question in 1-bit units

Address	ŀ	Hardware na	ame (symbo	1)	R/W	Numt can b	per of bi e manip	ts that ulated	Bit manipulation	Remarks
	b3	b2	b1	b0		1-bit	4-bit	8-bit	addressing	
F80H	Stack poin	ter (SP)			R/W	-	-	0	-	Bit 0 is fixed to 0.
F82H	Register b	ank selectio	n register (I	RBS)		-	0	0	-	Note 1
F83H	Memory ba	ank selectio	r (BS) n register (N	/BS)	к	-	0			
F84H	Stack banl	k selection r	S)	R/W	-	0	-	_		
F85H	Basic inter	val timer m	(BTM)	w	Δ	0	-	mem.bit	Bit manipulation can be performed only on bit 3.	
F86H	Basic inter	val timer (B	T)		R	-	-	0	-	
F88H	Modulo reg	gister for se	tting timer c	ounter 2	R/W	-	-	0	-	
	Tilgri-lever		50211)							
F8AH	Unmounte	d								
F8BH	WDTM <sup>Note 2</sup>	-	-	w	0	-	-	mem.bit		
F8CH to F8FH	Unmounte	d								

## Fig. 3-7 I/O Map (1/8)

- **Notes 1.** The manipulation is possible separately with RBS and MBS in the 4-bit manipulation. The manipulation is possible with BS in the 8-bit manipulation. Write data into MBS and RBS with the SEL MBn (n = 0 or 15) and SEL RBn (n = 0-3) instructions.
  - 2. WDTM: Watchdog Timer Enable flag (W); Cannot be cleared, once set, by an instruction.

Address	ŀ	Hardware na	ame (symbo	l)	R/W	Numb can be	er of bi e manip	ts that ulated	Bit manipulation	Remarks
	b3	b2	b1	b0		1-bit	4-bit	8-bit	addressing	
F90H	Timer cou	nter 2 mode	e register (TN	М2)	R/W	(₩)	-	0	-	Bit manipulation can be performed only on bit 3
						-	-		-	
F92H	TOE2	REMC	NRZB	NRZ	R/W	0	0	0	-	Bit 3 can be written only
	0	nter 2 contro	– – –	(C2) -		-	-			Only 0 can be written on bit 3
F94H	Timer cou	nter 2 count	register (T2	?)	R	-	-	0	-	
F96H	Timer cou	nter 2 modu	llo register (	TMOD2)	R/W	-	-	0	-	
F98H	Unmounte	d								
F9FH										

# Fig. 3-7 I/O Map (2/8)

Address	н	lardware na	ame (symbo	I)	R/W	Numb can be	er of bi e manip	ts that ulated	Bit manipulation	Remarks
	b3	b2	b1	b0		1-bit	4-bit	8-bit	addressing	
FA0H	Timer coun	ter 0 mode	register (TN	10)	R/W	(W)	-	0	mem.bit	Bit manipulation can be performed only on bit 3
						-	-		-	
FA2H	TOE0 <sup>Note 1</sup>	-	-	-	w	0	-	-	mem.bit	
FA3H	Unmounted	t								
FA4H	Timer cour	iter 0 coun	t register (T	0)	R	-	-	0	-	
FA6H	Timer cour	iter 0 modu	TMOD0)	R/W	-	-	0	-		
FA8H	Timer cour	iter 1 mode	register (TN	v11)	R/W	△(W)	1	0	mem.bit	Bit manipulation can be performed only on bit 3
						-	-		-	
FAAH	TOE1 <sup>Note 2</sup>	-	-	-	w	0	-	-	mem.bit	
FABH	Unmounted	t								
FACH	Timer cour	iter 1 count	register (T1	)	R	-	-	0	-	
FAEH	Timer cour	iter 1 modu	lo register (	TMOD1)	R/W	-	-	0	-	
	1									

## Fig. 3-7 I/O Map (3/8)

Notes 1. TOE0: Timer counter output enable flag (channel 0) (W)

2. TOE1: Timer counter output enable flag (channel 1) (W)

Address	ŀ	Hardware na	ıme (symbo	<b>I)</b>	R/W	Numb can be	er of bit e manip	s that ulated	Bit manipulation	Remarks
	b3	b2	b1	b0		1-bit	4-bit	8-bit	addressing	
FB0H	IST1	IST0	MBE	RBE	R/W	(R/W)	(R/W)	(R)	fmem.bit	R only possible as 8-bit manipulation.
	Program s	tatus word (	PSW)							
	CYNote 1	SK2 <sup>Note 1</sup>	SK1 <sup>Note 1</sup>	SK0 <sup>Note 1</sup>			-			
FB2H	Interrupt p	riority select	ion register	(IPS)	R/W	-	0	-		Note 3
FB3H	Processor	clock contro	ol register (F	PCC)	R/W	-	0	-		Note 4
FB4H	INT0 edge	detection m	node registe	er (IMO)	R/W	-	0	-	-	
FB5H	Unmounted									
FB6H	INT2 edge	detection m	node registe	er (IM2) <sup>Note 5</sup>	R/W	-	0	-	-	
FB7H	Unmounte	d								
FB8H	INTA regis	ter (INTA)	IEBT	IRQBT	R/W	0	0	-	fmem.bit	Bit manipulation can be performed by reserved word only.
FB9H	Unmounte	d								
to										
FBBH										
FBCH	INTE regis	ter (INTE) IRQT1	IET0	IRQT0	R/W	0	0	-	fmem.bit	Bit manipulation can be performed by
FBDH	INTF regis	ter (INTF) IRQT2			R/W	0	0	_		
FBEH	INTG regis	ster (INTG)	IE0	IRQ0	R/W	0	0	-		
FBFH	INTH regis	ster (INTH) –	IE2	IRQ2	R/W	0	0	-		

## Fig. 3-7 I/O Map (4/8)

**Remarks 1.** IExxx is an interrupt enable flag.

- 2. IRQ××× is an interrupt request flag.
- **Notes 1.** These are not registered as reserved words.
  - 2. Use CY manipulation instruction to write to CY.
  - 3. IME (bit 3) can only be manipulated by an EI/DI instruction.
  - 4. PCC3 (bit 3) and PCC2 (bit 2) can be manipulated by a STOP/HALT instruction.
  - 5. This register specifies the falling edge of KRn pin as the set signal of interrupt request flag (IRQ2). This register is initialized to 00H after reset. Therefore, write 01H to set the falling edge of KRn pin to IRQ2.

Address	Hardware name (symbol)		R/W	Numb can be	per of bit e manip	ts that ulated	Bit manipulation	Remarks		
	b3	b2	b1	b0		1-bit	4-bit	8-bit	addressing	
FC0H	Bit sequen	ntial buffer 0		R/W	0	0	0	mem.bit		
FC1H	Bit sequen	ntial buffer 1	(BSB1)		R/W	0	0		pmem.@L	
FC2H	Bit sequen	R/W	0	0	0					
FC3H	Bit sequen	tial buffer 3	(BSB3)		R/W	0	0			
FC4H	Unmounte	d								
FC5H	]									
FC6H	Reset dete KRF	ction flag re WDF	∍gister (RDF _	·) 	R/W	Δ	0	-	mem.bit	Manipulation can be performed only on bits 2 and 3.
FC7H to FCFH	Unmounte	d								

# Fig. 3-7 I/O Map (5/8)

# Fig. 3-7 I/O Map (6/8)

	Address	Hardware name (symbol)				R/W	Number of bits that can be manipulated			Bit manipulation	Remarks
		b3	b2	b1	b0		1-bit	4-bit	8-bit	addressing	
	FD0H to FDBH	Unmountee	d								
*	FDCH	PO3 <sup>Note</sup>	-		_	R/W	-	-	0	_	A write to an unmounted area is invalid, and
		Pull-up resist –	or specificatio PO6 <sup>Note</sup>	n register grou –	ip A (POGA) —						a read value is undefined.
*	FDEH	_	-		PO8Note	R/W	-	-	0	-	
		Pull-up resist –	or specificatio –	n register grou —	ip B (POGB) —						

Note These are not registered as reserved words.

Fig. 3-7	I/O Map	(7/8)
----------	---------	-------

Address	F	Hardware name (symbol)				R/W Can be	er of bit e manip	ts that ulated	Bit manipulation	Remarks
	b3	b2	b1	b0		1-bit	4-bit	8-bit	addressing	
FE0H to FE7H	Unmounte	d								
FE8E	PM33	PM32	PM31	PM30	R/W	0	-	0	-	
	Port mode	register gro	up A (PMG	A)						
	PM63Note	PM62Note	PM61Note	PM60Note						
FEAH to FEDH	Unmounte	d			-	-		-		
FEEH	–	-	-	PM8 <sup>Note</sup>	R/W	-	-	0	-	A write to an unmounted area is invalid, and
	For mode	register gro	<b>(</b> )							
	-	-	-	-						

**Note** These are not registered as reserved words. However, bit manipulation is possible by specifying as follows: 0FE9.0-0FE9.3

## Fig. 3-7 I/O Map (8/8)

Address	Hardware name (symbol)					Number of bits that can be manipulated			Bit manipulation	Remarks	
	b3	b2	b1	b0		1-bit	4-bit	8-bit	addressing		
FF0H to FF2H	Unmounted										
FF3H	Port 3 (PORT3)				R/W	0	0	-	fmem.bit pmem.@L		
FF4H	Unmounted										
FF5H											
FF6H	Port 6 (PORT6)				R/W	0	0	-	fmem.bit		
FF7H <sup>Note 1</sup>	Port 7 (PORT7) KR7 KR6 KR5 KR4			R	0	0	-	pinein.@L			
FF8H	Port 8 (PO -	RT8) —	-	P80 <sup>Note 2</sup>	R/W	Δ	0	Ι		A write to an unmounted area is invalid, and a read value is undefined	
FF9H to FFFH	Unmounted										

Notes 1. KR4-KR7 can only be read bit-wise. At 4-bit parallel input, PORT7 is used for specification.

2. These are not registered as reserved words.

## **CHAPTER 4 INTERNAL CPU FUNCTION**

## 4.1 Function to Select Mkl and Mkll Modes

## 4.1.1 Difference between MkI and MkII modes

The CPU of the  $\mu$ PD754202 has two modes to be selected: MkI and MkII modes. These modes can be selected by using the bit 3 of the stack bank select register (SBS).

- MkI mode : In this mode, the μPD754144 is upward-compatible with the 75X series. This mode can be used with the CPU in the 75XL series having a ROM capacity of up to 16K bytes.
- MkII mode : In this mode, the  $\mu$ PD754144 is not compatible with the 75X series.

This mode can be used with all the CPUs in the 75XL series, including the models having a ROM capacity of 16K bytes or higher.

		MkI Mode	MkII Mode
Number subroutir	of stack bytes of ne instruction	2 bytes	3 bytes
BRA CALLA	!addr1 instruction !addr1 instruction	Not provided	Provided
CALL	laddr instruction	3 machine cycles	4 machine cycles
CALLF	!faddr instruction	2 machine cycles	3 machine cycles

#### Table 4-1 Differences between MkI and MkII Modes

 $\star$ 

Caution The Mk II mode supports a program area which exceeds 16K bytes in the 75X and 75XL series. This mode enhances the software compatibility with products which have more than 16K bytes. When the Mk II mode is selected, the number of stack bytes (usable area) used in execution of a subroutine call instruction increases by 1 per stack compared to the Mk I mode. Furthermore, when a CALL laddr, or CALLF lfaddr instruction is used, each instruction takes another machine cycle. Therefore, when more importance is attached to RAM utilization or throughput than software compatibility, use the Mk I mode.

## 4.1.2 Setting stack bank select register (SBS)

The MkI mode or MkII mode is selected by using the stack bank select register (SBS). Fig. 4-1 shows the format of this register.

The stack bank select register is set by using a 4-bit memory manipulation instruction. To use the MkI mode, be sure to initialize the stack bank select register to 1000B at the beginning of the program. To use the MkII mode, initialize the register to 0000B.



Fig. 4-1 Format of Stack Bank Select Register

Caution The SBS.3 bit is set to "1" after the RESET signal has been asserted. Therefore, the CPU operates in the MkI mode. To use the instructions in the MkII mode, clear SBS.3 to "0" to set the MkII mode.

## 4.2 Program Counter (PC) --- 11 bits

This is a binary counter that holds an address of the program memory.

#### Fig. 4-2 Configuration of Program Counter

The value of the program counter (PC) is usually automatically incremented by the number of bytes of an instruction each time that instruction has been executed.

When a branch instruction (BR, BRA, or BRCB) is executed, immediate data indicating the branch destination address or the contents of a register pair are loaded to all or some bits of the PC.

When a subroutine call instruction (CALL, CALLA, or CALLF) is executed or when a vectored interrupt occurs, the contents of the PC (a return address already incremented to fetch the next instruction) are saved to the stack memory (data memory specified by the stack pointer). Then, the jump destination address is loaded to the PC.

When the return instruction (RET, RETS, or RETI) instruction is executed, the contents of the stack memory are set to the PC.

When the RESET signal is asserted, the contents of the program counter (PC) are initialized to the contents of address 0000H and 0001H of the program memory, and the program can be started from any address according to the contents.

PC10-8 ← (0000H)2-0, PC7-0 ← (0001H)7-0

## 4.3 Program Memory (ROM) - 2048 $\times$ 8 bits

The program memory stores a program, interrupt vector table, the reference table of the GETI instruction, and table data.

The program memory is addressed by the program counter. The table data can be referenced by using a table reference instruction (MOVT).

Fig. 4-3 shows address ranges in which execution can be branched by a branch or subroutine call instruction. A relative branch instruction (BR dr1 instruction) can branch execution to an address of [contents of PC -15 to - 1 or +2 to +16], regardless of the block boundary.

The address range of the program memory of each model is 0000H-07FFH, and among then, special functions are assigned to the following addresses. All the addresses other than 0000H and 0001H can be usually used as program memory addresses.

#### Addresses 0000H and 0001H

These addresses store a start address from which program execution is to be started when the RESET signal is asserted, and a vector table to which the set values of RBE and MBE are written. Program execution can be reset and started from any address.

#### Addresses 0002H through 000DH

These addresses store start addresses from which program execution is to be started when a vector interrupt occurs, and a vector table to which the set values of RBE and MBE are written. Interrupt service can be started from any address.

#### Addresses 0020H-007FH

These addresses constitute a table area that can be referenced by the GETI instruction<sup>Note</sup>.

**Note** The GETI instruction implements any 2- or 3-byte instruction, or two 1-byte instructions with 1 byte. It is used to decrease the number of program steps (refer to **10.1.1 GETI instruction**).

Address	7	6	5	4	3		0			
0000H	MBE	RBE	0	0	0	Internal reset start address	(higher 3 bits)			
0001H						Internal reset start address	(lower 8 bits)			
0002H	MBE	RBE	0	0	0	INTBT start address	(higher 3 bits)	CALLF !fado	dr instruction	
0003H		I	1	1	I	INTBT start address	(lower 8 bits)	entry a	ddress	
0004H	MBE	RBE	0	0	0	INT0 start address	(higher 3 bits)			
0005H		1			I	INT0 start address	(lower 8 bits)			
0006H										
0007H										
0008H									Branch a	ddress of
0009H									BR ! BRCB	addr !caddr
000AH	MBE	RBE	0	0	0	INTT0 start address	(higher 3 bits)		BR B BRA !ad	CXA ddr 1 <sup>Note</sup>
000BH						INTT0 start address	(lower 8 bits)		CALL CALLA !a	laddr addr 1 <sup>Note</sup>
000CH	MBE	RBE	0	0	0	INTT1/INTT2 start address	(higher 3 bits)		instru	ctions
000DH						INTT1/INTT2 start address	(lower 8 bits)		GETI Bra	anch/call
									Addre	esses
~	Ĩ						-	Γ	BR \$addr	instruction
0020H									relative brai (-15 to -1,	hch address +2 to +16)
				GET i	nstructi	on reference table				
007FH 0080H										
~	Γ						í.	Γ		
0FFFH										

## Fig. 4-3 Program Memory Map

Note Can be used only at MKII mode.

**Remark** In addition to the above, a branch can be made to an address with the lower 8-bits only of the PC changed by means of a BR PCDE or BR PCXA instruction.

## 4.4 Data Memory (RAM) ... 128 words $\times$ 4 bits

The data memory consists of data areas and a peripheral hardware area as shown in Fig. 4-4. The data memory consists the following banks with each bank made up of 256 words  $\times$  4 bits:

- Memory bank 0 (data areas)
- Memory bank 15 (peripheral hardware area)

## 4.4.1 Configuration of data memory

## (1) Data area

A data area consists of a static RAM and is used to store data, and as a stack memory when a subroutine or interrupt is executed. The contents of this area can be retained for a long time by battery backup even when the CPU is halted in standby mode. The data area is manipulated by using memory manipulation instructions.

Static RAM is mapped to memory bank 0 in units of 128 words  $\times$  4 bits only. Although bank 0 is mapped as a data area, it can also be used as a general-purpose register area (000H through 01FH) and as a stack area (000H through 07FH).

One address of the static RAM consists of 4 bits. However, it can be manipulated in 8-bit units by using an 8-bit memory manipulation instruction or in 1-bit units by using a bit manipulation instruction. To use an 8-bit manipulation instruction, specify an even address.

### • General-purpose register area

This area can be manipulated by using a general-purpose register manipulation instruction or memory manipulation instruction. Up to eight 4-bit registers can be used. The registers not used by the program can be used as part of the data area or stack area.

### Stack area

The stack area is set by an instruction and is used as a saving area when a subroutine or interrupt service is executed.

## (2) Peripheral hardware area

The peripheral hardware area is mapped to addresses F80H through FFFH of memory bank 15. This area is manipulated by using a memory manipulation instruction, in the same manner as the static RAM. Note, however, that the bit units in which the peripheral hardware units can be manipulated differ depending on the address. The addresses to which no peripheral hardware unit is allocated cannot be accessed because these addresses are not provided to the data memory.

### 4.4.2 Specifying bank of data memory

A memory bank is specified by a 4-bit memory bank select register (MBS) when bank specification is enabled by setting a memory bank enable flag (MBE) to 1 (MBS = 0 or 15). When bank specification is disabled (MBS = 0), bank 0 or 15 is automatically specified depending on the addressing mode selected at that time. The addresses in the bank are specified by 8-bit immediate data or a register pair.

For the details of memory bank selection and addressing, refer to 3.1 Bank Configuration of Data Memory and

## Addressing Mode.

For how to use a specific area of the data memory, refer to the following:

- General-purpose register area.... 4.5 General-Purpose Register
- Stack area ...... 4.7 Stack Pointer (SP) and Stack Bank Select Register (SBS)
- Peripheral hardware area ..... CHAPTER 5 PERIPHERAL HARDWARE FUNCTION





The contents of the data memory are undefined at reset. Therefore, they must be initialized at the beginning of program execution (RAM clear). Otherwise, unexpected bugs may occur.

★ Example To clear RAM at addresses 000H through 07FH

	SET1	MBE	
	SEL	MB0	
	MOV	XA, #00H	
	MOV	HL, #04H	
RAMC0 :	MOV	@HL, A	;Clears 004H-07FH <sup>Note</sup>
	INCS	L	; L $\leftarrow$ L+1
	BR	RAMC0	
	INCS	Н	;H ← H+1
	NOP		
	SKE	H, #08H	
	BR	RAMC0	

**Note** Data memory addresses 000H through 003H are not cleared because they are used as general-purpose register pairs XA and HL.

### 4.5 General-Purpose Register ... $8 \times 4$ bits $\times 4$ banks

General-purpose registers are mapped to the specific addresses of the data memory. Four banks of registers, with each bank consisting of eight 4-bit registers (B, C, D, E, H, L, X, and A), are available.

The register bank (RB) that becomes valid when an instruction is executed is determined by the following expression:

 $RB = RBE \cdot RBS (RBS = 0-3)$ 

Each general-purpose register is manipulated in 4-bit units. Moreover, two registers can be used in pairs, such as BC, DE, HL, and XA, and manipulated in 8-bit units. Register pairs DE, HL, and DL are also used as data pointers.

When registers are manipulated in 8-bit units, the register pairs of the register bank (RB) with bit 0 inverted (0  $\leftrightarrow$  1, 2  $\leftrightarrow$  3), BC', DE', HL', and XA', can also be used in addition to BC, DE, HL, and XA (refer to **3.2 Bank Configuration of General-Purpose Registers**).

The general-purpose register are can be addressed and accessed as an ordinary RAM area, regardless of whether the registers in this area are used or not.



## Fig. 4-5 Configuration of General-Purpose Register

Fig. 4-6 Configuration of Register Pair

## 4.6 Accumulator

With the  $\mu$ PD754202, the A register or XA register pair functions as an accumulator. The A register plays a central role in 4-bit data processing, while the XA register pair is used for 8-bit data processing.

When a bit manipulation instruction is used, the carry flag (CY) is used as a bit accumulator.





## 4.7 Stack Pointer (SP) and Stack Bank Select Register (SBS)

The  $\mu$ PD754202 uses a static RAM as the stack memory (LIFO). The stack pointer (SP) is an 8-bit register that holds information on the first address of the stack area.

The stack area consists of addresses 000H through 07FH of memory bank 0. Memory bank is specified by 2bit SBS (refer to **Table 4-2**).

Table 4-2	Stack	Area	Selected	by	SBS
-----------	-------	------	----------	----	-----

SE	3S	Stack Area		
SBS1	SBS2			
0	0	Memory bank 0		
Other t	han abov	e, setting prohibited		

The value of SP is decremented before data is written (saved) to the stack area, and is incremented after data has been read (restored) from the stack memory.

The data saved or restored to or from the stack are as shown in Figs. 4-9 through 4-12.

The initial values of SP and SBS are respectively set by an 8-bit memory manipulation instruction and 4-bit memory manipulation instruction, to determine the stack area. The values of SP and SBS can also be read.

When 00H is set to SP as the initial value, the memory bank 0 is used as the stack area, starting from the highest address (07FH).

The stack area can be used only in the memory bank 0 specified by SBS. If stack operation is performed from address 000H onwards, the stack pointer will direct unmounted area 0FFH. Therefore, be careful not to allow the stack pointer to exceed 000H.

★ The contents of SP become undefined, and SBS become 1000B when the RESET signal is asserted. Therefore, be sure to initialize these to the desired values at the beginning of the program.





#### Example of SP initialization

To set the stack area in memory bank 0, and perform stack operations from address 07FH.

SEL MB15	; Or CLR1 MBE
MOV A, #0	
MOV SBS, A	; Specify memory bank 0 as stack area
MOV XA, #80H	
MOV SP, XA	; SP $\leftarrow$ 80H (stack operations from 7FH)



## Fig. 4-9 Data Saved to Stack Memory (Mkl Mode)

Fig. 4-10 Data Restored from Stack Memory (Mkl Mode)





0



#### Fig. 4-11 Data Saved to Stack Memory (MkII Mode)





Note The contents of PSW other than MBE and RBE are not saved or restored.

Remark \*: Undefined
## 4.8 Program Status Word (PSW) ... 8 bits

The program status word (PSW) consists of flags closely related to the operations of the processor.

PSW is mapped to addresses FB0H and FB1H of the data memory space, and the 4 bits of address FB0H can be manipulated by using a memory manipulation instruction.





Note Not reserved as a reserved word.

Table 4-3 PSW Flags Saved/Restored to/from Stack

		Flag Saved or Restored
Save	When CALL, CALLA, or CALLF instruction is executed	MBE and RBE are saved
	When hardware interrupt occurs	All PSW bits are saved
Restore	When RET or RETS instruction is executed	MBE and RBE are restored
	When RETI instruction is executed	All PSW bits are restored

## (1) Carry flag (CY)

The carry flag records the occurrence of an overflow or underflow when an operation instruction with carry (ADDC or SUBC) is executed.

The carry flag also functions as a bit accumulator and can store the result of a Boolean operation performed between a specified bit address and data memory.

The carry flag is manipulated by using a dedicated instruction and is independent of the other PSW bits. The carry flag becomes undefined when the  $\overrightarrow{\mathsf{RESET}}$  signal is asserted.

	Instruction (Mnemonic)		Operation and Processing of Carry Flag	
Carry flag manipulation	SET1	CY	Sets CY to 1	
instruction	CLR1	CY	Clears CY to 0	
	NOT1	CY	Inverts content of CY	
	SKT	CY	Skips if content of CY is 1	
Bit transfer instruction	MOV1	mem*.bit, CY	Transfers content of CY to specified bit	
	MOV1	CY, mem*.bit	Transfers content of specified bit to CY	
Bit Boolean instruction	AND1	CY, mem*.bit	Takes ANDs, ORs, or XORs content of specified bit	
	OR1	CY, mem*.bit	with content of CY and sets result to CY	
	XOR1	CY, mem*.bit		
Interrupt service	At inter	rupt execution	Saved to stack memory in parallel with other PSW	
			bits in 8-bit units	
	RETI		Restored from stack memory with other PSW bits	

#### Table 4-4 Carry Flag Manipulation Instruction

**Remark** mem\*.bit indicates the following three bit manipulation addressing modes:

- fmem.bit
- pmem.@L
- @H+mem.bit

Example To AND bit 3 at address 3FH with P33 and output result to P60

MOV	H, #3H	; Sets higher 4 bits of address to H register
MOV1	CY, @H+0FH.3	; CY $\leftarrow$ bit 3 of 3FH
AND1	CY, PORT3.3	; CY $\leftarrow$ CY $\land$ P33
MOV1	PORT6.0, CY	; P60 ← CY

## (2) Skip flags (SK2, SK1, and SK0)

The skip flags record the skip status, and are automatically set or reset when the CPU executes an instruction. These flags cannot be manipulated directly by the user as operands.

#### (3) Interrupt status flags (IST1 and IST0)

The interrupt status flags record the status of the processing under execution (for details, refer to **Table 6-3 IST**, **ISTO**, and **Interrupt Service**).

IST1	IST0	Status of Processing being Executed	Processing and Interrupt Control
0	0	Status 0	Normal program is being executed. All interrupts can be acknowledged
0	1	Status 1	Interrupt with lower or higher priority is serviced. Only an interrupt with higher priority can be acknowledged
1	0	Status 2	Interrupt with higher priority is serviced. All interrupts are disabled from being acknowledged
1	1		Setting prohibited

#### Table 4-5 Contents of Interrupt Status Flags

The interrupt priority control circuit (refer to **Fig. 6-1 Block Diagram of Interrupt Control Circuit**) identifies the contents of these flags and controls the nesting of interrupts.

The contents of IST1 and 0 are saved to the stack along with the other bits of PSW when an interrupt is acknowledged, and the status is automatically updated by one. When the RETI instruction is executed, the values before the interrupt was acknowledged are restored to the interrupt status flags.

These flags can be manipulated by using a memory manipulation instruction, and the processing status under execution can be changed by program.

# Caution To manipulate these flags, be sure to execute the DI instruction to disable the interrupts before manipulation. After manipulation, execute the EI instruction to enable the interrupts.

## (4) Memory bank enable flag (MBE)

This flag specifies the address information generation mode of the higher 4 bits of the 12 bits of a data memory address.

MBE can be set or reset at any time by using a bit manipulation instruction, regardless of the setting of the memory bank.

When this flag is set to "1", the data memory address space is expanded, and the entire data memory space can be addressed.

When MBE is reset to "0", the data memory address space is fixed, regardless of MBS (refer to Fig. 3-2 Configuration of Data Memory and Addressing Ranges of Respective Addressing Modes).

When the RESET signal is asserted, the content of bit 7 of program memory address 0 is set. Also, MBE is automatically initialized.

When a vectored interrupt is serviced, the bit 7 of the corresponding vector address table is set. Also, the status of MBE when the interrupt is serviced is automatically set.

Usually, MBE is reset to 0 for interrupt service, and the static RAM in memory bank 0 is used.

## (5) Register bank enable flag (RBE)

This flag specifies whether the register bank of the general-purpose registers is expanded or not. RBE can be set or reset at any time by using a bit manipulation instruction, regardless of the setting of the memory bank.

When this flag is set to "1", one of four general-purpose register banks 0 to 3 can be selected depending on the contents of the register bank select register (RBS).

When RBE is reset to "0", register bank 0 is always selected, regardless of the contents of the register bank select register (RBS).

When the RESET signal is asserted, the content of bit 6 of program memory address 0 is set to RBE, and RBE is automatically initialized.

When a vectored interrupt occurs, the content of bit 6 of the corresponding vector address table is set to RBE. Also, the status of RBE when the interrupt is serviced is automatically set. Usually, RBE is reset to 0 during interrupt service. Register bank 0 is selected for 4-bit processing, and register banks 0 and 1 are selected for 8-bit processing.

#### 4.9 Bank Select Register (BS)

The bank select register (BS) consists of a register bank select register (RBS) and a memory bank select register (MBS) which specify the register bank and the memory bank to be used, respectively.

RBS and MBS are set by the SEL RBn and SEL MBn instructions, respectively.

BS can be saved to or restored from the stack area in 8-bit units by the PUSH BS or POP BS instruction.

Fig. 4-14 Configuration of Bank Select Registe

Address	F83H		► F82H►			Symbol			
F82H	MBS3	MBS2	MBS1	MBS0	0	0	RBS1	RBS0	BS

#### (1) Memory bank select register (MBS)

The memory bank select register is a 4-bit register that records the higher 4 bits of a 12-bit data memory address. This register specifies the memory bank to be accessed. With the  $\mu$ PD754202, however, only banks 0 and 15 can be specified.

MBS is set by the SEL MBn instruction (n = 0 or 15).

The address range specified by MBE and MBS is as shown in Fig. 3-2.

When the RESET signal is asserted, MBS is initialized to "0".

Table 4-6	MBE,	MBS,	and	Memory	Bank	Selected
-----------	------	------	-----	--------	------	----------

MBE	MBS		Memory Bank		
	3	2	1	0	
0	×	×	×	×	Fixed to memory bank 0
1	0	0	0	0	Selects memory bank 0
	1	1	1	1	Selects memory bank 15
Other than above					Setting prohibited

 $\times$  = don't care

## (2) Register bank select register (RBS)

The register bank select register specifies a register bank to be used as general-purpose registers. It can select bank 0 to 3.

RBS is set by the SEL RBn instruction (n = 0-3).

When the  $\overrightarrow{\text{RESET}}$  signal is asserted, RBS is initialized to "0".

005		RE				
RBE	3	2	1	0	Register Bank	
0	0	0	×	×	Fixed to bank 0	
1	0	0	0	0	Selects bank 0	
			0	1	Selects bank 1	
			1	0	Selects bank 2	
			1	1	Selects bank 3	
Fixed to 0						

Table 4-7 RBE, RBS, and Register Bank Selected

 $\times$  = don't care

## **CHAPTER 5 PERIPHERAL HARDWARE FUNCTION**

## 5.1 Digital I/O Port

The  $\mu$ PD754202 uses memory mapped I/O, and all the I/O ports are mapped to the data memory space.



Fig. 5-1 Data Memory Address of Digital Port

Table 5-2 lists the instructions that manipulate the I/O ports. Ports 3 and 6 can be manipulated in 4-I/O and 1-bits. They are used for various control operations.

Examples 1. To test the status of P73 and outputs different values to port 3 depending on the result

	SKT	PORT7.3	; Skips if bit 3 of port 7 is 1
	MOV	XA, #8H	; XA $\leftarrow$ 8H $\bigcirc$ String effect
	MOV	XA, #4H	; XA $\leftarrow$ 4H $\int$
	SEL	MB15	; or CLR1 MBE
	OUT	PORT3, A	; Port 3 $\leftarrow$ A
2.	SET1	PORT6.@L	: Sets the bits of port 6 specified by the L registe

L ; Sets the bits of port 6 specified by the L register to "1" b.@

## 5.1.1 Types, features, and configurations of digital I/O ports

Table 5-1 shows the types of digital I/O ports.

Figs. 5-2 through 5-7 show the configuration of each port.

## Table 5-1 Types and Features of Digital Ports

Port (symbol)	Function	Operation and Features	Remarks
PORT3	4-bit I/O	Can be set to input or output mode in 1-bit unit.	Also used for PTO0-PTO2 pins.
PORT6			Also used for INT0 pins.
PORT7	4-bit input	4-bit input only port On-chip pull-up resistor can be specified by mask option bit-wise.	Also used for KR4-KR7 pins.
PORT8	1-bit I/O	Can be set to input or output mode in 1-bit unit.	_

P61 is shared with an external vectored interrupt input pin and can select a noise rejection circuit (for details, refer to **6.3 Hardware Controlling Interrupt Function**).

When the RESET signal is asserted, the output latches of ports 3, 6, and 8 are cleared to 0, the output buffers are turned off, and the ports are set in the input mode.

Fig. 5-2 P3n Configuration (n = 0 to 2)







Fig. 5-4 P6n Configuration (n = 0, 2, 3)



Fig. 5-5 P61 Configuration



Fig. 5-6 P7n Configuration (n = 0-3)





\*



#### 5.1.2 Setting I/O mode

The input or output mode of each I/O port is set by the corresponding port mode register as shown in Fig. 5-8. Ports 3 and 6 can be set in the input or output mode in 1-bit units by using port mode register group A (PMGA). Port 8 is set by using port mode register group C (PMGC) in the input or output mode.

Each port is set in the input mode when the corresponding port mode register bit is "0" and in the output mode when the corresponding register bit is "1".

When a port is set in the output mode by the corresponding port mode register, the contents of the output latch are output to the output pin(s). Before setting the output mode, therefore, the necessary value must be written to the output latch.

Port mode register groups A and C are set by using an 8-bit memory manipulation instruction.

When the RESET signal is asserted, all the bits of each port mode register are cleared to 0, the output buffer is turned off, and the corresponding port is set in the input mode.

**Example** To use P30, 31, 62, and 63 as input pins and P32, 33, 60, and 61 as output pins

CLR1 MBE ; or SEL MB15 MOV XA, #3CH MOV PMGA, XA

#### Fig. 5-8 Format of Each Port Mode Register

	Specification
0	Input mode (output buffer off)
1	Output mode (output buffer on)

## Port mode register group A



## Port mode register group C



#### 5.1.3 Digital I/O port manipulation instruction

Because all the I/O ports of the  $\mu$ PD754202 are mapped to the data memory space, they can be manipulated by using data memory manipulation instructions. Table 5-2 shows these data memory manipulation instructions which are considered to be especially useful for manipulating the I/O pins and their range of applications.

#### (1) Bit manipulation instruction

Because the specific address bit direct addressing (fmem.bit) and specific address bit register indirect addressing (pmem.@L) are applicable to digital I/O ports 3, 6, and 8, the bits of these ports can be manipulated regardless of the specifications by MBE and MBS.

Example To OR P30 and P61 and set P80 in output mode

#### (2) 4-bit manipulation instruction

In addition to the IN and OUT instructions, all the 4-bit memory manipulation instructions such as MOV, XCH, ADDS, and INCS can be used to manipulate the ports in 4-bit units. Before executing these instructions, however, memory bank 15 must be selected.

Examples 1. To output the contents of the accumulator to port 3

```
SET1 MBE
SEL MB15 ; or CLR1 MBE
OUT PORT3, A
```

2. To add the value of the accumulator to the data output to port 6

3. To test whether the data of port 3 is greater than the value of the accumulator

```
SET1 MBE
```

```
SEL MB15
```

```
MOV HL, #PORT3
```

```
SUBS A, @HL ; A<PORT3
```

```
BR NO ; NO ; YES
```

Table 5-2	I/O Pin	Manipulation	Instructions
-----------	---------	--------------	--------------

	PORT	PORT3	PORT6	PORT7	PORT8		
IN A, PORTn <sup>Note 1</sup>			(	)			
IN XA, PORTn <sup>Note 1</sup>							
OUT PORTn, A <sup>Note 1</sup>		(	0	-	0		
OUT PORTn, XA <sup>Note 1</sup>			-	_			
MOV A, PORTn <sup>Note 1</sup>			(	0			
MOV XA, PORTn <sup>Note 1</sup>			-	-			
MOV PORTn, A <sup>Note 1</sup>			(	)			
MOV PORTn, XA <sup>Note 1</sup>				-			
XCH A, PORTn <sup>Note 1</sup>			(	)			
XCH XA, PORTn <sup>Note 1</sup>			-	-			
MOV1 CY, PORTn. bit			(	0			
MOV1 CY, PORTn. @LN	ote 2		(				
MOV1 PORTn. bit, CY		(	0	_	0		
MOV1 PORTn. @L, CYN	ote 2	(	0	_	0		
INCS PORTn <sup>Note 1</sup>			(	>			
SET1 PORTn. bit			(	)			
SET1 PORTn. @L <sup>Note 2</sup>			(	)			
CLR1 PORTn. bit			C	)			
CLR1 PORTn. @L <sup>Note 2</sup>			C	)			
SKT PORTn. bit		0					
SKT PORTn. @L <sup>Note 2</sup>		0					
SKF PORTn. bit			C	)			
SKTCLR PORTn. bit			C	C			
SKTCLR PORTn. @L <sup>Note 2</sup>			C	C			
SKF PORTn. @L <sup>Note 2</sup>			(	)			
AND1 CY, PORTn. bit			(	)			
AND1 CY, PORTn. @LN	ote 2		(	)			
OR1 CY, PORTn. bit			(	D			
OR1 CY, PORTn. @LN	ote 2		(	D			
XOR1 CY, PORTn. bit			(	)			
XOR1 CY, PORTn. @LN	ote 2		(	)			

**Notes 1.** Must be MBE = 0 or (MBE = 1, MBS = 15) before execution.

2. The lower 2 bits and the bit addresses of the address must be indirectly specified by the L register.

#### 5.1.4 Operation of digital I/O port

The operations of each port and port pin when a data memory manipulation instruction is executed to manipulate a digital I/O port differ depending on whether the port is set in the input or output mode (refer to **Table 5-3**). This is because, as can be seen from the configuration of the I/O port, the data of each pin is loaded to the internal bus in the input mode, and the data of the output latch is loaded to the internal bus in the output mode.

#### (1) Operation in input mode

When a test instruction such as SKT, a bit input instruction such as MOV1, or an instruction that loads port data to the internal bus in 4-bit units, such as IN, MOV, operation, or comparison instruction, is executed, the data of each pin is manipulated.

When an instruction that transfers the contents of the accumulator in 4-bit units, such as OUT or MOV, is executed, the data of the accumulator is latched to the output latch. The output buffer remains off.

When the XCH instruction is executed, the data of each pin is input to the accumulator, and the data of the accumulator is latched to the output latch. The output buffer remains off.

When the INCS instruction is executed, the data (4 bits) of each pin incremented by one (+1) is latched to the output latch. The output buffer remains off.

When an instruction that rewrites the data memory contents in 1-bit units, such as SET1, CLR1, MOV1, or SKTCLR, is executed, the contents of the output latch of the specified bit can be rewritten as specified by the instruction, but the contents of the output latches of the other bits are undefined.

#### (2) Operation in output mode

When a test instruction, bit input instruction, or an instruction in 4-bit units that loads port data to the internal bus is executed, the contents of the output latch are manipulated.

When an instruction that transfers the contents of the accumulator in 4-bit units is executed, the data of the output latch is rewritten and at the same time output from the port pins.

When the XCH instruction is executed, the contents of the output latch are transferred to the accumulator. The contents of the accumulator are latched to the output latches of the specified port and output from the port pins.

When the INCS instruction is executed, the contents of the output latches of the specified port are incremented by 1 and output from the port pins.

When a bit output instruction is executed, the specified bit of the output latch is rewritten and output from the pin.

Instruction Executed		Operation of Port and Pin						
mstruct		Input mode	Output mode					
SKT	<1>	Tests pin data	Test output latch data					
SKF	<1>							
MOV1	CY, <1>	Transfers pin data to CY	Transfers output latch data to CY					
AND1	CY, <1>	Performs operation between pin data and CY	Performs operation between output latch data					
OR1	CY, <1>		and CY					
XOR1	CY, <1>							
IN	A, PORTn	Transfers pin data to accumulator	Transfers output latch data to accumulator					
MOV	A, PORTn							
MOV	A, @HL							
MOV	XA, @HL							
ADDS	A, @HL	Performs operation between pin data and	Performs operation between output latch data					
ADDC	A, @HL	accumulator	and accumulator					
SUBS	A, @HL							
SUBC	A, @HL							
AND	A, @HL							
OR	A, @HL							
XOR	A, @HL							
SKE	A, @HL	Compares pin data with accumulator	Compares output latch data with accumulator					
SKE	XA, @HL							
OUT	PORTn, A	Transfers accumulator data to output latch	Transfers accumulator data to output latch and					
MOV	PORTn, A	(output buffer remains off)	outputs data from pins					
MOV	@HL, A							
MOV	@HL, XA							
ХСН	A, PORTn	Transfers pin data to accumulator and accumulator	Exchanges data between output latch and					
ХСН	A, @HL	data to output latch (output buffer remains off)	accumulator					
ХСН	XA, @HL							
INCS	PORT	Increments pin data by 1 and latches it to output	Increments output latch contents by 1					
INCS	@HL	latch						
SET1	<1>	Rewrites output latch contents of specified bit as	Changes status of output pin as specified by					
CLR1	<1>	specified by instruction. However, output latch	instruction					
MOV1	<1> , CY	contents of other bits are undefined						
SKTCL	.R <1>							

# Table 5-3 Operation When I/O Port Is Manipulated

**Remark** <1> : Indicates two addressing modes: PORTn, bit and PORTn.@L.

## 5.1.5 Connecting pull-up resistor

Each port pin of the  $\mu$ PD754202 can be connected with a pull-up resistor. Some pins can be connected with a pull-up resistor via software and the others can be connected by mask option.

Table 5-4 shows how to specify the connection of the pull-up resistor to each port pin. The pull-up resistor is connected via software in the format shown in Fig. 5-9.

The pull-up resistor can be connected only to the pins of ports 3, 6, and 8 in the input mode. When the pins are set in the output mode, the pull-up resistor cannot be connected regardless of the setting of POGA, POGB.

Port (Pin Name)	Specifying Connection of Pull-up Resistor	Specified Bit
Port 3 (P30-P33)	Connection of pull-up resistor specified in 4-bit	POGA.3
Port 6 (P60-P63)	units via software	POGA.6
Port 7 (P70-P73)	Connection of pull-up resistor specified in 1-bit unit by mask option	
Port 8 (P80-P83)	Connection of pull-up resistor specified in 1-bit unit via software	POGB.0

## Table 5-4 Specifying Connection of Pull-up Resistor

#### Fig. 5-9 Format of Pull-up Resistor Specification Register

	Specification
0	Does not connect pull-up resistor
1	Connects pull-up resistor

#### Pull-up resistor specification register group A



#### Pull-up resistor specification register group B



#### 5.1.6 I/O timing of digital I/O port

★

\*

Fig. 5-10 shows the timing at which data is output to the output latch and the timing at which the pin data or the data of the output latch is loaded to the internal bus.

Fig. 5-11 shows the ON timing when an on-chip pull-up resistor connection is specified via software.

#### Fig. 5-10 I/O Timing of Digital I/O Port

#### (a) When data is loaded by 1-machine cycle instruction



#### (b) When data is loaded by 2-machine cycle instruction



Input timing

#### (c) When data is latched by 1-machine cycle instruction



#### (d) When data is latched by 2-machine cycle instruction



# Fig. 5-11 ON Timing of Internal Pull-up Resistor Connected via Software



 $\star$ 

## 5.2 Clock Generation Circuit

The clock generation circuit supplies various clocks to the CPU and peripheral hardware units and controls the operation mode of the CPU.

#### 5.2.1 Configuration of clock generation circuit

Fig. 5-12 shows the configuration of the clock generation circuit.





Note Instruction execution

**Remarks 1.** fx: System clock frequency

- **2.**  $\Phi$  = CPU clock
- 3. PCC: Processor Clock Control Register
- 4. One clock cycle (tcr) of the CPU clock is equal to one machine cycle of the instruction.

#### 5.2.2 Function and operation of clock generation circuit

The clock generation circuit generates the following types of clocks and controls the operation mode of the CPU in the standby mode:

- System clock fx
- CPU clock  $\Phi$
- Clock to peripheral hardware

The operation of the clock generation circuit is determined by the processor clock control register (PCC) as follows:

- (a) When the  $\overline{\text{RESET}}$  signal is asserted, the slowest mode of the system clock Note 1 is selected (PCC = 0).
- (b) The CPU clock can be changed in four steps<sup>Note 2</sup> by PCC.
- (c) Two standby modes, STOP and HALT, can be used.
- (d) The system clock is divided and supplied to the peripheral hardware units.

Notes 1. 15.3 μs at 4.19 MHz, 10.7 μs at 6.0 MHz
2. 0.95, 1.91, 3.81, 15.3 μs at 4.19 MHz, 0.67, 1.33, 6.67, 10.7 μs at 6.0 MHz

## (1) Processor clock control register (PCC)

PCC is a 4-bit register that selects the CPU clock  $\Phi$  with the lower 2 bits and controls the CPU operation mode with the higher 2 bits (refer to **Fig. 5-13**).

When either bit 3 or 2 of this register is set to "1", the standby mode is set. When the standby mode has been released by the standby release signal, both the bits are automatically cleared and the normal operation mode is set (for details, refer to **CHAPTER 7 STANDBY FUNCTION**).

The lower 2 bits of PCC are set by a 4-bit memory manipulation instruction (clear the higher 2 bits to "0"). Bits 3 and 2 are set to "1" by the STOP and HALT instructions, respectively.

The STOP and HALT instructions can always be executed regardless of the contents of MBE.

Examples 1. To set the fastest mode of machine cycleNote 1

- SEL MB15 MOV A, #0011B
- MOV PCC, A
- 2. To set the machine cycle to 1.33  $\mu$ s (fx = 6.0 MHz)<sup>Note 2</sup>

 SEL
 MB15

 MOV
 A, #0010B

 MOV
 PCC, A

 To set STOP mode (be sure to write NOP instruction after STOP and HALT instructions) STOP NOP

PCC is cleared to "0" when the  $\overline{\text{RESET}}$  signal is asserted.

**Notes 1.** 0.67  $\mu$ s (fx = 6.0 MHz), or 0.95  $\mu$ s (fx = 4.19 MHz)

**2.** 1.91  $\mu$ s (fx = 4.19 MHz)

## Fig. 5-13 Processor Clock Control Register Format



## CPU operating mode control bits

PCC3	PCC2	Operating mode		
0	0	Normal operating mode		
0	1	HALT mode		
1	0	STOP mode		
1	1	Setting prohibited		

#### **CPU clock selection bits**

## (fx = 6.0 MHz)

PCC1	PCC0	CPU clock frequency	1 machine cycle
0	0	$\Phi = fx/64 (93.8 \text{ kHz})$	10.7 μs
0	1	$\Phi = fx/16$ (375 kHz)	2.67 μs
1	0	$\Phi = fx/8$ (750 kHz)	1.33 <i>μ</i> s
1	1	$\Phi = fx/4$ (1.5 MHz)	0.67 μs

## (fx = 4.19 MHz)

PCC1	PCC0	CPU clock frequency	1 machine cycle
0	0	$\Phi = fx/64$ (65.5 kHz)	15.3 <i>μ</i> s
0	1	$\Phi = fx/16$ (262 kHz)	3.81 <i>μ</i> s
1	0	$\Phi = fx/8$ (524 kHz)	1.91 <i>μ</i> s
1	1	$\Phi = fx/4$ (1.05 MHz)	0.95 μs

Remark fx: System clock oscillation frequency

## (2) System clock oscillator

\*

The system clock oscillator oscillates by means of crystal or ceramic resonator connected to the X1 and X2 pins. (6.0 MHz or 4.19 MHz TYP.) External clock can also be input.

## Fig. 5-14 Crystal/Ceramic Oscillation External Circuit

## (i) Crystal/ceramic oscillation

## (ii) External clock





- Cautions 1. When the STOP mode is set, the X2 pin is internally pulled up to VDD with a resistor of 50 k $\Omega$  (TYP.).
  - 2. Wire the portion enclosed by the dotted line in Fig. 5-14 as follows to prevent adverse influence by wiring capacitance when using the system clock oscillation circuits.
    - Keep the wiring length as short as possible.
    - Do not cross the wiring with any other signal lines.
    - Do not route the wiring in the vicinity of any line through which a high alternating current is flowing.
    - Always keep the potential at the connecting point of the capacitor of the oscillation circuit at the same level as Vss.

Do not connect the wiring to a ground pattern through which a high current is flowing.

• Do not extract signals from the oscillation circuit.

Fig. 5-15 shows incorrect examples of connecting the resonator.

Fig. 5-15 Incorrect Example of Connecting Resonator (1/2)

## (a) Wiring length too long

(b) Crossed signal line







(d) Current flowing through power line of oscillation circuit
 (potential at points A, B, and C changes)





Fig. 5-15 Incorrect Example of Connecting Resonator (2/2)

## (e) Signal extracted



## (3) Divider circuit

The divider circuit divide the output of the system clock oscillator circuit to create various clock signals.

## 5.2.3 Setting CPU clock

#### (1) Time required to select CPU clock

The CPU clock can be selected by using the lower 2 bits of PCC. The processor does not operate with the selected clock, however, immediately after data has been written to the registers, for the duration of specific machine cycles. To stop oscillation of the system clock, therefore, execute the STOP instruction after a specific time has elapsed.

Set Value bef	ore Switching			S	Set Value after Switching				
PCC1	PCC0	PCC1 PCC0		PCC1	PCC0	PCC1	PCC0	PCC1	PCC0
		0	0	0	1	1	0	1	1
0	0			1 machine cycle 1 machine cy		e cycle	1 machine	e cycle	
0	1	4 machine cycles				4 machine	e cycles	4 machine	e cycles
1	0	8 machine cycles		8 machine	e cycles			8 machine	e cycles
1	1	16 machir	ne cycles	16 machir	ne cycles	16 machir	ne cycles		

## Table 5-5 Maximum Time Required for CPU Clock Switching

Caution The value of fx changes depending on such conditions as the ambient temperature of the resonators, and variations in load capacitance performance.

Particularly when fx is higher than the nominal value, the machine cycle in the table becomes bigger than the machine cycle obtained by the nominal value. Therefore, when setting the wait time required for switching the CPU clock, set it longer than the machine cycle obtained by the fx nominal value.

#### (2) CPU clock switching procedure

The switching procedure of CPU clock is explained according to Fig. 5-16.



Fig. 5-16 CPU Clock Switching Example

- <1> Wait time<sup>Note 1</sup> to secure the oscillation stabilization time in response to RESET signal generation.
- <2> The CPU starts operating at the lowest system clock speed<sup>Note 2</sup>.
- <3> The PCC is rewritten and the device operates at maximum speed after the elapse of sufficient time for the V<sub>DD</sub> pin voltage to increase to a level which allows maximum speed operation.
- <4> Interruption of the commercial power is detected by means of interrupt input, etc., and the STOP mode is entered.
- <5> Wait time<sup>Note 3</sup> to secure the oscillation stabilization time after restoration of commercial power is detected by means of an interrupt, etc., and the device is released from the STOP mode.
- <6> Operates normally.

**Notes** 1. The wait time can be selected by mask option.

Can be selected from  $2^{15}/fx = 7.81$  ms or  $2^{17}/fx = 31.3$  ms at 4.19 MHz, and from  $2^{15}/fx = 5.46$  ms or  $2^{17}/fx = 21.8$  ms at 6.0 MHz.

- **2.** 15.3  $\mu$ s at 4.19 MHz and 10.7  $\mu$ s at 6.0 MHz
- The wait time can be selected from the followings by BTM. 2<sup>20</sup>/fx, 2<sup>17</sup>/fx, 2<sup>15</sup>/fx, 2<sup>13</sup>/fx

## 5.3 Basic Interval Timer/Watchdog Timer

The  $\mu$ PD754202 has an 8-bit basic interval timer/watchdog timer that has the following functions:

- (a) Interval timer operation to generate reference time interrupt
- (b) Watchdog timer operation to detect program hang-up and reset CPU
- (c) To select and count wait time when standby mode is released
- (d) To read count value

#### 5.3.1 Configuration of basic interval timer/watchdog timer

Fig. 5-17 shows the configuration of the basic interval timer/watchdog timer.





**Notes** 1. It is possible to select the wait time after the release of standby mode.

Refer to CHAPTER 7 STANDBY FUNCTION and CHAPTER 8 RESET FUNCTION, for details.

2. Execution of the instruction.

#### 5.3.2 Basic interval timer mode register (BTM)

BTM is a 4-bit register that controls the operation of the basic interval timer (BT).

This register is set by a 4-bit memory manipulation instruction.

Bit 3 of BT can be manipulated by a bit manipulation instruction.

**Example** To set interrupt generation interval of the  $\mu$ PD754202 to 1.37 ms (at 6.0 MHz)<sup>Note</sup>

Note It is 1.95 ms when operating at 4.19 MHz.

When bit 3 of this register is set to "1", the contents of BT are cleared, and at the same time, the basic interval timer/watchdog timer interrupt request flag (IRQBT) is cleared (the basic interval timer/watchdog timer is started). When the RESET signal is asserted, the contents of this register are cleared to "0", and the generation interval time of the interrupt request signal is set to the longest value.

# Fig. 5-18 Format of Basic Interval Timer Mode Register

E85H		2	I	0	Symbo	ונ			
1 0011	BTM3	BTM2	BTM1	BTM0	BTM				
				1	fx = 6.0	MHz			
								Specifies input clock	Interrupt interval time (wait time when standby mode is released)
					0	0	0	fx/2 <sup>12</sup> (1.46 kHz)	2 <sup>20</sup> /fx (175 ms)
					0	1	1	fx/2 <sup>9</sup> (11.7 kHz)	2 <sup>17</sup> /fx (21.8 ms)
					1	0	1	fx/2 <sup>7</sup> (46.9 kHz)	2 <sup>15</sup> /fx (5.46 ms)
					1	1	1	fx/2 <sup>5</sup> (188 kHz)	2 <sup>13</sup> /fx (1.37 ms)
					Others	5		Setting prohibited	_
						<u> </u>			
				-	1x = 4.13	9 WIHZ			
					1x = 4.1			Specifies input clock	Interrupt interval time (wait time when standby mode is released)
					1x = 4.13	0	0	Specifies input clock fx/2 <sup>12</sup> (1.02 kHz)	Interrupt interval time (wait time when standby mode is released) 2 <sup>20</sup> /fx (250 ms)
					0 0	0 1	0	Specifies input clock           fx/2 <sup>12</sup> (1.02 kHz)           fx/2 <sup>9</sup> (8.19 kHz)	Interrupt interval time (wait time when standby mode is released) 2 <sup>20</sup> /fx (250 ms) 2 <sup>17</sup> /fx (31.3 ms)
					0 0 1	0 1 0	0 1 1	Specifies input clock fx/2 <sup>12</sup> (1.02 kHz) fx/2 <sup>9</sup> (8.19 kHz) fx/2 <sup>7</sup> (32.768 kHz)	Interrupt interval time (wait time when standby mode is released) 2 <sup>20</sup> /fx (250 ms) 2 <sup>17</sup> /fx (31.3 ms) 2 <sup>15</sup> /fx (7.81 ms)
					0 0 1 1	0 1 0 1	0 1 1 1	Specifies input clock           fx/2 <sup>12</sup> (1.02 kHz)           fx/2 <sup>9</sup> (8.19 kHz)           fx/2 <sup>7</sup> (32.768 kHz)           fx/2 <sup>5</sup> (131 kHz)	Interrupt interval time (wait time when standby mode is released) 2 <sup>20</sup> /fx (250 ms) 2 <sup>17</sup> /fx (31.3 ms) 2 <sup>15</sup> /fx (7.81 ms) 2 <sup>13</sup> /fx (1.95 ms)
					0 0 1 1 Others	0 1 0 1 5	0 1 1 1	Specifies input clock $f_x/2^{12}$ (1.02 kHz) $f_x/2^9$ (8.19 kHz) $f_x/2^7$ (32.768 kHz) $f_x/2^5$ (131 kHz)           Setting prohibited	Interrupt interval time (wait time when standby mode is released) 2 <sup>20</sup> /fx (250 ms) 2 <sup>17</sup> /fx (31.3 ms) 2 <sup>15</sup> /fx (7.81 ms) 2 <sup>13</sup> /fx (1.95 ms) –
					0 0 1 1 Others	0 1 0 1 5	0 1 1 1	Specifies input clock $f_x/2^{12}$ (1.02 kHz) $f_x/2^9$ (8.19 kHz) $f_x/2^7$ (32.768 kHz) $f_x/2^5$ (131 kHz)           Setting prohibited	Interrupt interval time (wait time when standby mode is released) 2 <sup>20</sup> /fx (250 ms) 2 <sup>17</sup> /fx (31.3 ms) 2 <sup>15</sup> /fx (7.81 ms) 2 <sup>13</sup> /fx (1.95 ms) –
					0 0 1 1 Others	0 1 0 1 5	0 1 1 1	Specifies input clock           fx/2 <sup>12</sup> (1.02 kHz)           fx/2 <sup>9</sup> (8.19 kHz)           fx/2 <sup>7</sup> (32.768 kHz)           fx/2 <sup>5</sup> (131 kHz)           Setting prohibited	Interrupt interval time (wait time when standby mode is released) 2 <sup>20</sup> /fx (250 ms) 2 <sup>17</sup> /fx (31.3 ms) 2 <sup>15</sup> /fx (7.81 ms) 2 <sup>13</sup> /fx (1.95 ms) –
					0 0 1 1 Others	0 1 0 1 5	0 1 1 1	Specifies input clock $f_x/2^{12}$ (1.02 kHz) $f_x/2^9$ (8.19 kHz) $f_x/2^7$ (32.768 kHz) $f_x/2^5$ (131 kHz)Setting prohibited	Interrupt interval time (wait time when standby mode is released) 2 <sup>20</sup> /fx (250 ms) 2 <sup>17</sup> /fx (31.3 ms) 2 <sup>15</sup> /fx (7.81 ms) 2 <sup>13</sup> /fx (1.95 ms) –

#### 5.3.3 Watchdog timer enable flag (WDTM)

WDTM is a flag that enables assertion of the reset signal when a overflow occurs.

This flag is set by a bit manipulation instruction. Once this flag has been set, it cannot be cleared by an instruction.

Example To set watchdog timer function

```
SEL MB15 ; or CLR1 MBE
SET1 WDTM
:
SET1 BTM.3 ; Sets bit 3 of BTM to "1"
```

The content of this flag is cleared to 0 when the  $\overline{\text{RESET}}$  signal is asserted.

## Fig. 5-19 Format of Watchdog Timer Enable Flag (WDTM)



## 5.3.4 Operation as basic interval timer

When WDTM is reset to "0", the interrupt request flag (IRQBT) is set by the overflow of the basic interval timer (BT), and the basic interval timer/watchdog timer operates as the basic interval timer. BT is always incremented by the clock supplied by the clock generation circuit and its counting operation cannot be stopped.

Four time intervals at which the interrupt occurs can be selected by BTM (Refer to Fig. 5-18).

By setting bit 3 of BTM to "1", BT and IRQBT can be cleared (command to start the interval timer).

The count value of BT can be read by using an 8-bit manipulation instruction. No data can be written to BT. Start the timer operation as follows (<1> and <2> may be performed simultaneously):

<1> Set interval time to BTM.

<2> Set bit 3 of BTM to "1".

Example	To gen	erate interrupt at intervals of 1.37 ms (at 6.0 MHz) <sup>Note</sup>					
	SET1	MBE					
	SEL	MB15					
	MOV	A, #1111B					
	MOV	BTM, A	; Sets time and starts				
	EI		; Enables interrupt				
	EI	IEBT	; Enables BT interrupt				

Note It is 1.95 ms when operating at 4.19 MHz.

#### 5.3.5 Operation as watchdog timer

The basic interval timer/watchdog timer operates as a watchdog timer that asserts the internal reset signal when an overflow occurs in the basic interval timer (BT), if WDTM is set to "1". However, if the overflow occurs during the oscillation wait time that elapses after the STOP instruction has been released, the reset signal is not asserted. (Once WDTM has been set to "1", it cannot be cleared by any means other than reset.) BT is always incremented by the clock supplied from the clock generation circuit, and its count operation cannot be stopped.

In the watchdog timer mode, a program hang-up is detected by using the interval time at which BT overflows. As this interval time, four values can be selected by using bits 2 through 0 of BTM (Refer to **Fig. 5-18**). Select the interval time best-suited to detecting any hang-up that may occur in you system. Set an interval time, divide the program into several modules that can be executed within the set interval time, and execute an instruction that clears BT at the end of each module. If this instruction that clears BT is not executed within the set interval time (in other words, if a module of the program is not normally executed, i.e., if a hang-up occurs), BT overflows, the internal reset signal is asserted, and the program is terminated forcibly. Consequently, asserting of the internal reset signal indicates occurrence and detection of a program hang-up.

Set the watchdog timer as follows (<1> and <2> may be performed simultaneously):

<1> Set interval time to BTM.

- <2> Set bit 3 of BTM to "1".
  Initial setting
  <3> Set WDTM to "1".
- <4> After setting <1> through <3> above, set bit 3 of BTM to "1" within the interval time.

Example To use the μPD754202 as a watchdog timer with a time interval of 5.46 ms (at 6.0 MHz).<sup>Note</sup> Divide the program into several modules, each of which is completed within the set time of BTM (5.46 ms), and clear BT at the end of each module. If a hang-up occurs, BT is not cleared within the set time. As a result, BT overflows, and the internal reset signal is asserted.

Initial setting:	SET1	MBE	
	SEL	MB15	
	MOV	A, #1101B	
	MOV	BTM, A	; Sets time and starts
	SET1	WDTM	; Enables watchdog timer
	:		

(After that, set bit 3 of BTM to "1" every 5.46 ms.)



Note It is 7.81 ms when operating at 4.19 MHz.
#### 5.3.6 Other functions

The basic interval timer/watchdog timer has the following functions, regardless of the operations as the basic interval timer or watchdog timer:

- <1> Selects and counts wait time after standby mode has been released
- <2> Reads count value

## (1) Selecting and counting wait time after STOP mode has been released

When the STOP mode has been released, a wait time elapses during which the operation of the CPU is stopped until the basic interval timer (BT) overflows, so that oscillation of the system clock becomes stabilized. The wait time that elapses after the RESET signal has been asserted is fixed by the mask option. When the STOP mode is released by an interrupt, however, the wait time can be selected by BTM. The wait time in this case is the same as the interval time shown in Fig. 5-18. Set BTM before setting the STOP mode (for details, refer to CHAPTER 7 STANDBY FUNCTION).

Example
To set a wait time of 5.46 ms that elapses when the STOP mode has been released by an interrupt (at 6.0 MHz)<sup>Note</sup>

SET1
MBE

SEL
MB15

MOV
A, #1101B

MOV
BTM, A
; Sets time

STOP
; Sets STOP mode

NOP
Image: State Stat

Note It is 7.81 ms when operating at 4.19 MHz.

## (2) Reading count value

The count value of the basic interval timer (BT) can be read by using an 8-bit manipulation instruction. No data can be written to the basic interval timer.

Caution To read the count value of BT, execute the read instruction two times to prevent undefined data from being read while the count value is updated. Compare the two read values. If the values are similar, take the latter value as the result. If the two values are completely different, redo from the beginning.

Example To read count value of BT

	SET1	MBE
	SEL	MB15
	MOV	HL, #BT ; Sets address of BT to HL
LOOP:	MOV	XA, @HL ; Reads first time
	MOV	BC, XA
	MOV	XA, @HL ; Reads second time
	SKE	XA, BC
	BR	LOOP

## 5.4 Timer Counter

The  $\mu$ PD754202 incorporates three timers. Timer counter has the following functions.

- (a) Programmable interval timer operation
- (b) Square wave output of any frequency to PTO0-PTO2 pins
- (c) Count value read function

The timer can operate in the following four modes as set by the mode register.

## Table 5-6 Mode List

Mode	Channel 0	Channel 1	Channel 2	TM11	TM10	TM21	TM20	Refer to
8-bit timer counter mode	0	0	0	0	0	0	0	5.4.2
PWM pulse generator mode	×	×	0	0	0	0	1	5.4.3
16-bit timer counter mode	×	× 0		1	0	1	0	5.4.4
Carrier generator mode	×	(	)	0	0	1	1	5.4.5

**Remark** ×: Corresponding function is not available.

## 5.4.1 Configuration of timer counter

Its configuration is shown in Figs. 5-20 through 5-22.

Fig. 5-20 Block Diagram of Timer Counter (Channel 0) \*



Note Execution of the instruction

Caution When setting TM0, be sure to set bits 0 and 1 to 0.



Note Execution of the instruction



## Fig. 5-22 Block Diagram of Timer Counter (Channel 2)

Note Execution of the instruction

Caution When setting TC2, be sure to set bit 7 to 0.

### (1) Timer counter mode registers (TM0, TM1, TM2)

A timer counter mode register (TMn) is an 8-bit register that controls the corresponding timer counter. Figs. 5-23 through 5-25 show the formats of the various mode registers.

The timer counter mode register is set by an 8-bit memory manipulation instruction.

Bit 3 of this register is a timer start bit and can be manipulated in 1-bit units independently of the other bits. This bit is automatically reset to "0" when the timer starts operating.

All the bits of the timer counter mode register are cleared to "0" when the RESET signal is asserted.

Examples 1. To start timer in interval timer mode of CP = 5.86 kHz (at 6.0 MHz)<sup>Note</sup>

SEL	MB15	; or CLR1 MBE
MOV	XA, #01001100B	
MOV	TMn, XA	; TMn $\leftarrow$ 4CH

2. To restart timer according to setting of timer counter mode register

SEL	MB15	; or CLR1 MBE
SET1	TMn.3	; TMn.bit3 $\leftarrow$ 1

Note CP = 4.10 kHz when operating at 4.19 MHz.

**Remark** n = 0-2

### Fig. 5-23 Format of Timer Counter Mode Register (Channel 0)

Address	7	6	5	4	3	2	1	0	Symbol
FA0H	-	TM06	TM05	TM04	TM03	TM02	0 <sup>Note</sup>	0 <sup>Note</sup>	TM0

## Count pulse (CP) select bit

fx =	6.0	MHz	

TM06	TM05	TM04	Count pulse (CP)
1	0	0	fx/2 <sup>10</sup> (5.86 kHz)
1	0	1	fx/2 <sup>8</sup> (23.4 kHz)
1	1	0	fx/2 <sup>6</sup> (93.8 kHz)
1	1	1	fx/2 <sup>4</sup> (375 kHz)
Others			Setting prohibited

#### fx = 4.19 MHz

TM06	TM05	TM04	Count pulse (CP)
1	0	0	fx/2 <sup>10</sup> (4.10 kHz)
1	0	1	fx/2 <sup>8</sup> (16.4 kHz)
1	1	0	fx/2 <sup>6</sup> (65.5 kHz)
1	1	1	fx/2 <sup>4</sup> (262 kHz)
Others	5		Setting prohibited

## Timer start command bit

TM03	Clears counter and IRQT0 flag when "1" is written. Starts count operation if bit 2 is set to "1".	
11103	if bit 2 is set to "1".	

#### **Operation mode**

TM02	Count operation			
0	Stops (count value retained)			
1	Count operation			

Note When setting TM0, be sure to set bits 0 and 1 to 0.

Caution After a reset, all bits of TM0 become "0", therefore when operating the timer it is necessary to set the count pulse value first. Moreover, when any value other than the above is written to CP, the count pulse set becomes 0 and TM0 does not operate as a timer.

## Fig. 5-24 Format of Timer Counter Mode Register (Channel 1) (1/2)

Address	7	6	5	4	3	2	1	0	Symbol
FA8H	-	TM16	TM15	TM14	TM13	TM12	TM11	TM10	TM1

## Count pulse (CP) select bit

#### fx = 6.0 MHz TM16 TM15 TM14 Count pulse (CP) 0 1 0 Overflow of timer counter (channel 2) fx/2<sup>5</sup> (188 kHz) 0 1 1 fx/2<sup>12</sup> (1.46 kHz) 1 0 0 fx/2<sup>10</sup> (5.86 kHz) 1 0 1 fx/2<sup>8</sup> (23.4 kHz) 1 1 0 fx/2<sup>6</sup> (93.8 kHz) 1 1 1 Setting prohibited Others

## fx = 4.19 MHz

TM16	TM15	TM14	Count pulse (CP)
0	1	0	Overflow of timer counter (channel 2)
0	1	1	fx/2 <sup>5</sup> (131 kHz)
1	0	0	fx/2 <sup>12</sup> (1.02 kHz)
1	0	1	fx/2 <sup>10</sup> (4.10 kHz)
1	1	0	fx/2 <sup>8</sup> (16.4 kHz)
1	1	1	fx/2 <sup>6</sup> (65.5 kHz)
Others			Setting prohibited

#### Timer start command bit

TM12	Clears counter and IRQT1 flag when "1" is written. Starts count operation
111113	if bit 2 is set to "1".

#### **Operation mode**

TM12	Count operation		
0	Stops (count value retained)		
1	Count operation		

#### Fig. 5-24 Format of Timer Counter Mode Register (Channel 1) (2/2)

Operation mode select bit

TM11	TM10	Mode
0	0	8-bit timer counter mode <sup>Note</sup>
1	0	16-bit timer counter mode
Others		Setting prohibited

**Note** This mode is used as a carrier generator mode when used in combination with TM20, TM21 (=11) of timer counter mode register (channel 2).

Caution After a reset, all bits of TM1 become "0", therefore when operating the timer it is necessary to set the count pulse value first. Moreover, when any value setting prohibited is set, the count pulse set becomes 0 and TM0 does not operate as a timer.

## Fig. 5-25 Format of Timer Counter Mode Register (Channel 2) (1/2)

Address	7	6	5	4	3	2	1	0	Symbol
F90H	-	TM26	TM25	TM24	TM23	TM22	TM21	TM20	TM2

#### Count pulse (CP) select bit

fx = 6.0	x = 6.0 MHz							
TM26	TM25	TM24	Count pulse (CP)					
0	1	0	fx/2 (3.0 MHz)					
0	1	1	fx (6.0 MHz)					
1	0	0	fx/2 <sup>10</sup> (5.86 kHz)					
1	0	1	fx/2 <sup>8</sup> (23.4 kHz)					
1	1	0	fx/2 <sup>6</sup> (93.8 kHz)					
1	1	1	fx/2 <sup>4</sup> (375 kHz)					
Others			Setting prohibited					

#### fx = 4.19 MHz

TM26	TM25	TM24	Count pulse (CP)
0	1	0	fx/2 (2.10 MHz)
0	1	1	fx (4.19 MHz)
1	0	0	fx/2 <sup>10</sup> (4.10 kHz)
1	0	1	fx/2 <sup>8</sup> (16.4 kHz)
1	1	0	fx/2 <sup>6</sup> (65.5 kHz)
1	1	1	fx/2 <sup>4</sup> (262 kHz)
Others			Setting prohibited

#### Timer start command bit

TM23 Clears counter and IRQT2 flag when "1" is written. Starts count operation if bit 2 is set to "1".

## **Operation mode**

TM22	Count operation
0	Stops (count value retained)
1	Count operation

#### Fig. 5-25 Format of Timer Counter Mode Register (Channel 2) (2/2)

#### Operation mode select bit

TM21	TM20	Mode
0	0	8-bit timer counter mode
0	1	PWM pulse generator mode
1	0	16-bit timer counter mode
1	1	Carrier generator mode

Caution After a reset, all bits of TM2 become "0", therefore when operating the timer it is necessary to set the count pulse value first. Moreover, when any value setting prohibited is set, the count pulse set becomes 0 and TM0 does not operate as a timer.

## (2) Timer counter output enable flags (TOE0, TOE1)

Timer counter output enable flags TOE0 and TOE1 enable or disable output to the PTO0 and PTO1 pins in the timer out F/F (TOUT F/F) status.

The timer out F/F is inverted by a coincidence signal from the comparator. When bit 3 (timer start command bit) of timer counter mode register TM0 or TM1 is set to "1", the timer out F/F is cleared to "0". TOE0, TOE1, and timer out F/F are cleared to "0" when the RESET signal is asserted.

## Fig. 5-26 Format of Timer Counter Output Enable Flag



#### (3) Timer counter control register (TC2)

The timer counter control register (TC2) is an 8-bit register that controls the timer counter (channel 2). Fig. 5-27 shows the format of this register.

This register controls timer output enable carrier generator mode used in combination with the timer counter (channel 1).

TC2 is set by an 8- or 4-bit manipulation instruction and bit manipulation instruction.

All the bits of TC2 are cleared to 0 when the internal reset signal is asserted.

## Fig. 5-27 Format of Timer Counter Control Register

Address	7	6	5	4	3	2	1	0	Symbol
F92H	0 <sup>Note</sup>	-	-	_	TOE2	REMC	NRZB	NRZ	TC2

#### Timer counter output enable flag

TOE2	Timer output
0	Disabled (low level output)
1	Enabled

#### Remote controller output control flag

REMC	Remote controller output
0	Outputs carrier pulse to PTO2 pin when NRZ = 1
1	Outputs high level to PTO2 pin when NRZ = 1

#### No return zero buffer flag

NRZB	Area to store no return zero data to be output next. Transferred to NRZ when interrupt of timer counter (channel 1) occurs
------	--

#### No return zero flag

NRZ	No return zero data				
0	Dutputs low level to PTO2 pin				
1	Outputs carrier pulse to PTO2 pin				

Note When setting TC2, be sure to set bit 7 to 0.

#### 5.4.2 Operation in 8-bit timer counter mode

In this mode, a timer counter is used as an 8-bit timer counter. In this case, the timer counter operates as an 8-bit programmable interval timer or counter.

## (1) Register setting

In the 8-bit timer counter mode, the following four registers are used:

- Timer counter mode register (TMn)
- Timer counter control register (TC2)<sup>Note</sup>
- Timer counter count register (Tn)
- Timer counter modulo register (TMODn)

Note Channels 0 and 1 of the timer counter use the timer counter output enable flags (TOE0 and TOE1).

## (a) Timer counter mode register (TMn)

In the 8-bit timer counter mode, set TMn as shown in Fig. 5-28 (for the format of TMn, refer to **Figs. 5-**23 through **5-25**).

TMn is manipulated by an 8-bit manipulation instruction. Bit 3 is a timer start command bit which can be manipulated in 1-bit units. This bit is automatically cleared to 0 when the timer starts operating. TMn is cleared to 00H when the internal reset signal is asserted.

Remark n = 0-2

## Fig. 5-28 Setting of Timer Counter Mode Register (1/3)

## (a) Timer counter (channel 0)

Address	7	6	5	4	3	2	1	0	Symbol
FA0H	-	TM06	TM05	TM04	TM03	TM02	0 <sup>Note</sup>	0 <sup>Note</sup>	TM0

## Count pulse (CP) select bit

TM06	TM05	TM04	Count pulse (CP)
1	0	0	fx/2 <sup>10</sup>
1	0	1	fx/2 <sup>8</sup>
1	1	0	fx/2 <sup>6</sup>
1	1	1	fx/2 <sup>4</sup>
Others	5		Setting prohibited

#### Timer start command bit

TM03 Clears counter and IRQ10 flag when "1" is written. Starts count operation if bit 2 is set to "1".	
--	--

## **Operation mode**

TM02	Count operation					
0	Stops (count value retained)					
1	Count operation					

Note When setting TM0 be sure to set bits 0 and 1 to 0.

## Fig. 5-28 Setting of Timer Counter Mode Register (2/3)

(b) Timer counter (channel 1)

Address	7	6	5	4	3	2	1	0	Symbol
FA8H	-	TM16	TM15	TM14	TM13	TM12	TM11	TM10	TM1

## Count pulse (CP) select bit

TM16	TM15	TM14	Count pulse (CP)
0	1	0	Overflow of timer counter (channel 2)
0	1	1	fx/2 <sup>5</sup>
1	0	0	fx/2 <sup>12</sup>
1	0	1	fx/2 <sup>10</sup>
1	1	0	fx/2 <sup>8</sup>
1	1	1	fx/2 <sup>6</sup>
Others			Setting prohibited

#### Timer start command bit

TM12	Clears counter and IRQT1 flag when "1" is written. Starts count operation
111113	if bit 2 is set to "1".

## Operation mode

TM12	Count operation						
0	Stops (count value retained)						
1	Count operation						

#### Operation mode select bit

TM11	TM10	Mode
0	0	8-bit timer counter mode

## Fig. 5-28 Setting of Timer Counter Mode Register (3/3)

## (c) Timer counter (channel 2)

Address	7	6	5	4	3	2	1	0	Symbol
F90H	-	TM26	TM25	TM24	TM23	TM22	TM21	TM20	TM2

## Count pulse (CP) select bit

TM26	TM25	TM24	Count pulse (CP)
0	1	0	fx/2
0	1	1	fx
1	0	0	fx/2 <sup>10</sup>
1	0	1	fx/2 <sup>8</sup>
1	1	0	fx/2 <sup>6</sup>
1	1	1	fx/2 <sup>4</sup>
Others			Setting prohibited

#### Timer start command bit

TM23	Clears counter and IRQT2 flag when "1" is written. Starts count operation
	if bit 2 is set to "1".

## **Operation mode**

TM22	Count operation
0	Stops (count value retained)
1	Count operation

## Operation mode select bit

TM21	TM20	Mode
0	0	8-bit timer counter mode

#### (b) Timer counter control register (TC2)

In the 8-bit timer counter mode, set TC2 as shown in Fig. 5-29 (for the format of TC2, refer to **Fig. 5-27** Format of Timer Counter Control Register).

TC2 is manipulated by an 8- or 4-bit, or bit manipulation instruction.

The value of TC2 is cleared to 00H when the internal reset signal is asserted.

The flags shown in a solid line in the figure below are used in the 8-bit timer counter mode.

Do not use the flags shown by a dotted line in the figure below in the 8-bit timer counter mode (clear these flags to 0).

#### Fig. 5-29 Setting of Timer Counter Control Register

7	(	6	5	4	3	2	1	0	Symbol
0		-			TOE2	REMC	NRZB	NRZ	TC2

#### Timer counter output enable flag

TOE2	Timer output
0	Disabled (low level output)
1	Enabled

#### Fig. 5-30 Setting of Timer Counter Output Enable Flag



## (2) Time setting of timer counter

[Timer set time] (cycle) is calculated by dividing the [contents of modulo register + 1] by the [count pulse (CP) frequency] selected by the mode register.

T (sec) = 
$$\frac{n+1}{f_{CP}}$$
 = (n+1) · (resolution)

where,

T (sec) : timer set time (seconds)

fcp (Hz) : CP frequency (Hz)

n : contents of modulo register (n  $\neq$  0)

Once the timer has been set, interrupt request flag IRQTn is set at the set time interval of the timer.

Table 5-7 shows the resolution of each count pulse of the timer counter and the longest set time (time when FFH is set to the modulo register).

## Table 5-7 Resolution and Longest Set Time (In 8-bit Timer Counter Mode) (1/2) (TM10 = 0, TM11 = 0, TM20 = 0, TM21 = 0)

Mode Register		At 6.0-MHz	z Operation	At 4.19-MHz Operation		
TM06	TM05	TM04	Resolution	Longest set time	Resolution	Longest set time
1	0	0	171 <i>μ</i> s	43.7 ms	244 μs	62.5 ms
1	0	1	42.7 μs	10.9 ms	61.0 <i>μ</i> s	15.6 ms
1	1	0	10.7 μs	2.73 ms	15.3 <i>μ</i> s	3.91 ms
1	1	1	2.67 μs	683 μs	3.81 <i>μ</i> s	977 μs

## (a) 8-bit timer counter (channel 0)

#### (b) 8-bit timer counter (channel 1)

Mode Register		At 6.0-MHz	z Operation	At 4.19-MHz Operation		
TM16	TM15	TM14	Resolution	Longest set time	Resolution	Longest set time
0	1	1	5.33 μs	1.37 ms	7.63 <i>μ</i> s	1.95 ms
1	0	0	683 <i>μ</i> s	175 ms	977 μs	260 ms
1	0	1	171 <i>μ</i> s	43.7 ms	244 μs	62.5 ms
1	1	0	42.7 μs	10.9 ms	61.0 <i>μ</i> s	15.6 ms
1	1	1	10.7 μs	2.73 ms	15.3 <i>μ</i> s	3.91 ms

## Table 5-7 Resolution and Longest Set Time (In 8-bit Timer Counter Mode) (2/2) (TM10 = 0, TM11 = 0, TM20 = 0, TM21 = 0)

Mode Register		At 6.0-MHz	z Operation	At 4.19-MHz Operation		
TM26	TM25	TM24	Resolution	Longest set time	Resolution	Longest set time
0	1	0	333 ns	85.3 μs	477 ns	122 μs
0	1	1	167 ns	42.7 μs	238 ns	61.0 <i>μ</i> s
1	0	0	171 <i>μ</i> s	43.7 ms	244 μs	62.5 ms
1	0	1	42.7 μs	10.9 ms	61.0 <i>μ</i> s	15.6 ms
1	1	0	10.7 μs	2.73 ms	15.3 <i>μ</i> s	3.91 ms
1	1	1	2.67 μs	683 ms	3.81 <i>µ</i> s	977 μs

## (c) 8-bit timer counter (channel 2)

### (3) Timer counter operation (at 8-bit)

The timer counter operates as follows.

Fig. 5-31 shows the configuration when the timer counter operates.

- <1> The count pulse (CP) is selected by the timer counter mode register (TMn) and is input to the timer counter count register (Tn).
- <2> The contents of Tn are compared with those of the timer counter modulo register (TMODn). When the contents of these registers coincide, a coincidence signal is generated, and the interrupt request flag (IRQTn) is set. At the same time, the timer out flip/flop (TOUT F/F) is inverted.

Fig. 5-32 shows the timing of the timer counter operation.

The timer/event counter operation is usually started in the following procedure:

- <1> Set the number of counts to TMODn.
- <2> Sets the operation mode, count pulse, and start command to TMn.

#### Caution Set a value other than 00H to the timer counter modulo register (TMODn).

To use the timer counter output pin (PTOn), set the P3n pin as follows:

- <1> Clear the output latch of P3n.
- <2> Set port 3 in the output mode.
- <3> Disconnect the on-chip pull-up resistor from port 3.
- <4> Set the timer internal counter output enable flag (TOEn) to 1.

**Remark** n = 0-2



## Fig. 5-31 Configuration When Timer Counter Operates

Fig. 5-32 Count Operation Timing



**Remark** m: Set value of the timer counter modulo register n = 0-2

#### (4) Application of 8-bit timer counter mode

As an interval timer that generates an interrupt at 50-ms intervals

- Set the higher 4 bits of the timer counter mode register (TMn) to 0100B, and select 62.5 ms<sup>Note</sup> as the longest set time.
- Set the lower 4 bits of TMn to 1100B.
- The set value of the timer counter modulo register (TMODn) is as follows:

$$\frac{50 \text{ ms}}{244 \ \mu \text{s}} = 205 \leftrightarrows \text{CDH}$$

## <Program example>

SEL	MB15	; or CLR1 MBE
MOV	XA, #0CCH	
MOV	TMODn, XA	; Sets modulo
MOV	XA, #01001100B	
MOV	TMn, XA	; Sets mode and starts timer
EI		; Enables interrupt
EI	IETn	; Enables timer interrupt

**Note** This example applies to the operation at fx = 4.19 MHz. At fx = 6.0 MHz, the longest set time and the interval time are different while the settings are the same.

Remark n = 0-2

#### 5.4.3 Operation in PWM pulse generator mode (PWM mode)

In this mode, the timer counter (channel 2) is used as a PWM pulse generator.

The timer counter operates as an 8-bit PWM pulse generator.

When the timer counter (channel 2) is used as a PWM pulse generator, the timer counters (channel 0 and 1) can be used as 8-bit timer counter.

## (1) Register setting

In the PWM mode, the following five registers are used:

- Timer counter mode register (TM2)
- Timer counter control register (TC2)
- Timer counter count register (T2)
- Timer counter high-level period setting modulo register (TMOD2H)
- Timer counter modulo register (TMOD2)

### (a) Timer counter mode register (TM2)

In the PWM mode, set TM2 as shown in Fig. 5-33 (for the format of TM2, refer to Fig. 5-25 Format of Timer Counter Mode Register (Channel 2)).

TM2 is manipulated by an 8-bit manipulation instruction. Bit 3 is a timer start command bit which can be manipulated in 1-bit units and is automatically cleared to 0 when the timer starts operating. TM2 is also cleared to 00H when the internal reset signal is asserted.

#### Fig. 5-33 Setting of Timer Counter Mode Register

Address	7	6	5	4	3	2	1	0	Symbo
F90H	-	TM26	TM25	TM24	TM23	TM22	TM21	TM20	TM2

## Count pulse (CP) select bit

TM26	TM25	TM24	Count pulse (CP)
0	1	0	fx/2
0	1	1	fx
1	0	0	fx/2 <sup>10</sup>
1	0	1	fx/2 <sup>8</sup>
1	1	0	fx/2 <sup>6</sup>
1	1	1	fx/2 <sup>4</sup>
Others			Setting prohibited

## Timer start command bit

тм23	Clears counter and IRQT2 flag when "1" is written. Starts count operation
111/23	if bit 2 is set to "1".

#### **Operation mode**

TM22	Count operation
0	Stops (count value retained)
1	Count operation

#### Operation mode select bit

TM21	TM20	Mode
0	1	PWM pulse generator mode

**Remark** When the timer counter (channel 2) is used as the PWM pulse generator mode, set 0 to the operation mode select bit TM10 and TM11 of the time counter (channel 1).

#### (b) Timer counter control register (TC2)

In the PWM mode, set TC2 as shown in Fig. 5-34 (for the format of TC2, refer to Fig. 5-27 Format of Timer Counter Control Register).

TC2 is manipulated by an 8-, 4-, or bit manipulation instruction.

TC2 is cleared to 00H when the internal reset signal is asserted.

The flags shown by a solid line in the figure below are used in the PWM mode.

Do not use the flags shown by a dotted line in the PWM mode (set these flags to 0).

## Fig. 5-34 Setting of Timer Counter Control Register



#### Timer counter output enable flag

TOE2	Timer output
0	Disabled (low level output)
1	Enabled

## (2) PWM pulse generator operation

The timer counter (channel 2) in PWM pulse generator mode has two registers, a high-level period setting timer counter modulo register (TMOD2H) and a low-level period setting timer counter modulo register (TMOD2). Fig. 5-35 shows the PWM pulse generator configuration.

Each modulo register inverts its signal when the time set to each elapses. Therefore, pulses output from the PTO0 pin can be set arbitrarily for each modulo register.

The PWM pulse generator operates as follows. It repeats <2> and <3> generating pulses until operation stops.

- <1> A count pulse (CP) is selected by the timer counter mode register (TM2), and is input to the timer counter count register (T2).
- <2> The contents of T2 are compared with those of the high-level period setting timer counter modulo register (TMOD2H). If the contents of the two registers coincide, a coincidence signal is generated, and the timer output flip-flop (TOUT F/F) is inverted. The count compare modulo register is switched to the low-level period setting timer counter modulo

The count compare modulo register is switched to the low-level period setting timer counter modulo register (TMOD2).

- <3> The contents of T2 are compared with those of the timer counter modulo register (TMOD2). When the contents of the two registers coincide, a coincidence signal is generated, and an interrupt request flag (IRQT2) is set. At the same time, TOUT F/F is inverted. Then the count compare modulo register is switched to the high-level period setting timer counter modulo register (TMOD2H).
- <4> The operations <2> and <3> are alternately repeated, and pulse wave form is generated.

Fig. 5-36 shows the timing of the PWM pulse generator operation.

The PWM pulse generator operation is usually started in the following procedure:

- <1> Set the number of counts of high-level width to TMOD2H.
- <2> Sets the number of low-level width to TMOD2.
- <3> Set an operation mode, count pulse, and start command to TM2.

# Caution Set a value other than 00H to the timer counter modulo register (TMOD2) and high-level period setting timer counter modulo register (TMOD2H).

To use the timer counter output pin (PTO2), set the P32 pin as follows:

- <1> Clear the output latch of P32.
- <2> Set port 3 in the output mode.
- <3> Disconnect the pull-up resistor from port 3.
- <4> Set the timer counter output enable flag (TOE2) to 1.



#### Fig. 5-35 PWM Pulse Generator Operating Configuration

Note This is IRQT2 set signal. It is only set when TMOD2 matches with T2.

## Fig. 5-36 PWM Pulse Generator Operating Timing



Timer counter (channel 2) operation and carrier clock (Modulo register H (TMOD2H) = 1, modulo register (TMOD2) = k)

#### (3) Application of PWM mode

To output a pulse with a frequency of 38.0 kHz (cycle of 26.3  $\mu$ s) and a duty factor of 1/3 to the PTO2 pin

- Set the higher 4 bits of the timer counter mode register (TM2) to 0011B and select 61.0 μs<sup>Note</sup> as the longest set time.
- Set the lower 4 bits of TM2 to 1101B, and select the PWM mode and count operation, and issue the timer start command.
- Set the timer counter output enable flag (TOE2) to "1" to enable timer output.
- Set the high-level period setting timer counter modulo register (TMOD2H) as follows:

 $\frac{1}{3} \cdot \frac{26.3 \ \mu \text{s}}{238 \ \text{ns}} -1 = 36.8 - 1 = 36 = 24 \text{H}$ 

• The set value of the timer counter modulo register (TMOD2) is as follows:

$$\frac{2}{3} \cdot \frac{26.3 \ \mu s}{238 \ ns} -1 = 73.7 - 1 = 73 = 49H$$

#### <Program example>

SEL	MB15	; or CLR1 MBE
SET1	TOE2	; Enables timer output
MOV	XA, #024H	
MOV	TMOD2H, XA	; Sets modulo (high-level period)
MOV	XA, #49H	
MOV	TMOD2, XA	; Sets modulo (low-level period)
MOV	XA, #00111101B	
MOV	TM2, XA	; Sets mode and starts timer

**Note** This example applies to the operation at fx = 4.19 MHz. At fx = 6.0 MHz, the cycles are different while the settings are the same.

#### 5.4.4 Operation in 16-bit timer counter mode

In this mode, two timer counter channels, 1 and 2, are used in combination to implement 16-bit programmable interval timer or event timer operation.

### (1) Register setting

In the 16-bit timer counter mode, the following seven registers are used:

- Timer counter mode registers TM1 and TM2
- Timer counter control register TC2<sup>Note</sup>
- Timer count registers T1 and T2
- Timer count modulo registers TMOD1 and TMO2

Note Timer counter channel 1 uses the timer counter output enable flag (TOE1).

## (a) Timer counter mode registers (TM1 and TM2)

In the 16-bit timer counter mode, TM1 and TM2 are set as shown in Fig. 5-37 (for the formats of TM1 and TM2, refer to Fig. 5-24 Format of Timer Counter Mode Register (Channel 1) and Fig. 5-25 Format of Timer Counter Mode Register (Channel 2)).

TM1 and TM2 are manipulated by an 8-bit manipulation instruction. Bit 3 of these registers is a timer start command bit that can be manipulated in 1-bit units and is automatically cleared to 0 when the timer starts operating.

TM1 and TM2 are cleared to 00H when the internal reset signal is asserted.

The flags shown by a solid line in Fig. 5-36 are used in the 16-bit timer counter mode.

Do not use the flags shown by a dotted line in the 16-bit timer counter mode (clear these flags to 0).

## Fig. 5-37 Setting of Timer Counter Mode Registers



## Count pulse (CP) select bit

TMn6	TMn5	TMn4	TM1	TM2
0	1	0	Overflow of count register (T2)	fx/2
0	1	1	fx2 <sup>5</sup>	fx
1	0	0	fx/2 <sup>12</sup>	fx/2 <sup>10</sup>
1	0	1	fx/2 <sup>10</sup>	fx/2 <sup>8</sup>
1	1	0	fx/2 <sup>8</sup>	fx/2 <sup>6</sup>
1	1	1	fx/2 <sup>6</sup>	fx/2 <sup>4</sup>
Others			Setting prohibited	

#### Timer start command bit

	Clears counter and IRQTn flag when "1" is written. Starts count operation
1 11/23	if bit 2 is set to "1".

## **Remark** n = 1, 2

#### Operation mode

TM22	Count operation
0	Stops (count value retained)
1	Count operation

## Operation mode select bit

TM21	TM20	TM11	TM10	Mode
1	0	1	0	16-bit timer counter mode

#### (b) Timer counter control register (TC2)

In the 16-bit timer counter mode, set TC2 as shown in Fig. 5-38 (for the format of TC2, refer to **Fig. 5-27** Format of Timer Counter Control Register).

TC2 is manipulated by an 8-, 4-, or bit manipulation instruction.

TC2 is cleared to 00H when the internal reset signal is asserted.

The flags shown by a solid line in Fig. 5-38 are used in the 16-bit timer counter mode.

Do not use the flags shown by a dotted line in the 16-bit timer counter mode (clear these flags to 0).

## Fig. 5-38 Setting of Timer Counter Control Register

7	6	5	4	3	2	1	0	Symbol
0			 	TOE2	REMC	NRZB	NRZ	TC2

## Timer counter output enable flag

TOE2	Timer Output			
0	Disabled (low level output)			
1	Enabled			

## (2) Time setting of timer counter

[Timer set time] (cycle) is calculated by dividing the [contents of modulo register + 1] by the [count pulse (CP) frequency] selected by the mode register.

T (sec) = 
$$\frac{n+1}{f_{CP}}$$
 = (n + 1) · (resolution)

where,

T (sec) : timer set time (seconds)

fcp (Hz) : CP frequency (Hz)

n : contents of modulo register (n  $\neq$  0)

Once the timer has been set, interrupt request flag IRQT2 is set at the set time interval of the timer.

Table 5-8 shows the resolution of each count pulse of the timer counter and the longest set time (time when FFH is set to the modulo registers 1 and 2).

Mode Register			Iz Operation	At 4.19-MHz Operation		
TM25	TM24	Resolution	Longest Set Time	Resolution	Longest Set Time	
1	0	333 ns	21.8 ms	477 ns	31.3 ms	
1	1	167 ns	10.9 ms	238 ns	15.6 ms	
0	0	171 <i>μ</i> s	11.2 s	244 μs	16.0 s	
0	1	42.7 μs	2.80 s	61.0 <i>μ</i> s	4.0 s	
1	0	10.7 <i>μ</i> s	699 ms	15.3 <i>μ</i> s	1.0 s	
1	1	2.67 μs	175 ms	3.81 <i>μ</i> s	250 ms	
-	TM25     1     0     0     1     0     1     1     1     1     1     1     1     1     1     1     1     1     1     1	TM25   TM24     1   0     1   1     0   0     0   1     1   0     0   1     1   0     1   1     1   1     1   1     1   1     1   1     1   1	TM25   TM24   Resolution     1   0   333 ns     1   1   167 ns     0   0   171 μs     0   1   42.7 μs     1   0   10.7 μs     1   1   2.67 μs	TM25   TM24   Resolution   Longest Set Time     1   0   333 ns   21.8 ms     1   1   167 ns   10.9 ms     0   0   171 μs   11.2 s     0   1   42.7 μs   2.80 s     1   0   10.7 μs   699 ms     1   1   2.67 μs   175 ms	TM25   TM24   Resolution   Longest Set Time   Resolution     1   0   333 ns   21.8 ms   477 ns     1   1   167 ns   10.9 ms   238 ns     0   0   171 μs   11.2 s   244 μs     0   1   42.7 μs   2.80 s   61.0 μs     1   0   10.7 μs   699 ms   15.3 μs     1   1   2.67 μs   175 ms   3.81 μs	

Table 5-8 Resolution and Longest Set Time (16-bit timer counter mode) (TM10 = 0, TM11 = 1, TM20 = 0, TM21 = 1)

#### (3) Timer counter operation (at 16-bit)

The timer counter operates as follows.

Fig. 5-39 shows the configuration when the timer counter operates.

- <1> The count pulse (CP) is selected by the timer counter mode registers TM1 and TM2 and is input to timer counter count register T2. The overflow of T2 is input to timer counter count register T1.
- <2> The contents of T1 are compared with those of timer counter modulo register TMOD1. When the contents of these registers coincide, a coincidence signal is generated.
- <3> The contents of T2 are compared with those of timer counter modulo register TMOD2. When the contents of these registers coincide, a coincidence signal is generated.
- <4> If the coincidence signals in <2> and <3> overlap, interrupt request flag IRQT2 is set. At the same time, timer out flip-flop TOUT F/F is inverted.

Fig. 5-40 shows the operation timing of the timer counter operation.

The timer counter operation is usually started by the following procedure:

- <1> Set the higher 8 bits of the number of counts 16 bits wide to TMOD1.
- <2> Set the lower 8 bits of the number of counts 16 bits wide to TMOD2.
- <3> Set the count pulse to TM1.
- <4> Set the operation mode, count pulse, and start command to TM2.

## Caution Set a value other than 00H to the timer counter modulo register TMOD2. Also, set "0" to IET1.

To use timer counter output pin PTO2, set the P32 pin as follows:

- <1> Clear the output latch of P32.
- <2> Set port 3 in the output mode.
- <3> Disconnect the internal pull-up resistor from port 3.
- <4> Set timer counter output enable flag TOE2 to 1.



Fig. 5-39 Configuration When Timer Counter Operates

Fig. 5-40 Timing of Count Operation



Remark m: Set value of the timer counter modulo register (TMOD1) n: Set value of the timer counter modulo register (TMOD2)

#### (4) Application of 16-bit timer counter mode

#### As an interval timer that generates an interrupt at 5-sec intervals

- Set the higher 4 bits of the timer counter mode register (TM1) to 0010B, and select the overflow of timer counter count register (T2).
- Set the higher 4 bits of TM2 to 0100B and select 16.0 sec<sup>Note</sup> as the longest set time.
- Set the lower 4 bits of TM1 to 0010B and select the 16-bit timer counter mode.
- Set the lower 4 bits of TM2 to 1110B, select the 16-bit timer counter mode and count operation. Then, issue the timer start command.
- The set values of the timer counter modulo registers (TMOD1 and TMOD2) are as follows:

$$\frac{5 \text{ sec}}{244 \ \mu \text{s}} = 20491.8 - 1 = 500 \text{BH}$$

### <Program example>

SEL	MB15	;	or CLR1 MBE
MOV	XA, #050H		
MOV	TMOD1, XA	;	Sets modulo (higher 8 bits)
MOV	XA, #00B		
MOV	TMOD2, XA	;	Sets modulo (lower 8 bits)
MOV	XA, #00100010B		
MOV	TM1, XA	;	Sets mode
MOV	XA, #01001110B		
MOV	TM2, XA	;	Sets mode and starts timer
DI	IET1	;	Disables timer (channel 1) interrupt
EI		;	Enables interrupts
EI	IET2	;	Enables timer (channel 2) interrupt

**Note** This example applies to the operation at fx = 4.19 MHz. At fx = 6.0 MHz, the longest set time and interval time are different while the settings are the same.
## 5.4.5 Operation in carrier generator mode (CG mode)

In the PWM mode, timer counter channels 1 and 2 operate in combination to implement an 8-bit carrier generator operation.

When using CG mode, use it in combination with channel 1 and channel 2 of timer counter.

Timer counter channel 1 generates a remote controller signal.

Timer counter channel 2 generates a carrier clock.

# (1) Register setting

In the CG mode, the following eight registers are used:

- Timer counter mode registers TM1 and TM2
- Timer counter control register TC2Note
- Timer counter count registers T1 and T2
- Timer counter modulo registers TMOD1 and TMOD2
- Timer counter high-level period setting modulo register TMOD2H

Note Timer counter channel 1 uses the timer counter output enable flag (TOE1).

(a) Timer counter mode registers (TM1 and TM2)

In the CG mode, set TM1 and TM2 as shown in Fig. 5-41 (for the formats of TM1 and TM2, refer to Fig. 5-24 Format of Timer Counter Mode Register (Channel 1) and Fig. 5-25 Format of Timer Counter Mode Register (Channel 2)).

TM1 and TM2 are manipulated by an 8-bit manipulation instruction. Bit 3 of TM1 and TM2 is timer start command bit which can be manipulated in 1-bit units and is automatically cleared to 0 when the timer starts operating.

TM1 and TM2 are also cleared to 00H when the internal reset signal is asserted.

## Fig. 5-41 Setting of Timer Counter Mode Register



#### Count pulse (CP) select bit

TMn6	TMn5	TMn4	TM1	TM2
0	1	0	Carrier clock input	fx/2
0	1	1	fx/2 <sup>5</sup>	fx
1	0	0	fx/2 <sup>12</sup>	fx/2 <sup>10</sup>
1	0	1	fx/2 <sup>10</sup>	fx/2 <sup>8</sup>
1	1	0	fx/2 <sup>8</sup>	fx/2 <sup>6</sup>
1	1	1	fx/2 <sup>6</sup>	fx/2 <sup>4</sup>
Others			Setting prohibited	

#### Timer start command bit

TMn3 Clears counter and IRQTn flag when "1" is written. Starts count operation if bit 2 is set to "1".

#### **Operation mode**

TMn2	Count operation
0	Stops (count value retained)
1	Count operation

# Operation mode select bit

TM21	TM20	TM11	TM10	Mode
1	1	0	0	Carrier generator mode

**Remark** n = 1, 2

# (b) Timer counter control register (TC2)

In the CG mode, set the timer counter output enable flag (TOE1) and TC2 as shown in Figs. 5-42 and 5-43 (for the format of TC2, refer to **Fig. 5-27** Format of Timer Counter Control Register).

TOE1 is manipulated by a bit manipulation instruction. TC2 is manipulated by an 8-, 4-, or bit manipulation instruction.

TOE1 and TC2 are cleared to 00H when the internal reset signal is asserted. The flags shown by a solid line in the figure below are used in the CG mode. Do not use the flags shown by a dotted line in the CG mode (clear these flags to 0).

# Fig. 5-42 Setting of Timer Counter Output Enable Flag



#### Fig. 5-43 Setting of Timer Counter Control Register



#### Remote controller output control flag

REMC	Remote controller output
0	Outputs carrier pulse to PTO2 pin when NRZ = 1
1	Outputs high level to PTO2 pin when NRZ = 1

#### No return zero buffer flag

	Area to store no return zero data to be output next. Transferred to NRZ					
INKZD	when timer counter (channel 1) interrupt occurs					

#### No return zero flag

NRZ	No return zero data
0	Outputs low level to PTO2 pin (Carrier clock stopped)
1	Outputs carrier pulse to PTO2 pin

#### (2) Carrier generator operation

The carrier generator operation is performed as follows. Fig. 5-44 shows the configuration of the timer counter in the carrier generator mode.

#### (a) Timer counter (channel 1) operation

The timer counter (channel 1) in carrier generator mode determines the time required to output the carrier clock generated by the timer counter (channel 2) to the PTO2 pin, and the time to stop the output. Moreover, the overflow time of the timer counter (channel 1) determines the interval of loading from the no return zero buffer flag (NRZB) of the timer counter (channel 2) to the no return zero flag (NRZ).

- <1> A count pulse (CP) is selected by the timer counter mode register (TM1), and is input to the timer counter count register (T1).
- <2> The contents of T1 are compared with those of the timer counter modulo register (TMOD1). When the contents of the two registers coincide, an interrupt request flag (IRQT1) is set. At the same time, the timer out flip-flop (TOUT F/F) is inverted, and generates reload signal from NRZB to NRZ.

#### (b) Timer counter (channel 2) operation

The timer counter (channel 2) in carrier generator mode generates the carrier clock to be output to the PTO2 pin.

Moreover, according to an overflow signal of the timer counter (channel 1), it reloads from the no return zero buffer flag (NRZB) to the no return zero flag (NRZ).

NRZ determines whether the carrier clock generated should be output to the PTO2 pin or not.

Operation of the timer counter (channel 2) is carried out according to the following procedure. The timer counter repeats <2> and <3> generating carrier waves until operation stops.

- <1> A count pulse (CP) is selected by the timer counter mode register (TM2), and is input to the timer counter count register (T2).
- <2> The contents of T2 are compared with those of the high-level period setting timer counter modulo register (TMOD2H). If the contents of the two registers coincide, a coincidence signal is generated, and the timer output flip-flop (TOUT F/F) is inverted. At the same time, the count comparison timer counter modulo register is switched to the low-level period setting timer counter modulo register (TMOD2).
- <3> The contents of T2 are compared with those of the timer counter modulo register (TMOD2). When the contents of the two registers coincide, a coincidence signal is generated, and an interrupt request flag (IRQT2) is set. At the same time, TOUT F/F is inverted and the count comparison timer counter modulo register is switched to the high-level period setting timer counter modulo register (TMOD2H).
- <4> The operations <2> and <3> are repeated.
- <5> The no return zero data is reloaded from NRZB to NRZ when timer counter channel 1 generates an interrupt.
- <6> A carrier clock or high level is output when NRZ is set to 1 by the remote controller output flag (REMC). When NRZ = 0, a low level is output.

Fig. 5-45 shows the timing of the carrier generator operation.

The carrier generator operation is usually started by the following procedure:

- <1> Set the number of high-level width of the carrier clock to TMOD2H.
- <2> Set the number of low-level width of the carrier clock to TMOD2.
- <3> Set the output waveform to REMC.
- <4> Set the operation mode, count pulse, and start command to TM2.
- <5> Set the number of counts of NRZ switching timing to TMOD1.
- <6> Set the operation mode, count pulse, and start command to TM1.
- <7> Set the no return zero data to be output next to NRZB before timer counter channel 1 generates an interrupt.

# Caution Set a value other than 00H to the timer counter modulo registers (TMOD1, TMOD2, and TMOD2H).

To use the timer counter output pin (PTO1), set the P31 pin as follows:

- <1> Clear the output latch of P31.
- <2> Set port 3 in the output mode.
- <3> Disconnect the internal pull-up resistor from port 3.
- <4> Set the timer counter output enable flag (TOE1) to 1.



Fig. 5-44 Configuration in Carrier Generator Mode

# Fig. 5-45 Carrier Generator Operation Timing

# <1> Timer (channel 2) operation and carrier clock (Modulo register H (TMOD2H) = i, Modulo register (TMOD2) = k)



# <2> Carrier clock, timer (channel 1), NRZB, NRZ, and PTO2 pin (Modulo register (TMOD1) = n, Timer (channel 1) count pulse = Carrier clock)

Carrier clock						
Timer counter count register (T1)	n 0 1 2	{}n1 ⊓		n–1 n	0 1	2 3
		))	))			
No return zero buffer flag (NRZB)	1	0		1		0
		)	))			
vo return zero flag (NRZ)	0 1	,, ,)	0			1
、 <i>,</i> ,		)		,		
PTO2 pin			زر المحمد			

**Remark** If a timer (channel 1) interrupt is generated when the PTO2 pin is low and the carrier clock is high (NRZ = 0, carrier clock = high level), the carrier is output to the PTO2 pin from the pulse after the carrier clock.

If a timer (channel 1) interrupt is generated when the PTO2 pin is high and the carrier clock is high (NRZ = 1, carrier clock = high level), the PTO2 pin does not become low until the end of the carrier clock being output.

This processing is performed to keep the width of the high-level pulse output from the PTO2 pin constant regardless of the NRZ switching timing (see figure below).



# (3) Application of CG mode

To use the timer counter as a carrier generator for remote controller signal transmission The examples shown below apply to the operation at fx = 4.19 MHz. At fx = 6.0 MHz, the cycles and signal output periods are different while the settings are the same.

<1> To generate a carrier clock with a frequency of 38.0 kHz (cycle of 26.3 µs) and a duty factor of 1/3

- Set the higher 4 bits of the timer counter mode register (TM2) to 0011B and select 61.0 μs as the longest set time.
- Set the lower 4 bits of TM2 to 1111B, and select the CG mode and count operation. Then, issue the timer start command.
- Set the timer counter output enable flag (TOE2) to "1" to enable timer output.
- Set the high-level period setting timer counter modulo register (TMOD2H) as follows:

$$\frac{1}{3} \cdot \frac{26.3 \,\mu\text{s}}{238 \,\text{ns}} - 1 = 36.8 - 1 = 36 = 24\text{H}$$

• The set value of the timer counter modulo register (TMOD2) is as follows:

$$\frac{2}{3} \cdot \frac{26.3 \ \mu s}{238 \ ns} - 1 = 73.7 - 1 = 73 = 49H$$

## <Program example>

SEL	MB15	;	or CLR1 MBE
MOV	XA, #024H		
MOV	TMOD2H, XA	;	Sets modulo (high-level period)
MOV	XA, #49H		
MOV	TMOD2, XA	;	Sets modulo (low-level period)
MOV	XA, #00111111B		
MOV	TM2, XA	;	Sets mode and starts timer

- <2> To output a leader code with a 9-ms period to output a carrier clock and a 4.5-ms period to output a low level (Refer to the figure below.)
  - Set the higher 4 bits of the timer counter mode register (TM1) to 0110B and select 15.6 ms as the longest set time.
  - Set the lower 4 bits of TM1 to 1100B. Then, select the 8-bit timer counter mode, count operation, and timer start command.
  - The initial set value of the timer counter modulo register (TMOD1) is as follows:

$$\frac{9 \text{ ms}}{61 \mu \text{s}} - 1 = 147.5 - 1 = 147 = 93\text{H}$$

• The set value for rewriting TMOD1 is as follows:

 $\frac{4.5 \text{ ms}}{61 \ \mu \text{s}} - 1 = 73.8 - 1 = 73 = 49\text{H}$ 

- Set the higher 4 bits of TC2 to 0000B.
- Set the lower 4 bits of TC2 to 0000B. The carrier clock is output when no return zero data is "1", and the no return zero data to be output next is cleared to "0".

#### <Program example>

SEL	MB15	;	or CLR1 MBE
MOV	XA, #093H		
MOV	TMOD1, XA	;	Sets modulo (carrier clock output period)
MOV	XA, #0000000B		
MOV	TC2, XA		
SET1	NRZ	;	Sets no return zero data to "1"
MOV	XA, #01101100B		
MOV	TM1, XA	;	Sets mode and starts timer
EI		;	Enables interrupt
EI	IET1	;	Enables interrupt of timer counter channel 1

; <subroutine> MOV XA, #049H MOV TMOD1, XA ; Rewrites modulo (low-level output period) RETI



- <3> To output a custom code with a 0.56-ms period to output a carrier clock when data is "1", a 1.69-ms to output a low level, a 0.56-ms to output a carrier clock when data is "0", and a 0.56-ms period to output a low level (Refer to the figure below.)
  - Set the higher 4 bits of the timer counter mode register (TM1) to 0011B and select 1.95 ms as the longest set time.
  - Set the lower 4 bits of TM1 to 1100B. Then, select the 8-bit timer counter mode, count operation, and timer start command.
  - The initial set value of the timer counter modulo register (TMOD1) is as follows:

 $\frac{0.56 \text{ ms}}{7.64 \ \mu \text{s}} - 1 = 73.3 - 1 = 72 = 48\text{H}$ 

- During the period in which the carrier output of TMOD1 is not performed, processing is executed for the duration of the same as the output period when data is "0" and for the duration three times that of the output period when data is "1" (software repeats three times the period in which carrier output is not performed when data is "0").
- Set the higher 4 bits of TC2 to 0000B.
- Set the lower 4 bits of TC2 to 0000B. The carrier clock is output when the no return zero data is "1". The no return zero data to be output next is cleared to "0".
- Set the transmit data ("0" or "1") to the bit sequential buffer.



# <Program example>

In the following example, it is assumed that the output latch of the PTO2 pin is cleared to "0" and that the output mode has been set. It is also assumed that the carrier clock is generated with the status of the program in the preceding example (2).

; SEND_CA	RIER_DA	TA_PRO	
	SEL	MB15	; or CLR1 MBE
	MOV	HL, #00H	; Sets pointer of BSB (bit sequential buffer) to L.
			Uses H as bit data temporary saving area of BSB
; CG_Init &	Send_1st_	_Data	
	MOV	XA, #48H	
	MOV	TMOD1, XA	; Sets modulo register (carrier clock output period)
	MOV	XA, #00000000B	; Enables output of carrier clock, and initializes NRZB and NRZ to 0
	MOV	TC2, XA	
	SET1	NRZ	; Sets no return zero flag to "1"
	MOV	XA, #01101100B	; Selects count pulse and 8-bit timer counter mode
	MOV	TM1, XA	; Enables timer counter operation and issues timer start command
; Send_1st_	Data		
	CALL	!GET_DATA	; Gets data from BSB
	CALL	!SEND_D_0	; Outputs carrier with data 0 and 1 and first low level output period setting processing
	SKE	H, #1H	; If bit 0 is 1, proceeds to second additional processing of low level output period
	BR	SEND_1_F	; If bit 0 is 0, outputs low level and transfers control to search of next data
	CALL	!SEND_D_1	; Second additional processing of low level output period. Transfers control to data transmission processing of BSB bit 0-F with PTO2 pin outputting low
; SEND_1_F	=:		; Data transmission processing of bit 0-F of BSB
	SET1	NRZB	; Sets NRZB to 1 so that carrier of data to be transmitted next is output by IRQT1 generated next during low level output period of preceding data
	INCS	L	; Counts data being transmitted and ends data transmission when L changes from 0FH to 0H
	BR	LOOP_C_0	
	BR	SEND_END	

LOOP_C_0	SKTCLR	IRQT1	; Waits for low level output of preceding data (confirmation of end of preceding data)
	BR	LOOP_C_0	
			; Starts carrier output
	CLR1	NRZB	; Clears NRZB to 0 in advance so that first low level output is performed by IRQT1 generated next
	CALL	!GET_DATA	
	CALL	!SEND_D_0	
	SKE	H, #1H	; If data gotten is 1, proceeds to second additional process- ing of low level output period (SEND D 1)
	BR	SEND_1_F	; If data is 0, proceeds to transmission processing of next
	CALL	ISEND D 1	
	BR	SEND 1 F	
SEND_END	D :		; Completes transmission of 16 bits of data
; <subroutir< td=""><td>16&gt;</td><td></td><td></td></subroutir<>	16>		
GET_DATA	<b>\</b> :		; Searches data of BSB indicated by @L. Sets value to H
			register
	SKT	BSB0.@L	
	MOV	A, #0	
	MOV	A, #1	
	MOV	H, A	
	RET		
SEND_D_0	1:		; Processing to set carrier output of data 0 and 1 and first low level output
LOOP_1ST	SKTCLR	IRQT1	
	BR	LOOP_1ST	; Waits for carrier output
	RET		; Starts output of first low level
SEND_D_1	:		
	CLR1	NRZB	; Sets second low level output if data is 1
LOOP_2ND	: SKTCLI	R IRQT1	
	BR	LOOP_2ND	; Waits for first low level output
			; Starts second low level output
	CLR1	NRZB	; Sets third low level output
LOOP_3RD	: SKTCLI	R IRQT1	
	BR	LOOP_3RD	; Waits for second low level output
			; Starts third low level output
	RET		

## 5.4.6 Notes on using timer counter

#### (1) Error when timer starts

After the timer has been started (bit 3 of TMn has been set to "1"), the time required for generation of the coincidence, which is calculated by the expression (contents of modulo register + 1)  $\times$  resolution, deviates by up to one clock of count pulse (CP). This is because timer counter count register Tn is cleared asynchronously with CP, as shown below.



If the frequency of CP is greater than one machine cycle, the time required for generation of the coincidence signal, which is calculated by the expression (modulo register contents + 1) × resolution, deviates by up to CP2 clock after the timer has been started (bit 3 of TMn has been set to "1"). This is because Tn is cleared asynchronously with CP, based on the CPU clock, as shown below.



**Remark** n = 0-2

## (2) Note on starting timer

Usually, count register Tn and interrupt request flag IRQTn are cleared when the timer is started (bit 3 of TMn is set to "1"). However, if the timer is in an operation mode, and if IRQTn is set as soon as the timer is started, IRQTn may not be cleared. This does not pose any problem when IRQTn is used as a vector interrupt. In an application where IRQTn is being tested, however, IRQTn is not set after the timer has been started and this poses a problem. Therefore, there is a possibility that the timer could be started as soon as IRQTn is set to 1, either stop the timer once (by clearing the bit 2 of TMn to "0"), or start the timer two times.

Example If there is a possibility that timer could be started as soon as IRQTn is set

SEL	MB15	
MOV	XA, #0	
MOV	TMn, XA	; Stops timer
MOV	XA, #4CH	
MOV	TMn, XA	; Restarts
Or,		
SEL	MB15	
SET1	TMn.3	
SET1	TMn.3	; Restarts

**Remark** n = 0-2

# (3) Notes on changing count pulse

When it is specified to change the count pulse (CP) by rewriting the contents of the timer counter mode register (TMn), the specification becomes valid immediately after execution of the instruction that commands the specification.



A whisker-like CP (<1> or <2 > in the figure below) may be generated depending on the combination of the clocks for changing CP. In this case, a miscount may occur or the contents of the count register (Tn) may be destroyed. To change CP, be sure to set the bit 3 of TMn bit to "1" and restart the timer at the same time.



Remark n = 0-2

# (4) Operation after changing modulo register

The contents of the timer counter modulo register (TMODn) and high-level period setting timer counter modulo register (TMOD2H) are changed as soon as an 8-bit data memory manipulation instruction has been executed.



If the value of TMODn after change is less than the value of the timer counter count register (Tn), Tn continues counting. When an overflow occurs, Tn starts counting again from 0. If the values of TMODn and TMOD2H after the change are less than the values before change (n), it is necessary to restart the timer after changing TMODn and TMOD2H.



## (5) Note on application of carrier generator (on starting)

When the carrier clock is generated, after the timer has been started (by setting bit 3 of TM2 to "1"), the highlevel period of the initial carrier clock may deviate by up to one clock of count pulse (CP) (up to two clocks of CP if the frequency of CP is higher than one machine cycle) from the value calculated by the expression (contents of modulo register + 1) × resolution (for details, refer to (1) Error when timer starts).

To output a carrier as the initial code, if the timer is started (by setting bit 3 of TM2 to "1") after the no return zero flag (NRZ) has been set to "1", the high-level period of the initial carrier clock includes the possibility of an error that may occur when the timer is started.



Therefore, to output a carrier as the initial code, set NRZ to "1" after the timer has been started (by setting bit 3 of TM2 to "1").



#### (6) Notes on application of carrier generator (reload)

To output a carrier to the PTO2 pin, the time required for the initial carrier to be generated deviates up to one clock of carrier clock after reloading (the contents of the no return zero buffer flag (NRZB) are transferred to the no return zero flag (NRZ) by occurrence of the interrupt of timer counter channel 1, and the contents of NRZ are updated to "1").

This is because reloading is performed asynchronously with the carrier clock, as illustrated below in order to hold constant the high-level period of the carrier.

# <lf delay after reloading is minimum>



#### delay after reloading is maximum>



# (7) Notes on application of carrier generator (restarting)

If forced reloading is performed by directly rewriting the contents of the no return zero flag (NRZ) and then the timer is restarted (by setting bit 3 of TM2 to "1") when the carrier clock is high (TOUT F/F holds "1"), the carrier may not be output to the PTO2 pin as shown below.



Likewise, if forced reloading is performed by directly rewriting the contents of NRZ and the timer is restarted (by setting bit 3 of TM2 to "1") when the carrier clock is high (TOUT F/F holds "1"), the high-level period of the carrier output to the PTO2 pin may be extended as shown below.



### 5.5 Bit Sequential Buffer ... 16 bits

The bit sequential buffer (BSB) is a special data memory used for bit manipulation. It can manipulate bits by sequentially changing the address and bit specification. Therefore, this buffer is useful for processing data with a long bit length in bit units.

This data memory is configured of 16 bits and can be addressed by a bit manipulation instruction in the pmem.@L addressing mode. Its bits can be indirectly specified by the L register. The processing can be executed by only incrementing or decrementing the L register in a program loop and by moving the specified bit sequentially.



Fig. 5-46 Format of Bit Sequential Buffer

Remarks 1. The specified bit is moved according to the L register in the pmem.@L addressing mode.2. BSB can be manipulated at any time in the pmem.@L addressing mode, regardless of the specification by MBE and MBS.

The data in this buffer can also be manipulated even in direct addressing mode. By using 1-, 4-, or 8-bit direct addressing mode and pmem.@L addressing mode in combination, 1-bit data can be successively input or output. To manipulate BSB in 8-bit units, the higher and lower 8 bits are manipulated by specifying BSB0 and BSB2.

Example For se	erial output	of the 16-bit da	ta of BUFF1, 2 from bit 0 of port 3
	CLR1	MBE	
	MOV	XA, BUFF1	
	MOV	BSB0, XA	; Sets BSB0, 1
	MOV	XA, BUFF2	
	MOV	BSB2, XA	; Sets BSB2, 3
	MOV	L, #0	
LOOP0:	SKT	BSB0, @L	; Tests specified bit of BSB
	BR	LOOP1	
	NOP		; Dummy (to adjust timing)
	SET1	PORT3.0	; Sets bit 0 of port 3
	BR	LOOP2	
LOOP1:	CLR1	PORT3.0	; Clears bit 0 of port 3
	NOP		; Dummy (to adjust timing)
	NOP		
LOOP2:	INCS	L	; L ← L + 1
	BR	LOOP0	
	RET		

# **CHAPTER 6 INTERRUPT AND TEST FUNCTIONS**

The  $\mu$ PD754202 has five vectored interrupt sources and one test input that can be used for various applications. The interrupt control circuit of the  $\mu$ PD754202 has unique features and can service interrupts at extremely high speed.

# (1) Interrupt function

- (a) Hardware-controlled vectored interrupt functions that can control acknowledgment of an interrupt by using an interrupt enable flag (IExxx) and interrupt master enable flag (IME)
- (b) Any interrupt start address can be set.
- (c) Interrupt nesting function that can specify priority by using an interrupt priority select register (IPS)
- (d) Test function of interrupt request flag (IRQ XXX) (Occurrence of an interrupt can be checked by software.)
- (e) Releases standby mode (The interrupt that is used to release the standby mode can be selected by the interrupt enable flag.)

# (2) Test function

- (a) Checks setting of a test request flag (IRQ2) via software
- (b) Releases standby mode (The test source that releases the standby mode can be selected by the test enable flag.)

# 6.1 Configuration of Interrupt Control Circuit

The interrupt control circuit is configured as shown in Fig. 6-1, and each hardware unit is mapped to the data memory space.

# Fig. 6-1 Block Diagram of Interrupt Control Circuit



Notes 1. Noise eliminator (Standby release is disable when noise eliminator is selected.)

2. The  $\mu$ PD754202 does not have the INT2 pin. Interrupt request flag (IRQ2) is set at the KRn pin falling edge when IM20 = 1 and IM21 = 0.

# 6.2 Types of Interrupt Sources and Vector Table

The  $\mu$ PD754202 has the following five interrupt sources and nesting of interrupts can be controlled by software.

	Interrupt Course	Internal/Evternal	Interrupt	Vectored Interrupt Request Signal	
	Interrupt Source	Internal/External	Priority <sup>Note</sup>	(vector table address)	
INBT	(reference time interval signal from ba-	Internal	1	VRQ1 (0002H)	
	sic interval timer/watchdog timer)				
INT0	(rising edge or falling edge is selected)	External	2	VRQ2 (0004H)	
INTT0	(signal indicating coincidence between	Internal	3	VRQ5 (000AH)	
	count register of timer counter 0 and				
	modulo register)				
INTT1	(signal indicating coincidence between	Internal	4	VRQ6 (000CH)	
	count register of timer counter 1 and				
	modulo register)				
INTT2	(signal indicating coincidence between	Internal			
	count register of timer counter 2 and				
	modulo register)				

Table 6-1 Types of Interrupt Sources

Note If two or more interrupts occur at the same time, the interrupts are processed according to this priority.



Fig. 6-2 Interrupt Vector Table

The priority column in Table 6-1 indicates the priority according to which interrupts are executed if two or more interrupts occur at the same time, or if two or more interrupt requests are kept pending.

Write the start address of interrupt service to the vector table , and the set values of MBE and RBE during interrupt service. The vector table is set by using an assembler directive (VENTn: n = 1, 2, 5, 6).

Example Setting of vector table of INTBT

VENT1	<u>MBE=0,</u>	<u>RBE=0,</u>	<u>GOTOBT</u>
$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$
<1>	<2>	<3>	<4>

- <1> Vector table of address 0002
- <2> Setting of MBE in interrupt service routine
- <3> Setting of RBE in interrupt service routine

<4> Symbol indicating start address of interrupt service routine

Caution The contents described in the operand of VENTn (n = 1, 2, 5, 6) instruction (MBE, RBE, start address) are stored in the vector table address 2n.

Example Setting of vector tables of INTBT and INTTO

VENT1 MBE=0, RBE=0, GOTOBT; INTBT start address

VENT5 MBE=0, RBE=1, GOTOT0; INTT0 start address

#### 6.3 Hardware Controlling Interrupt Function

#### (1) Interrupt request flag and interrupt enable flag

The  $\mu$ PD754202 has the following five interrupt request flags (IRQ×××) corresponding to the respective interrupt sources:

INT0 interrupt request flag (IRQ0) BT interrupt request flag (IRQBT) Timer counter 0 interrupt request flag (IRQT0) Timer counter 1 interrupt request flag (IRQT1) Timer counter 2 interrupt request flag (IRQT2)

Each interrupt request flag is set to "1" when the corresponding interrupt request is generated, and is automatically cleared to "0" when the interrupt service is executed. However, because IRQT1 and IRQT2 share the vector address, these flags are cleared differently from the other flags (refer to **6.6 Service of Interrupts Sharing Vector Address**).

The  $\mu$ PD754202 also has five interrupt enable flags (IE×××) corresponding to the respective interrupt request flags.

INT0 interrupt enable flag (IE0) BT interrupt enable flag (IEBT) Timer counter 0 interrupt enable flag (IET0) Timer counter 1 interrupt enable flag (IET1) Timer counter 2 interrupt enable flag (IET2)

The interrupt enable flag enables the corresponding interrupt when it is "1", and disables the interrupt when it is "0".

If an interrupt request flag is set and the corresponding interrupt enable flag enables the interrupt, a vectored interrupt (VRQn: n = 1, 2, 5, 6) occurs. This signal is also used to release the standby mode.

The interrupt request flags and interrupt enable flags are manipulated by a bit manipulation or 4-bit manipulation instruction. When a bit manipulation instruction is used, the flags can be directly manipulated, regardless of the setting of MBE. The interrupt enable flags are manipulated by the El IE××× and DI IE××× instructions. To test an interrupt request flag, the SKTCLR instruction is usually used.

#### Example

EI	IE0	; Enables INT0
DI	IET1	; Disables INTT1
SKTCLR	IRQBT	; Skips and clears if IRQBT is 1

When an interrupt request flag is set by an instruction, a vectored interrupt is executed even if an interrupt does not occur, in the same manner as when the interrupt occurs.

The interrupt request flags and interrupt enable flags are cleared to "0" when the RESET signal is asserted, disabling all the interrupts.

Interrupt Request Flag	Signal Setting Interrupt Request Flag	Interrupt Enable Flag
IRQBT	Set by reference time interval signal from basic interval timer watchdog timer	IEBT
IRQ0	Set by detection of edge of INT0/P61 pin input signal. Edge to be detected is selected by INT0 edge detection mode register (IM0)	IEO
IRQT0	Set by coincidence signal from timer counter 0	IET0
IRQT1	Set by coincidence signal from timer counter 1	IET1
IRQT2	Set by coincidence signal from timer counter 2	IET2

# Table 6-2 Signals Setting Interrupt Request Flags

# (2) Interrupt priority select register (IPS)

The interrupt priority select register selects an interrupt with the higher priority that can be nested. The lower 3 bits of this register are used for this purpose.

Bit 3 is an interrupt master enable flag (IME) that enables or disables all the interrupts.

IPS is set by a 4-bit memory manipulation instruction, but bit 3 is set or reset by the EI or DI instruction. To change the contents of the lower 3 bits of IPS, the interrupt must be disabled (IME = 0).

# Example

DI		; Disables interrupt
CLR1	MBE	
MOV	A, #1001	
MOV	IPS, A	; Gives higher priority to INTBT and enables interrupt

When the RESET signal is asserted, all the bits of this register are cleared to "0".



## Fig. 6-3 Interrupt Priority Select Register

**Note** If this value is set in the IPS register then the state is the same as if it had been set to IPS = X000B (Does not give high priority to any interrupt.)

#### (3) Hardware of INT0

(a) Fig. 6-4 shows the configuration of INT0, which is an external interrupt input that can be detected at the rising or falling edge depending on specification.

INT0 also has a noise rejection function which uses a sampling clock (refer to **Fig. 6-5 I/O Timing of Noise Rejection Circuit**). The noise rejection circuit rejects a pulse having a width narrower than 2 cycles<sup>Note</sup> of the sampling clock as a noise. However, a pulse having a width wider than one cycle of the sampling clock may be accepted as the interrupt signal depending on the timing of sampling (refer to **Fig. 6-5 <2>** (a)). A pulse having a width wider than two cycles of the sampling clock is always accepted as the interrupt without fail.

INT0 has two sampling clocks for selection:  $\Phi$  and fx/64. These sampling clocks are selected by using bit 3 (IM03) of the INT0 edge detection mode register (IM0) (refer to **Fig. 6-6**).

The edge of INT0 to be detected is selected by using bits 0 and 1 of IM0.

Fig. 6-6 shows the format of IM0. This register is manipulated by a 4-bit manipulation instruction. All the bits of this register are cleared to "0" when the  $\overline{\text{RESET}}$  signal is asserted, and the rising edge of INT0 is specified to be detected.

Note When sampling clock is  $\Phi$  : 2tcy When sampling clock is fx/64 : 128/fx

- Cautions 1. Even when a signal is input to the INT0/P61 pin in the port mode, it is input through the noise rejection circuit. Therefore, input a signal having a width wider than two cycles of the sampling clock.
  - 2. When the noise rejection circuit is selected (by clearing IM02 to 0), INT0 does not operate in the standby mode because it performs sampling by using the clock (the noise rejection circuit does not operate when CPU clock Φ is not supplied). Therefore, do not select the noise rejection circuit if it is necessary to release the standby mode by INT0 (set IM02 to 1).

\*

Fig. 6-4 Configuration of INT0



Note HALT mode by INT0 cannot be released even if fx/64 is selected.







 $\star$ 

Address	3		2	1	0	Symbo	bl				
FB4H	IMO	)3 I	IM02	IM01	IM00	IM0					
I											
						IM01	IM00	Specifies edge to be detected			
						0	0	Rising edge			
						0	1	Falling edge			
						1	0	0 Both rising and falling edges			
						1	1	Ignored (interrupt request flag i	s not set)		
						IM02	Noise	rejection circuit select bit	Sampling	Standby release	
						0	0 Selects noise rejection circuit Enabled Disabled		Disabled		
						1	Does r	not select noise rejection circuit	Disabled	Enabled	
						IM03		Sampling cl	ock		
						0	$\Phi^{\text{Note}}$				
	_					1	fx/64 <sup>No</sup>	te			

### Fig. 6-6 Format of INT0 Edge Detection Mode Register (IM0)

**Note** This value differs depending on the system clock frequency (fx).

Caution When the contents of the edge detection mode register are changed, the interrupt request flag may be set. Therefore, you should disable interrupts before changing the contents of the mode register. Then, clear the interrupt request flag by using the CLR1 instruction to enable the interrupts. If the contents of IM0 are changed and the sampling clock of fx/64 is selected, clear the interrupt request flag after 16 machine cycles after the contents of the mode register have been changed.

# (4) Interrupt status flag

The interrupt status flags (IST0 and IST1) indicate the status of the processing currently executed by the CPU and are included in PSW.

The interrupt priority control circuit controls nesting of interrupts according to the contents of these flags as shown in Table 6-3.

Because IST0 and IST1 can be changed by using a 4-bit or bit manipulation instruction, interrupts can be nested with the status under execution changed. IST0 and IST1 can be manipulated in 1-bit units regardless of the setting of MBE.

Before manipulating IST0 and IST1, be sure to execute the DI instruction to disable the interrupt. Execute the EI instruction after manipulating the flags to enable the interrupt.

IST1 and IST0 are saved to the stack memory along with the other flags of PSW when an interrupt is acknowledged, and their statuses are automatically changed one higher. When the RETI instruction is executed, the original values of IST1 and IST0 are restored.

The contents of these flags are cleared to "0" when the  $\overline{\text{RESET}}$  signal is asserted.

IST1 IST0		Status of Processing	Processing by CPU	Interrupt Request That	After Interrupt Acknowledged	
		under Execution		Can Be Acknowledged		IST0
0	0	Status 0	Executes normal program	All interrupts can be acknowledged	0	1
0	1	Status 1	Services interrupt with low or high priority	Interrupt with high priority can be ac- knowledged	1	0
1	0	Status 2	Services interrupt with high priority	Acknowledging all interrupts is disabled	-	-
1	1	Setting prohibited				

# Table 6-3 IST1 and IST0 and Interrupt Servicing Status

# 6.4 Interrupt Sequence

When an interrupt occurs, it is processed in the procedure illustrated below.



Fig. 6-7 Interrupt Service Sequence

- Notes 1. IST1 and 0: interrupt status flags (bits 3 and 2 of PSW; Refer to Table 6-3.)
  - 2. Each vector table stores the start address of an interrupt service program and the preset values of MBE and RBE when the interrupt is started.

# 6.5 Nesting Control of Interrupts

The  $\mu$ PD754202 can nest interrupts by the following two methods:

## (1) Nesting with interrupt having high priority specified

This method is the standard nesting method of the  $\mu$ PD754202. One interrupt source is selected and nested. An interrupt with the higher priority specified by the interrupt priority select register (IPS) can occur when the status of the processing under execution is 0 or 1, and the other interrupts (interrupts with the lower priority) can occur when the status is 0 (refer to **Fig. 6-8** and **Table 6-3**).

Therefore, if you use this method when you wish to nest only one interrupt, operations such as enabling and disabling interrupts, that is, changing the interrupt status flag, while the interrupt is serviced need not to be performed, and the nesting level can be kept to 2.





# (2) Nesting by changing interrupt status flags

Nesting can be implemented if the interrupt status flags are changed by program. In other words, nesting is enabled when IST1 and IST0 are cleared to "0, 0" by an interrupt service program, and status 0 is set. This method is used to nest two or more interrupts, or to implement nesting level 3 or higher. Before changing IST1 and IST0, disable interrupts by using the DI instruction.



## Fig. 6-9 Interrupt Nesting by Changing Interrupt Status Flag
# 6.6 Service of Interrupts Sharing Vector Address

Because interrupt sources INTT1 and INTT2 share vector tables, you should select one or both of the interrupt sources in the following way:

#### (1) To use one interrupt

Of the two interrupt sources sharing a vector table, set the interrupt enable flag of the necessary interrupt source to "1", and clear the interrupt enable flag of the other interrupt source to "0". In this case, an interrupt request is generated by the interrupt source that is enabled ( $IE \times \times \times = 1$ ). When the interrupt is acknowledged, the interrupt request flag is reset.

# (2) To use both interrupts

Set the interrupt enable flags of both the interrupt sources to "1". In this case, the interrupt request flags of the two interrupt sources are ORed.

In this case, if an interrupt request is acknowledged when one or both the interrupt flags are set, the interrupt request flags of both the interrupt sources are not reset. This is in order to ascertain which interrupt was generated during interrupt service.

Therefore, it is necessary to identify which interrupt source has generated the interrupt by using an interrupt service routine. This can be done by checking the interrupt request flags by executing the SKTCLR instruction at the beginning of the interrupt service routine.

If both the request flags are set when this request flag is tested or cleared, the interrupt request remains even if one of the request flags is cleared. If this interrupt is selected as having the higher priority, nesting servicing is started by the remaining interrupt request.

Consequently, the interrupt request not tested is serviced first. If the selected interrupt has the lower priority, the remaining interrupt is kept pending and therefore, the interrupt request tested is serviced first. Therefore, an interrupt sharing a vector address with the other interrupt is identified differently, depending whether it has the higher priority, as shown in Table 6-4.

With higher priority	Interrupt is disabled and interrupt request flag of interrupt that takes precedence is tested
With lower priority	Interrupt request flag of interrupt that takes precedence is tested

#### Table 6-4 Identifying Interrupt Sharing Vector Address

**Examples** 1. To use both INTT1 and INTT2 as having the higher priority, and give priority to INTT2

	DI SKTCLR BR EI RETI E	IRQT2 VSUBBT	; IRQT2=1?
VSUBBT:	CLR1 EI RETI	IRQT1	Service routine of INTT1

2. To use both INTT1 and INTT2 as having the lower priority, and give priority to INTT2



# 6.7 Machine Cycles until Interrupt Servicing

The number of machine cycles required from when an interrupt request flag (IRQ×××) has been set until the interrupt routine is executed is as follows:

# (1) If IRQ××× is set while interrupt control instruction is executed

If IRQ××× is set while an interrupt control instruction is executed, the next one instruction is executed. Then three machine cycles of interrupt service is performed and the interrupt routine is executed.



- A: Sets IRQ ×××
- B: Executes next one instruction (1 to 3 machine cycles; differs depending on instruction)
- C: Interrupt service (3 machine cycles)
- D: Executes interrupt routine
- Cautions1. If two or more interrupt control instructions are successively executed, the one instruction following the interrupt control instruction executed last is executed, three machine cycles of interrupt service is performed, and then the interrupt routine is executed.
  - 2. If the DI instruction is executed when or after IRQXXX is set (A in the above figure), the interrupt request corresponding to IRQXXX that has been set is kept pending until the EI instruction is executed next time.
- **Remarks 1.** An interrupt control instruction manipulates the hardware units related to interrupt (address FB×H of the data memory). The EI and DI instructions are interrupt control instructions.
  - **2.** The three machine cycles of interrupt service is the time required to manipulate the stack which will be manipulated when an interrupt is acknowledged.

#### (2) If $IRQ \times \times \times$ is set while instruction other than (1) is executed

#### (a) If IRQXXX is set at the last machine cycle of the instruction under execution

In this case, the one instruction following the instruction under execution is executed, three machine cycles of interrupt service is performed, and then the interrupt routine is executed.



- A: Sets IRQ ×××
- B: Executes next one instruction (1 to 3 machine cycles; differs depending on instruction)
- C: Interrupt service (3 machine cycles)
- D: Executes interrupt routine
- Caution If the next instruction is an interrupt control instruction, the one instruction following the interrupt control instruction executed last is executed, three machine cycles of interrupt service is performed, and then the interrupt routine is executed. If the DI instruction is executed after IRQ××× has been set, the interrupt request corresponding to the set IRQ××× is kept pending.
  - (b) If IRQXXX is set before the last machine cycle of the instruction under execution In this case, three machine cycles of service is performed after execution of the current instruction, and then the interrupt routine is executed.



- A: Sets IRQ ×××
- B: Interrupt service (3 machine cycles)
- C: Executes interrupt routine

# 6.8 Effective Usage of Interrupts

Use the interrupt function effectively as follows:

#### (1) Use different register banks for the normal routine and interrupt routine.

The normal routine uses register banks 2 and 3 with RBE = 1 and RBS = 2. If the interrupt service routine for one nested interrupt, use register bank 0 with RBE = 0, so that you do not have to save or restore the registers. When two or more interrupts are nested, set RBE to 1, save the register bank by using the PUSH BR instruction, and set RBS to 1 to select register bank 1.

#### (2) Use the software interrupt for debugging.

Even if an interrupt request flag is set by an instruction, the same operation as when an interrupt occurs is performed. For debugging of an irregular interrupt or debugging when two or more interrupts occur at the same time, the efficiency can be increased by using an instruction to set the interrupt flag.

#### 6.9 Application of Interrupt

To use the interrupt function, first set as follows by the main program:

- (a) Set the interrupt enable flag of the interrupt used (by using the EI IExxx instruction).
- (b) To use INT0, select the active edge (set IM0).
- (c) To use nesting (of an interrupt with the higher priority), set IPS (IME can be set at the same time).
- (d) Set the interrupt master enable flag (by using the EI instruction).

In the interrupt service program, MBE and RBE are set by the vector table. However, when the interrupt specified as having the higher priority is serviced, the register bank must be saved and set.

To return from the interrupt service program, use the RETI instruction.

# (1) Enabling or disabling interrupt



- <1> All the interrupts are disabled by the  $\overline{\text{RESET}}$  signal.
- <2> An interrupt enable flag is set by the EI IExxx instruction. At this stage, the interrupts are still disabled.
- <3> The interrupt master enable flag is set by the EI instruction. INT0 and INTT1 are enabled at this time.
- <4> The interrupt enable flag is cleared by the DI IExxx instruction, and INT0 is disabled.
- <5> All the interrupts are disabled by the DI instruction.

(2) Example of using INTBT and INT0 (falling edge active). Not nested (all interrupts have higher priority)



- <1> All the interrupts are disabled by the RESET signal and status 0 is set.
- RBE = 1 is specified by the reset vector table. The SEL SB2 instruction uses register banks 2 and 3.
- <2> INT0 is specified to be active at the falling edge.
- <3> The interrupt is enabled by the EI, EI IExxx instruction.
- <4> The INT0 interrupt service program is started at the falling edge of INT0. The status is changed to 1, and all the interrupts are disabled.

RBE = 0, and register banks 0 and 1 are used.

- <5> Execution returns from the interrupt routine when the RETI instruction is executed. The status is returned to 0 and the interrupt is enabled.
- **Remark** If all the interrupts are used with lower priority as shown in this example, saving or restoring the register bank is not necessary if RBE = 1 and RBS = 2 for the main program and register banks 2 and 3 are used, and RBE = 0 for the interrupt service program and register banks 0 and 1 are used.

(3) Nesting of interrupts with higher priority (INTBT has higher priority and INTT0 and INTT2 have lower priority)



- <1> INTBT is specified as having the higher priority by setting of IPS, and the interrupt is enabled at the same time.
- <2> INTT0 service program is started when INTT0 with the lower priority occurs. Status 1 is set and the other interrupts with the lower priority are disabled. RBE = 0 to select register bank 0.
- <3> INTBT with the higher priority occurs. The interrupts are nested. The status is changed to 0 and all the interrupts are disabled.
- <4> RBE = 1 and RBS = 1 to select register bank 1 (only the registers used may be saved by the PUSH instruction).
- <5> RBS is returned to 2, and execution returns to the main routine. The status is returned to 1.

(4) Executing pending interrupt - interrupt input while interrupts are disabled -



<1> The request flag is kept pending even if INT0 is set while the interrupts are disabled.

<2> INT0 servicing program is started when the interrupts are enabled by the EI instruction.

- <3> Same as <1>.
- <4> INTT0 service program is started when the pending INTT0 is enabled.

(5) Executing pending interrupt - two interrupts with lower priority occur simultaneously -



- <1> If INT0 and INTT0 with the lower priority occur at the same time (while the same instruction is executed), INT0 with the higher priority is executed first (INTT0 is kept pending).
- <2> When the INTO service routine is terminated by the RETI instruction, the pending INTTO service program is started.

(6) Executing pending interrupt - interrupt occurs during interrupt service (INTBT has higher priority and INTT0 and INTT2 have lower priority) -

★



- <1> If INTBT with the higher priority and INTT0 with the lower priority occur at the same time, the service of the interrupt with the higher priority is started. (If there is no possibility that an interrupt with the higher priority will occur while another interrupt with the higher priority is being serviced, DI IE×× is not necessary.)
- <2> If an interrupt with the lower priority occurs while the interrupt with the higher priority is executed, the interrupt with the lower priority is kept pending.
- <3> When the interrupt with the higher priority has been serviced, INTTO with the higher priority of the pending interrupts is executed.
- <4> When the service of INTTO has been completed, the pending INTT2 is serviced.

(7) Enabling two nesting of interrupts - INTT0 and INT0 are nested doubly and INTBT and INTT2 are nested singly -



- <1> When an INTBT that does not enable nesting occurs, the INTBT service routine is started. The status is 1.
- <2> The status is changed to 0 by clearing IST0. INTBT and INTT2 that do not enable nesting are disabled.
- <3> When an INTTO that enables nesting occurs, nesting is executed. The status is changed to 1, and all the interrupts are disabled.
- <4> The status is returned to 1 when INTT0 service is completed.
- <5> The disabled INTBT and INTT2 are enabled, and execution returns to the main routine.

# 6.10 Test Function

# 6.10.1 Types of test sources

The  $\mu$ PD754202 has a test source INT2. INT2 is an edge-detection testable inputs.

#### Table 6-5 Types of Test Sources

	Internal/External	
INT2	(detects falling edge of input to KR4-KR7 pin)	External

#### 6.10.2 Hardware controlling test function

#### (1) Test request and test enable flags

A test request flag (IRQ2) is set to "1" when a test request is generated (INT2). Clear this flat to "0" by software after the test processing has been executed.

A test enable flag (IE2) is provided to a test enable flag. When this flag is "1", the standby release signal is enabled; when it is "0", the signal is disabled.

If both the test request flag and test enable flag are set to "1", the standby release signal is generated. Table 6-6 shows the signals that set the test request flags.

Test Request Flag	Test Request Flag Setting Signal	Test Enable Flag
IRQ2	Detection of falling edge of any input to KR4/P70-KR7/P73 pins. Edge to be detected is selected by INT2 edge detection mode register (IM2)	IE2

# Table 6-6 Test Request Flag Setting Signals

# (2) Hardware of key interrupts (KR4-KR7)

Fig. 6-10 shows the configuration of KR4 through KR7.

The IRQ2 setting signal is output when a specified edge is detected on either of the key interrupt. Which falling input of the pin is selected is specified by using the INT2 edge detection mode register (IM2).

Fig. 6-11 shows the format of IM2. IM2 is set by a 4-bit manipulation instruction. When the reset signal is asserted, all the bits of this register are cleared to "0".









- Cautions1. If the contents of the edge detection mode register are changed, the test request flag may be set. Disable the test input before changing the contents of the mode register. Then, clear the test request flag by the CLR1 instruction and enable the test input.
  - 2. If a low level is input to even one of the KR× pins, IRQ2 is not set even if the falling edge is input to the other pins.
  - 3. On reset, all bits of IM2 become 0. For this reason, nothing is assigned as the N2 test source. When performing an interrupt using a falling edge input on any of pins KR4-KR7, IM2 must be set to 0001B.

# (3) KRREN pin functions

In the STOP mode, when the KRREN pin is high, and a falling edge input is generated any of pins KR4-KR7, a system reset occurs.

Pins KR4-KR7	Operating Mode	KRREN Pin	Test Function
Falling edge signal	Normal operating and Low		Set IRQ2
generated	HALT mode	High	
	STOP mode	Low	
		High	Disabled for system reset

Table 6-7 KR4-KR7 Pins, KRREN Pin and Test Function	Table 6-7	KR4-KR7 Pins	KRREN Pin	and Test	Function
---	-----------	--------------	-----------	----------	----------

Furthermore, STOP mode can be released without altering the interrupt enable flag when the KRREN pin is high, by using falling edge input (key return reset) at pin KRn (n = 4-7).

[MEMO]

# **CHAPTER 7 STANDBY FUNCTION**

The  $\mu$ PD754202 possesses a standby function that reduces the power consumption of the system. This standby function can be implemented in the following two modes:

- STOP mode
- HALT mode

The functions of the STOP and HALT modes are as follows:

#### (1) STOP mode

In this mode, the system clock oscillation circuit is stopped and therefore, the entire system is stopped. The current consumption of the CPU is substantially reduced.

Moreover, the contents of the data memory can be retained at a low voltage ( $V_{DD} = 1.8$  V MIN.). This mode is therefore useful for retaining the data memory contents with an extremely low current consumption.

The STOP mode of the  $\mu$ PD754202 can be released by an interrupt request; therefore, the microcontroller can operate intermittently. However, because a certain wait time is required for stabilizing the oscillation of the clock oscillation circuit when the STOP mode has been released, use the HALT mode if service must be started immediately after the standby mode has been released by an interrupt request.

# (2) HALT mode

In this mode, the operating clock of the CPU is stopped. Oscillation of the system clock oscillation circuit continues. This mode does not reduce the current consumption as much as the STOP mode, but it is useful when service must be resumed immediately when an interrupt request is issued, or for an intermittent operation such as a watch operation.

In either mode, all the contents of the registers, flags, and data memory immediately before the standby mode is set are retained. Moreover, the contents of the output latches and output buffers of the I/O ports are also retained; therefore, the statuses of the I/O ports are processed in advance so that the current consumption of the overall system can be minimized.

The following page describes the points to be noted in using the standby mode.

- Cautions 1. You can operate the μPD754202 efficiently with a low current consumption at a low voltage by selecting the standby mode and CPU clock. In any case, however, the time described in 5.2.3 Setting of CPU Clock is required until the operation is started with the new clock when the clock has been changed by manipulating the control register. To use the clock selecting function and standby mode in combination, therefore, set the standby mode after the time required for selection has elapsed.
  - 2. To use the standby mode, process so that the current consumption of the I/O ports is minimized.

Especially, do not open the input port, and be sure to input either low or high level to it.

# 7.1 Setting of and Operating Status in Standby Mode

			STOP Mode	HALT Mode	
	Instruction to be set		STOP instruction	HALT instruction	
	Operating status	Clock generator	Operation stopped	Only CPU clock $\Phi$ is stopped (oscillation continues)	
*	Basic interval timer/ watchdog timer		Operation stopped	Operation possible BT mode : Sets IRQBT at the reference time interval WT mode: Generates reset signal on BT overflow	
		Timer counter	Operation stopped	Operation possible	
*		External interrupt	INT0 cannot operate <sup>Note</sup> INT2 can only operate at KRn fall.		
	CPU		Operation stopped		
	Release signal		<ul> <li>Reset signal</li> <li>Interrupt request signal from hardware in which interrupt is enabled</li> <li>System reset signal (key return reset) generated by KRn fall when KRREN pin is 1</li> </ul>	<ul> <li>Reset signal</li> <li>Interrupt request signal from hardware in which interrupt is enabled</li> </ul>	

# Table 7-1 Operation States in Standby Mode

**Note** Operation is possible only when the noise eliminator is not selected (when IM02 = 1) by bit 2 of the edge detection mode register (IM0).

The STOP mode is set by the STOP instruction, and the HALT mode is set by the HALT instruction (the STOP and HALT instructions respectively set bits 3 and 2 of PCC).

Be sure to write the NOP instruction after the STOP and HALT instructions.

\*

When changing the CPU operating clock by using the lower 2 bits of PCC, a certain time elapses after the bits of PCC have been rewritten until the CPU clock is actually changed, as indicated in **Table 5-5 Maximum Time Required for Changing CPU Clock**. To change the operating clock before the standby mode is set and the CPU clock after the standby mode has been released, set the standby mode after the lapse of the machine cycles necessary for changing the CPU clock, after rewriting the contents of PCC.

In the standby mode, the data is retained for all the registers and data memory that stop in the standby mode, such as general-purpose registers, flags, mode registers, and output latches.

# Cautions 1. When the STOP mode is set, the X2 pin is internally pulled up to V<sub>DD</sub> with a resistor of 50 kΩ (TYP.).

2. Reset all the interrupt request flags before setting the standby mode.

If there is an interrupt source whose interrupt request flag and interrupt enable flag are both set, the standby mode is released immediately after it has been set (refer to Fig. 6-1 Block Diagram of Interrupt Control Circuit).

If the STOP mode is set, however, the HALT mode is set immediately after the STOP instruction has been executed, and the time set by the BTM register elapses. Then, the normal operation mode is restored.

# 7.2 Releasing Standby Mode

Both the STOP and HALT modes can be released when an interrupt request signal occurs that is enabled by the corresponding interrupt enable flag, or when the RESET signal is asserted. Furthermore, STOP mode can be released without altering the interrupt enable flag, when the KRREN pin is high, by using a falling edge input (key return reset) at KRn pin.

Fig. 7-1 illustrates how each mode is released.

#### Fig. 7-1 Releasing Standby Mode (1/2)

# (a) Releasing STOP mode by RESET signal, or by key return reset



# (b) Releasing STOP mode by interrupt (except for releasing by key return reset)



Note The following two times can be selected by mask option:

2<sup>17</sup>/fx (21.8 ms at 6.0 MHz, 31.3 ms at 4.19 MHz)

2<sup>15</sup>/fx (5.46 ms at 6.0 MHz, 7.81 ms at 4.19 MHz)



#### Fig. 7-1 Releasing Standby Mode (2/2)

# (c) Releasing HALT mode by RESET signal



#### (d) Releasing HALT mode by interrupt



**Note** The following two times can be selected by mask option:

 $2^{17}$ /fx (21.8 ms at 6.0 MHz, 31.3 ms at 4.19 MHz)

2<sup>15</sup>/fx (5.46 ms at 6.0 MHz, 7.81 ms at 4.19 MHz)

**Remark** The broken line indicates acknowledgment of the interrupt request that releases the standby mode.

The interrupt used to release STOP mode is selected by setting (1) the corresponding interrupt enable flag (IE). STOP mode is released when the interrupt request flag (IRQ) selected in STOP mode is set (1).

In this case, be sure to clear (0) all IEs and IRQs before setting (1) the corresponding interrupt IE. This is because STOP mode is not released by any interrupt other than that selected.

The procedure to release STOP mode by interrupt generation is shown below.

<1> Clear all IEs and IRQs

<2> Set IE for the interrupt used to release STOP mode.

<3> Clear again the IRQ used to release STOP mode to enter STOP mode.

In this STOP mode, IRQ of the selected interrupt is set and HALT mode is entered.

Then, after a wait time, the system returns to normal operating mode.

When the STOP mode has been released by an interrupt, the wait time is determined by the setting of BTM (refer to **Table 7-2**).

The time required for the oscillation to stabilize varies depending on the type of the resonator used and the supply voltage when the STOP mode has been released. Therefore, you should select the appropriate wait time depending on the given conditions, and set BTM before setting the STOP mode.

DTMO	DTMO	DTM	DTM	DTM	DTM	DTM	DTM	DTM	DTMA	DTM			DTMA	DTM	DTMO	Wait Ti	me <sup>Note</sup>
BIM3	BIMZ	BIMI	BIMO	fx = 6.0 MHz	fx = 4.19 MHz												
_	0	0	0	About 2 <sup>20</sup> /fx (about 175 ms)	About 2 <sup>20</sup> /fx (about 250 ms)												
_	0	1	1	About 2 <sup>17</sup> /fx (about 21.8 ms)	About 2 <sup>17</sup> /fx (about 31.3 ms)												
_	1	0	1	About 2 <sup>15</sup> /fx (about 5.46 ms)	About 2 <sup>15</sup> /fx (about 7.81 ms)												
_	1	1	1	About 2 <sup>13</sup> /fx (about 1.37 ms)	About 2 <sup>13</sup> /fx (about 1.95 ms)												
Other than the above			Setting prohibited														

Table 7-2	Selecting	Wait Time	by BTM
-----------	-----------	-----------	--------

Note This time does not include the time required to start oscillation after the STOP mode has been released.

Caution The wait time that elapses when the STOP mode has been released does not include the time that elapses until the clock oscillation is started after the STOP mode has been released (a in Fig. 7-2), regardless of whether the STOP mode has been released by the RESET signal or occurrence of an interrupt.

#### Fig. 7-2 Wait Time after Releasing STOP Mode



Before releasing STOP mode by a key return reset or RESET input rather than interrupt input, be sure to clear all interrupt enable flags (including IE2) as shown in Fig. 7-3.



# Fig. 7-3 STOP Mode Release by Key Return Reset or RESET Input

The differences between release by a key return reset and release by RESET input are as follows.

	RESET Input	Key Return Reset
Key return flag (KRF)	0	1
Watchdog flag (WDF)	0	Retained

## 7.3 Operation After Release of Standby Mode

- (1) When the standby mode has been released by the RESET signal, the normal reset operation is performed.
- (2) When the standby mode has been released by an interrupt, whether or not a vectored interrupt is executed when the CPU has resumed instruction execution is determined by the content of the interrupt master enable flag (IME).

#### (a) When IME = 0

Execution is started from the instruction next to the one that set the standby mode after the standby mode has been released. The interrupt request flag is retained.

#### (b) When IME = 1

A vectored interrupt is executed after the standby mode has been released and then two instructions have been executed. However, if the standby mode has been released by INT2 (testable input), the service same as (a) is performed because no vectored interrupt is generated in this case.

# 7.4 Application of Standby Mode

Use the standby mode in the following procedure:

This example applies to the operation at fx = 4.19 MHz. At fx = 6.0 MHz, the CPU clock and the wait time are different while the settings are the same.

- <1> Detect the cause that sets the standby mode such as an interrupt input or power failure by port input.
- <2> Process the I/O ports (process so that the current consumption is minimized).

Especially, do not open the input port. Be sure to input a low or high level to it.

- <3> Specify an interrupt that releases the standby mode.
- <4> Specify the operation to be performed after the standby mode has been released (manipulate IME depending on whether interrupt service is performed or not).
- <5> Specify the CPU clock to be used after the standby mode has been released. (To change the clock, make sure that the necessary machine cycles elapse before the standby mode is set.)
- <6> Select the wait time to elapse after the standby mode has been released.
- <7> Set the standby mode (by using the STOP or HALT instruction).

# (1) Application example of STOP mode (at fx = 4.19 MHz)

# <When using the STOP mode under the following conditions>

- The STOP mode is set at the falling edge of INT0 and released at the rising edge.
- All the I/O ports go into a high-impedance state (if the pins are externally processed so that the current consumption is reduced in a high-impedance state).
- Interrupts INTBT and INTTO are used in the program. However, these interrupts are not used to release the STOP mode.
- The interrupts are enabled even after the STOP mode has been released.
- After the STOP mode has been released, operation is started with the slowest CPU clock.
- The wait time that elapses after the mode has been released is about 31.3 ms.
- A wait time of 31.3 ms elapses until the power supply stabilizes after the mode has been released. The P61/ INT0 pin is checked two times to prevent chattering.

# <Timing chart>

\*



# <Program example>

(INT0 service program, MBE = 0)

VSUB0:	SKT	PORT6.1	; P61 = 1?
	BR	PDOWN	; Power down
	SET1	BTM.3	; Power on
WAIT:	SKT	IRQBT	; Waits for 31.3 ms
	BR	WAIT	
	SKT	PORT6.1	; Checks chattering
	BR	PDOWN	
	MOV	A, #0011B	
	MOV	PCC, A	; Sets high-speed mode
	MOV	XA.#××H	; Sets port mode register
	( MOV	PMGm, XA 🌖	
	EI	IEBT	
	EI	IET0	
	RETI		
PDOWN:	MOV	A, #0	; Lowest-speed mode
	MOV	PCC, A	
	MOV	XA, #00H	
	MOV	PMGA, XA	; I/O port in high-impedance state
	DI	IEBT	; Disables INTBT and INTT0
	DI	IET0	
	MOV	A, #1011B	
	MOV	BTM, A	; Wait time ≒ 31.3 ms
	NOP		
	STOP		; Sets STOP mode
	NOP		
	RETI		

#### (2) Application example of HALT mode (at fx = 4.19 MHz)

#### <To perform intermittent operation under the following conditions>

- The standby mode is set at the falling edge of INT0 and released at the rising edge.
- In the standby mode, an intermittent operation is performed at intervals of 250 ms (INTBT).
- INT0 and INTBT are assigned with the lower priority.
- The slowest CPU clock is selected in the standby mode.

# <Timing chart>

\*



<program exa<="" th=""><th>mple&gt;</th><th></th><th></th></program>	mple>		
BTAND4:	SKTCLR	IRQ0	; INT0 = 1?
	BR	VSUBBT	; NO
	SKT	PORT6.1	; P61 = 1?
	BR	PDOWN	; Power down
	SET1	BTM.3	; Starts BT
WAIT:	SKT	IRQBT	; Waits for 250 ms
	BR	WAIT	
	SKT	PORT6.1	
	BR	PDOWN	
	MOV	A, #0011B	; High-speed mode
	MOV	PCC, A	
	[EI	IEn]	; IEn ← 1
	RETI		
PDOWN:	MOV	A, #0	; Lowest-speed mode
	MOV	PCC, A	
	[DI	IEn]	; IEn $\leftarrow$ 0
			Keeps 32 machine cycles
SETHLT:	HALT		; HALT mode
	NOP		
	RETI		
VSUBBT:	CLR1	IRQBT	
			Processing during intermittent operation
			J
	BR	SETHLT	

# **CHAPTER 8 RESET FUNCTION**

## 8.1 Configuration and Operation of Reset Function

Three types of reset signals are used: the external reset signal (RESET) and a reset signal from the basic interval timer/watchdog timer, and key return reset. When either of these reset signals is input, an internal reset signal is asserted. Fig. 8-1 shows the configuration of the reset circuit.





Each hardware unit is initialized when the RESET signal is asserted as shown in Table 8-1. Fig. 8-2 shows the timing of the reset operation.

# Fig. 8-2 Reset Operation by RESET Signal



Note The following two times can be selected by the mask option:  $2^{17}$ /fx (21.8 ms at 6.0 MHz, 31.3 ms at 4.19 MHz)  $2^{15}$ /fx (5.46 ms at 6.0 MHz, 7.81 ms at 4.19 MHz)

Hardware		Hardware	When RESET Signal Asserted in Standby Mode	When RESET Signal Asserted during Operation	
Program counter (PC)		nter (PC)	Sets lower 3 bits of program memory address 0000H to PC10-PC8, and contents of address 0001H to PC7-PC0	Same as left	
PSW Carry flag (CY)		ry flag (CY)	Retained	Undefined	
	Skip	flags (SK0-SK2)	0	0	
	Inte	rrupt status flags (IST0, IST1)	0	0	
	Bank enable flags (MBE, RBE)		Sets bit 6 of program memory address 0000H to RBE and bit 7 to MBE	Same as left	
Stack pointer (SP)		r (SP)	Undefined	Undefined	
Stack bank select register (SBS)			1000B	1000B	
Data memory (RAM)			Retained	Undefined	
General-purpose register (X, A, H, L, D, E, B, C)		oose register (X, A, H, L, D, E, B, C)	Retained	Undefined	
Bank select registers (MBS, RBS)		registers (MBS, RBS)	0, 0	0, 0	
Basic		Counter (BT)	Undefined	Undefined	
interval timer/	I	Mode register (BTM)	0	0	
watchdog timer		Watchdog timer enable flag (WDTM)	0	0	
Timer counter (T0)		Counter (T0)	0	0	
		Modulo register (TMOD0)	FFH	FFH	
		Mode register (TM0)	0	0	
		TOE0, TOUT F/F	0, 0	0, 0	
Timer		Counter (T1)	0	0	
counter	r (T1)	Modulo register (TMOD1)	FFH	FFH	
		Mode register (TM1)	0	0	
		TOE1, TOUT F/F	0, 0	0, 0	

# Table 8-1 Status of Each Hardware Unit after Reset (1/3)

Hardware		When RESET Signal Asserted in Standby Mode	When RESET Signal Asserted during Operation	
Timer	Counter (T2)	0	0	
counter (T2)	Modulo register (TMOD2)	FFH	FFH	
	High-level period setting modulo register (TMOD2H)	FFH	FFH	
	Mode register (TM2)	0	0	
	TOE2, TOUT F/F	0, 0	0, 0	
	REMC, NRZ, NRZB	0, 0, 0	0, 0, 0	
Clock generation circuit	Processor clock control register (PCC)	0	0	
Interrupt function	Interrupt request flag (IRQ×××)	Reset (0)	Reset (0)	
	Interrupt enable flag (IE×××)	0	0	
	Interrupt master enable flag (IME)	0	0	
	Interrupt priority select register (IPS)	0	0	
	INT0, 2 mode registers (IM0, IM2)	0, 0	0, 0	
Digital port	Output buffer	Off	Off	
	Output latch	Cleared (0)	Cleared (0)	
	I/O mode registers (PMGA, PMGC)	0	0	
	Pull-up resistor specification register (POGA, POGB)	0	0	
Bit sequential buffer (BSB0-BSB3)		Retained	Undefined	

# Table 8-1 Status of Each Hardware Unit after Reset (2/3)

# Table 8-1 Status of Each Hardware Unit after Reset (3/3)

Hardware	Generation of RESET Signal by Key Return Reset	Generation of RESET Signal in Standby Mode	Generation of RESET Signal by WDT in Operation	Generation of RESET Signal in Operation
Watchdog flag (WDF)	Retains the previous state.	0	1	0
Key return flag (KRF)	1	0	Retains the previous state.	0

# 8.2 Watchdog Flag (WDF), Key Return Flag (KRF)

The WDF and KRF are mapped to bit 2 and 3 of address FC6H respectively.

The contents of WDF and KRF are undefined initially, but they are initialized to "0", by external RESET signal generation.

The WDF is cleared by a watchdog timer overflow signal, and the KRF is set by a reset signal generated by the KRn pins. As a result, by checking the contents of WDF and KRF, it is possible to know what kind of reset signal is generated.

As the WDF and KRF are cleared only by external signal or instruction execution, if once these flags are set, they are not cleared until an external signal is generated or a clear instruction is executed. Check and clear the contents of WDF and KRF after reset start operation by executing SKTCLR instruction and so on.

Table 8-2 lists the contents of WDF and KRF corresponding to each signal. Fig. 8-3 shows the WDF operation in generating each signal, and Fig. 8-4 shows the KRF operation in generating each signal.

# Table 8-2 WDF and KRF Contents Correspond to Each Signal

Hardware	External RESET Signal Generation	Reset Signal Generation by Watch- Dog Timer Overflow	Reset Signal Generation by the KRn Input	WDF Clear Instruction Execution	KRF Clear Instruction Execution
Watchdog flag (WDF)	0	1	Hold	0	Hold
Key return flag (KRF)	0	Hold	1	Hold	0



#### Fig. 8-3 WDF Operation in Generating Each Signal



# Fig. 8-4 KRF Operation in Generating Each Signal

# **CHAPTER 9 MASK OPTION**

The  $\mu$ PD754202 has the following mask options.

#### Table 9-1 Selection of Mask Options

Item	Mask Options
P70/KR4-P73/KR7	On-chip pull-up resistors specifiable in 1-bit unit by mask option
RESET pin	On-chip pull-up resistors specifiable by mask option
Oscillation stabilization wait time	Selectable from 2 <sup>17</sup> /f <sub>x</sub> , 2 <sup>15</sup> /f <sub>x</sub>

# 9.1 Pin Mask Option

# 9.1.1 P70/KR4-P73/KR7 mask option

On-chip pull-up resistors can be specified by mask option for P70/KR4-P73/KR7 (port 7). Mask option can be specified in 1-bit unit.

Mask options can be selected from the following three ways:

<1> Incorporating no pull-up resistor

<2> Incorporating 30-k $\Omega$  (TYP.) pull-up resistor

<3> Incorporating 100-k $\Omega$  (TYP.) pull-up resistor

The state of port 7 after a reset is high if on-chip resistors have been specified by mask option. It goes to high impedance if not specified.

## 9.1.2 RESET pin mask option

\*

100-k $\Omega$  (TYP.) on-chip pull-up resistors can be specified by mask option for the RESET pin.

#### 9.2 Oscillation Stabilization Wait Time Mask Option

The oscillation stabilization wait time can be selected by the mask options.

It is possible to select a wait time by mask option. This wait time refers to the time after the standby function is released by RESET signal until the system returns to normal operation mode (refer to **7.2 Standby Mode Release**, for details.)

The wait time can be selected from the following two times:

<1>  $2^{17}$ /fx (21.8 ms: at fx = 6.0 MHz, 31.3 ms: at fx = 4.19 MHz) <2>  $2^{15}$ /fx (5.46 ms: at fx = 6.0 MHz, 7.81 ms: at fx = 4.19 MHz) [MEMO]
## **CHAPTER 10 INSTRUCTION SET**

The instruction set of the  $\mu$ PD754202 is based on the instruction set of the 75X series and therefore, maintains compatibility with the 75X series, but has some improved features. They are:

- (1) Bit manipulation instructions for various applications
- (2) Efficient 4-bit manipulation instructions
- (3) 8-bit manipulation instructions comparable to those of 8-bit microcontrollers
- (4) GETI instruction reducing program size
- (5) String-effect and base number adjustment instructions enhancing program efficiency
- (6) Table reference instructions ideal for successive reference
- (7) 1-byte relative branch instruction
- (8) Easy-to-understand, well-organized NEC's standard mnemonics

For the addressing modes applicable to data memory manipulation and the register banks valid for instruction execution, refer to **3.2 Bank Configuration of General-Purpose Registers**.

## **10.1 Unique Instructions**

This section describes the unique instructions of the  $\mu$ PD754202's instruction set.

## 10.1.1 GETI instruction

The GETI instruction converts the following instructions into 1-byte instructions:

- (a) Subroutine call instruction to 2K-byte space (0000H-07FFH)
- (b) Branch instruction to 2K-byte space (0000H-07FFH)
- (c) Any 2-byte, 2-machine cycle instruction (except BRCB and CALLF instructions)
- (c) Combination of two 1-byte instructions

The GETI instruction references a table at addresses 0020H through 007FH of the program memory and executes the referenced 2-byte data as an instruction of (a) to (d). Therefore, 48 types of instructions can be converted into 1-byte instructions.

If instructions that are frequently used are converted into 1-byte instructions by using this GETI instruction, the number of bytes of the program can be substantially decreased.

#### 10.1.2 Bit manipulation instruction

The  $\mu$ PD754202 has reinforced bit test, bit transfer, and bit Boolean (AND, OR, and XOR) instruction, in addition to the ordinary bit manipulation (set and clear) instructions.

The bit to be manipulated is specified in the bit manipulation addressing mode. Three types of bit manipulation addressing modes can be used. The bits manipulated in each addressing mode are shown in Table 10-1.

Addressing	Peripheral Hardware That Can Be Manipulated	Addressing Range of Bit That Can be Manipulated
fmem. bit	RBE, MBE, IST1, IST0, IE×××, IRQ×××	FB0H-FBFH
	PORT3, 6, 7, 8	FF0H-FFFH
pmem. @L	BSB0-3, PORT8	FC0H-FFFH
@H+mem. bit	All peripheral hardware units that can be manipulated bitwise	All bits of memory bank specified by MB that can be manipulated bitwise

Table 10-1 Types of Bit Manipulation Addressing Modes and Specification Range

**Remarks 1.** ×××: 0, 2, T0, T1, T2 **2.** MB = MBE · MBS

#### 10.1.3 String-effect instruction

The  $\mu$ PD754202 has the following two types of string-effect instructions:

(a) MOV A, #n4 or MOV XA, #n8

(b) MOV HL, #n8

"String effect" means locating these two types of instructions at contiguous addresses.

Example A0: MOV A, #0 A1: MOV A, #1 XA7: MOV XA, #07

When string-effect instructions are arranged as shown in this example, and if the address executed first is A0, the two instructions following this address are replaced with the NOP instructions. If the address executed first is A1, the following one instruction is replaced with the NOP instruction. In other words, only the instruction that is executed first is valid, and all the string-effect instructions that follow are processed as NOP instructions.

By using these string-effect instructions, constants can be efficiently set to the accumulator (A register or register pair XA) and data pointer (register pair HL).

#### 10.1.4 Base number adjustment instruction

Some application requires that the result of addition or subtraction of 4-bit data (which is carried out in binary number) be converted into a decimal number or into a number with a base of 6, such as time.

Therefore, the  $\mu$ PD754202 is provided with base number adjustment instructions that adjusts the result of addition or subtraction of 4-bit data into a number with any base.

#### (1) Base adjustment of result of addition

Where the base number to which the result of addition executed is to be adjusted is m, the contents of the accumulator and memory are added in the following combination, and the result is adjusted to a number with a base of m:

ADDS A, #16 – m ADDC A, @HL ; A, CY  $\leftarrow$  A + (HL) + CY ADDS A, #m

Occurrence of an overflow is indicated by the carry flag.

If a carry occurs as a result of executing the ADDC A, @HL instruction, the ADDS A, #n4 instruction is skipped. If a carry does not occur, the ADDS A, #n4 instruction is executed. At this time, however, the skip function of the instruction is disabled, and the following instruction is not skipped even if a carry occurs as a result of addition. Therefore, a program can be written after the ADDS A, #n4 instruction.

Example To add accumulator and memory in decimal

ADDS A, #6 ADDC A, @HL ; A, CY  $\leftarrow$  A + (HL) + CY ADDS A, #10 :

#### (2) Base adjustment of result of subtraction

Where the base number into which the result of subtraction executed is to be adjusted is m, the contents of memory (HL) are subtracted from those of the accumulator in the following combination, and the result of subtraction is adjusted to a number with a base of m:

SUBC A, @HL ADDS A, #m

Occurrence of an underflow is indicated by the carry flag.

If a borrow does not occur as a result of executing the SUBC A, @HL instruction, the following ADDS A, #n4 instruction is skipped. If a borrow occurs, the ADDS A, #n4 instruction is executed. At this time, the skip function of this instruction is disabled, and the following instruction is not skipped even if a carry occurs as a result of addition. Therefore, a program can be written after the ADDS A, #n4 instruction.

## 10.1.5 Skip instruction and number of machine cycles required for skipping

The instruction set of the  $\mu$ PD754202 configures a program where instructions may be or may not be skipped if a given condition is satisfied.

If a skip condition is satisfied when a skip instruction is executed, the instruction next to the skip instruction is skipped and the instruction after next is executed.

When a skip occurs, the number of machine cycles required for skipping is:

- (a) If the instruction that follows the skip instruction (i.e., the instruction to be skipped) is a 3-byte instruction (BR laddr, BRA laddr1, CALL laddr, or CALLA laddr1 instruction): 2 machine cycles
- (b) Instruction other than (a): 1 machine cycle

## 10.2 Instruction Set and Operation

## (1) Operand representation and description

Describe an operand in the operand field of each instruction according to the operand description method of the instruction (for details, refer to **RA75X Assembler Package User's Manual - Language (EEU-1363)**. If two or more operands are shown, select one of them. The uppercase letters, +, and – are keywords and must be described as is.

The symbols of register flags can be described as labels, instead of mem, fmem, pmem, and bit. (However, the number of labels described for fmem and pmem are limited. For details, refer to **Table 3-1 Addressing Modes** and **Fig. 3-7 I/O Map**).

Representation	Description
reg	X, A, B, C, D, E, H, L
reg1	X, B, C, D, E, H, L
rp	XA, BC, DE, HL
rp1	BC, DE, HL
rp2	BC, DE
rp'	XA, BC, DE, HL, XA', BC', DE', HL'
rp'1	BC, DE, HL, XA', BC', DE', HL'
rpa	HL, HL+, HL–, DE, DL
rpa1	DE, DL
n4	4-bit immediate data or label
n8	8-bit immediate data or label
mem	8-bit immediate data or label <sup>Note</sup>
bit	2-bit immediate data or label
fmem	Immediate data FB0H-FBFH, FF0H-FFFH or label
pmem	Immediate data FC0H-FFFH or label
addr	Immediate data 0000H-07FFH or label
addr1	Immediate data 0000H-07FFH or label
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	Immediate data 20H-7FH (where bit0 = 0) or label
PORTn	PORT3, 6, 7, 8
IE×××	IEBT, IET0-IET2, IE0, IE2
RBn	RB0-RB3
MBn	MB0, MB15

Note mem can be described only for an even address for 8-bit data processing.

## (2) Legend for explanation of operation

•	· ·
А	: A register; 4-bit accumulator
В	: B register
С	: C register
D	: D register
E	: E register
Н	: H register
L	: L register
Х	: X register
XA	: Register pair (XA); 8-bit accumulator
BC	: Register pair (BC)
DE	: Register pair (DE)
HL	: Register pair (HL)
XA'	: Expansion register pair (XA')
BC'	: Expansion register pair (BC')
DE'	: Expansion register pair (DE')
HL'	: Expansion register pair (HL')
PC	: Program counter
SP	: Stack pointer
CY	: Carry flag; bit accumulator
PSW	: Program status word
MBE	: Memory bank enable flag
RBE	: Register bank enable flag
PORTn	: Port n (n = 3, 6, 7, 8)
IME	: Interrupt master enable flag
IPS	: Interrupt priority select register
IE×××	: Interrupt enable flag
RBS	: Register bank select flag
MBS	: Memory bank select flag
PCC	: Processor clock control register
	: Address or bit delimiter
(××)	: Contents addressed by $\times\!\!\times$
××Н	: Hexadecimal data

## (3) Symbols in addressing area field

*1	MB = MBE • MBS	I ■
	(MBS = 0, 15)	
*2	MB = 0	
*3	MBE = 0 : MB = 0 (000H-07FH)	Data memory
	MB = 15 (F80H-FFFH)	
	MBE = 1 : MB = MBS (MBS = 0, 15)	addressing
*4	MB = 15, fmem = FB0H-FBFH,	
	FF0H-FFFH	
*5	MB = 15, pmem = FC0H-FFFH	
*6	addr = 0000H-07FFH	l 🛉
*7	addr, addr1 = (Current PC) - 15 to (Current PC) -1	
	(Current PC) + 2 to (Current PC) +16	
*8	caddr = 0000H-07FFH	Program memory
*9	taddr = 000H-07FFH	addressing
*10	taddr = 0020H-007FH	
*11	addr1 = 0000H-07FFH	

Remarks 1. MB indicates a memory bank that can be accessed.

- **2.** In \*2, MB = 0 regardless of MBE and MBS.
- **3.** In \*4 and \*5, MB = 15 regardless of MBE and MBS.
- **4.** \*6 through \*11 indicate areas that can be addressed.

## (4) Explanation for machine cycle field

S indicates the number of machine cycles required for an instruction with skip to execute the skip operation. The value of S varies as follows:

•	When skip is executed	S =	0
•	When 1- or 2-byte instruction is skipped	S =	1
•	When 3-byte instruction <sup>Note</sup> is skipped	S =	2

Note 3-byte instructions: BR !addr, BRA !addr1, CALL !addr, CALLA !addr1

Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle of CPU clock  $\Phi$  (=tcy), and four times can be set by PCC (refer to **Fig. 5-13 Format of Processor Clock Control Register**).

Instructions	Mnemonic	Operand	Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Transfer	MOV	A, #n4	1	1	A ← n4		String effect A
		reg1, #n4	2	2	reg1← n4		
		XA, #n8	2	2	XA ← n8		String effect A
		HL, #n8	2	2	HL ← n8		String effect B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @HL+	1	2 + S	$A \leftarrow (HL)$ , then $L \leftarrow L + 1$	*1	L = 0
		A, @HL–	1	2 + S	$A \leftarrow (HL)$ , then $L \leftarrow L - 1$	*1	L = FH
		A, @rpa1	1	1	$A \leftarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*1	
		@HL, A	1	1	$(HL) \gets A$	*1	
		@HL, XA	2	2	$(HL) \leftarrow XA$	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
		XA, mem	2	2	$XA \gets (mem)$	*3	
		mem, A	2	2	$(mem) \gets A$	*3	
		mem, XA	2	2	$(mem) \gets XA$	*3	
		A, reg	2	2	$A \leftarrow reg$		
		XA, rp'	2	2	$XA \gets rp'$		
		reg1, A	2	2	reg1← A		
		rp'1, XA	2	2	rp'1 ← XA		
	ХСН	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @HL+	1	2 + S	$A \leftrightarrow (HL)$ , then $L \leftarrow L + 1$	*1	L=0
		A, @HL–	1	2 + S	$A \leftrightarrow (HL)$ , then $L \leftarrow L - 1$	*1	L=FH
		A, @rpa1	1	1	$A \leftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	$A\leftrightarrowreg1$		
		XA, rp'	2	2	$XA \leftrightarrow rp'$		

Instructions	Mnemonic	Operand	Bytes	Machine Cvcle	Operation	Addressing Area	Skip Condition
Table	моут	XA, @PCDE	1	3	ХА ← (PC10-8 + DE)ком		
reference		XA, @PCXA	1	3	ХА ← (PC10-8 + ХА)ком		
		XA, @BCDE	1	3	$XA \leftarrow (BCDE)_{ROM}^{Note}$	*6	
		XA, @BCXA	1	3	$XA \leftarrow (BCXA)_{ROM}^{Note}$	*6	
Bit transfer	MOV1	CY, fmem.bit	2	2	CY ← (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \gets (pmem_{7\text{-}2} + L_{3\text{-}2}.bit(L_{1\text{-}0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← (H + mem₃-₀.bit)	*1	
		fmem.bit, CY	2	2	$(fmem.bit) \leftarrow CY$	*4	
		pmem.@L, CY	2	2	(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) ← CY	*5	
		@H+mem.bit, CY	2	2	(H + mem₃₋₀.bit) ← CY	*1	
Operation	ADDS	A, #n4	1	1 + S	A ← A + n4		carry
		XA, #n8	2	2 + S	$XA \leftarrow XA + n8$		carry
		A, @HL	1	1 + S	$A \leftarrow A + (HL)$	*1	carry
		XA, rp'	2	2 + S	$XA \leftarrow XA + rp'$		carry
		rp'1, XA	2	2 + S	rp'1 ← rp'1 + XA		carry
	ADDC	A, @HL	1	1	A, CY $\leftarrow$ A + (HL) + CY	*1	
		XA, rp'	2	2	$XA,CY \gets XA + rp' + CY$		
		rp'1, XA	2	2	$rp', CY \leftarrow rp'1 + XA + CY$		
	SUBS	A, @HL	1	1 + S	$A \leftarrow A - (HL)$	*1	borrow
		XA, rp'	2	2 + S	$XA \leftarrow XA - rp'$		borrow
		rp'1, XA	2	2 + S	rp'1 ← rp'1 – XA		borrow
	SUBC	A, @HL	1	1	A, CY $\leftarrow$ A – (HL) – CY	*1	
		XA, rp'	2	2	$XA,CY \gets XA - rp' - CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1 - XA - CY$		
	AND	A, #n4	2	2	$A \leftarrow A \land n4$		
		A, @HL	1	1	$A \leftarrow A \land (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \ \land \ rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ∧ XA		
	OR	A, #n4	2	2	$A \leftarrow A \lor n4$		
		A, @HL	1	1	$A \leftarrow A  \lor  (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA  \lor  rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ∨ XA		
	XOR	A, #n4	2	2	$A \leftarrow A \forall n4$		
		A, @HL	1	1	$A \leftarrow A \ \forall \ (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \ \forall \ rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \ \forall \ XA$		

Note Set 0 to the B register.

Instructions	Mnemonic	Operand	Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Accumulator	RORC	A	1	1	$CY \leftarrow A_0,  A_3 \leftarrow CY,  A_{n-1} \leftarrow A_n$		
manipulation	NOT	А	2	2	$A \leftarrow \overline{A}$		
Increment/	INCS	reg	1	1 + S	$reg \leftarrow reg + 1$		reg = 0
decrement		rp1	1	1 + S	rp1 ← rp1 + 1		rp1 = 00H
		@HL	2	2 + S	$(HL) \gets (HL) + 1$	*1	(HL) = 0
		mem	2	2 + S	$(\text{mem}) \gets (\text{mem}) + 1$	*3	(mem) = 0
	DECS	reg	1	1 + S	$reg \leftarrow reg - 1$		reg = FH
		rp'	2	2 + S	$rp' \leftarrow rp' - 1$		rp' = FFH
Comparison	SKE	reg, #n4	2	2 + S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2 + S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1 + S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2 + S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2 + S	Skip if A = reg		A = reg
		XA, rp'	2	2 + S	Skip if XA = rp'		XA = rp'
Carry flag	SET1	CY	1	1	$CY \leftarrow 1$		
manipula-	CLR1	CY	1	1	$CY \leftarrow 0$		
tion	SKT	CY	1	1 + S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		
Memory bit	SET1	mem.bit	2	2	(mem.bit) ←1	*3	
manipula-		fmem.bit	2	2	(fmem.bit) ←1	*4	
tion		pmem. @L	2	2	$(pmem_{7\text{-}2} + L_{3\text{-}2}.bit(L_{1\text{-}0})) \gets 1$	*5	
		@H+mem.bit	2	2	(H + mem₃-₀.bit) ← 1	*1	
	CLR1	mem.bit	2	2	(mem.bit) ←0	*3	
		fmem.bit	2	2	(fmem.bit) $\leftarrow 0$	*4	
		pmem.@L	2	2	$(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) \leftarrow 0$	*5	
		@H+mem.bit	2	2	(H + mem₃-₀.bit) ←0	*1	
	SKT	mem.bit	2	2 + S	Skip if(mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2 + S	Skip if(mem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if(pmem <sub>7-2</sub> + $L_{3-2}$ .bit( $L_{1-0}$ )) = 1	*5	(pmem.@L)=1
		@H+mem.bit	2	2 + S	Skip if(H + mem <sub>3-0</sub> .bit) = 1	*1	(@H + mem.bit) = 1
	SKF	mem.bit	2	2 + S	Skip if(mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2 + S	Skip if(fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2 + S	Skip if(pmem <sub>7-2</sub> + $L_{3-2}$ .bit( $L_{1-0}$ )) = 0	*5	(pmem.@L)=0
		@H+mem.bit	2	2 + S	Skip if(H + mem <sub>3-0</sub> .bit) = 0	*1	(@H + mem.bit) = 0
	SKTCLR	fmem.bit	2	2 + S	Skip if(fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) = 1 and clear	*5	(pmem.@L)=1
		@H+mem.bit	2	2 + S	Skip if(H + mem <sub>3-0</sub> .bit) = 1 and clear	*1	(@H + mem.bit) = 1

Instructions	Mnemonic	Operand	Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Memory bit	AND1	CY, fmem.bit	2	2	$CY \gets CY \land (fmem.bit)$	*4	
manipula-		CY, pmem.@L	2	2	$CY \leftarrow CY \land (pmem_{7\text{-}2} + L_{3\text{-}2}.bit(L_{1\text{-}0}))$	*5	
tion		CY, @H + mem.bit	2	2	$CY \gets CY \land (H + mem_{3\text{-}0}.bit)$	*1	
	OR1	CY, fmem.bit	2	2	$CY \gets CY \lor (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \lor (pmem_{7\text{-}2} + L_{3\text{-}2}.bit(L_{1\text{-}0}))$	*5	
		CY, @H + mem.bit	2	2	$CY \gets CY \lor (H + mem_{3\text{-}0}.bit)$	*1	
	XOR1	CY, fmem.bit	2	2	$CY \gets CY \not \forall \text{(fmem.bit)}$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \nleftrightarrow (pmem_{7\text{-}2} + L_{3\text{-}2}.bit(L_{1\text{-}0}))$	*5	
		CY, @H + mem.bit	2	2	$CY \gets CY \nleftrightarrow (H + mem_{3\text{-}0}.bit)$	*1	
Branch	BR <sup>Note1</sup>	addr addr1	CY, @H + mem.bit22CY $\leftarrow$ CY $\leftarrow$ CY $\leftrightarrow$ (H + mem_{3-0}.bit)addrPC10-0 $\leftarrow$ addrOptimum instruction is selected by assembler from following: BR !addr BRCB !caddr BR \$addr1BRCB !caddr BR \$addr1addr1PC10-0 $\leftarrow$ addr1Optimum instruction is selected by assembler from following: BR \$addr1BR \$addr1		$\begin{array}{l} PC_{10\text{-}0} \leftarrow addr \\ \hline\\ Optimum instruction is selected \\ by assembler from following: \\ BR !addr \\ BRCB !caddr \\ BR \$addr1 \\ \hline\\ PC_{10\text{-}0} \leftarrow addr1 \\ \hline\\ Optimum instruction is selected \\ by assembler from following: \\ BR !addr \\ BRA !addr1 \\ \\ BRCB !caddr \\ \hline\\ BRCB !caddr \\ \end{array}$	*6 *11	
		loddr	2	2	BR \$addr1	*6	
		saddr	1	2	$PC_{10.0} \leftarrow addr$	*7	
		\$addr1	1	2		*7	
			2	3		,	
		PCYA	2	3			
		BCDE	2	2		*6	
		BCXA	2	2		*6	
	BR A Note1	laddr1	2	3	$PC_{10.0} \leftarrow addr1$	*11	
	BRCB	!caddr	2	2	$PC_{10-0} \leftarrow caddr_{11-0}$	*8	

**Notes 1.** The shaded portion is supported only in the MkII mode. The others are supported in the MkI mode only.

2. Set 0 to the B register

Instructions	Mnemonic	Operand	Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Subroutine/ stack control	CALLA <sup>Note</sup>	!addr1	3	3	$\begin{array}{l} ({\rm SP-6})\;({\rm SP-3})\;({\rm SP-4})\leftarrow 0,\;{\rm PC}_{10\text{-}0}\\ ({\rm SP-5})\leftarrow 0,\;0,\;0,\;0\\ ({\rm SP-2})\leftarrow\times,\times,\;{\rm MBE},\;{\rm RBE}\\ {\rm PC}_{10\text{-}0}\leftarrow {\rm addr1},\;{\rm SP}\leftarrow{\rm SP-6} \end{array}$	*11	
	CALL <sup>Note</sup>	!addr	3	3	$\begin{array}{l} (SP-4) \ (SP-1) \ (SP-2) \leftarrow 0, \ PC_{10\text{-}0} \\ (SP-3) \leftarrow MBE, \ RBE, \ 0 \\ PC_{10\text{-}0} \leftarrow addr, \ SP \leftarrow SP - 4 \end{array}$	*6	
				4	$(SP-6) (SP-3) (SP-4) \leftarrow 0, PC_{10-0}$ $(SP-5) \leftarrow 0, 0, 0, 0$ $(SP-2) \leftarrow \times, \times, MBE, RBE$ $PC_{10-0} \leftarrow addr, SP \leftarrow SP - 6$		
	CALLF <sup>Note</sup>	!faddr	2	2	$\begin{array}{l} (SP-4) \; (SP-1) \; (SP-2) \leftarrow 0, \; PC_{10\text{-}0} \\ (SP-3) \leftarrow MBE, \; RBE, \; 0, \; 0 \\ PC_{10\text{-}0} \leftarrow 0 \; + \; faddr, \; SP \leftarrow SP-4 \end{array}$	*9	
				3	$\begin{array}{l} ({\sf SP-6})\;({\sf SP-3})\;({\sf SP-4})\leftarrow 0,\;{\sf PC}_{10\cdot0}\\ ({\sf SP-5})\leftarrow 0,\;0,\;0,\;0\\ ({\sf SP-2})\leftarrow\times,\times,\;{\sf MBE},\;{\sf RBE}\\ {\sf PC}_{10\cdot0}\leftarrow 0\;{\sf +}\;{\sf faddr},\;{\sf SP}\leftarrow{\sf SP}-6 \end{array}$		
	RET <sup>Note</sup>		1	3	$\begin{array}{l} \text{MBE, RBE, 0, 0} \leftarrow (\text{SP + 1}) \\ \text{PC}_{10\text{-}0} \leftarrow (\text{SP})_{2\text{-}0} \ (\text{SP + 3}) \ (\text{SP + 2}) \\ \text{SP} \leftarrow \text{SP + 4} \end{array}$		
					×, ×, MBE, RBE $\leftarrow$ (SP + 4) 0, 0, 0, 0 $\leftarrow$ (SP + 1) PC <sub>10-0</sub> $\leftarrow$ (SP) <sub>2-0</sub> (SP + 3) (SP + 2) SP $\leftarrow$ SP + 6		
	RETS <sup>Note</sup>		1	3 + S	$\begin{array}{l} \text{MBE, RBE}_{2\cdot0}, \ 0, \ 0 \leftarrow (\text{SP + 1}) \\ \text{PC}_{10\cdot0} \leftarrow (\text{SP})_{2\cdot0} \ (\text{SP + 3}) \ (\text{SP + 2}) \\ \text{SP} \leftarrow \text{SP + 4} \\ \text{then skip unconditionally} \end{array}$		Unconditional
					×, ×, MBE, RBE $\leftarrow$ (SP + 4) 0, 0, 0, 0 $\leftarrow$ (SP + 1) PC <sub>10-0</sub> $\leftarrow$ (SP) <sub>2-0</sub> (SP + 3) (SP + 2) SP $\leftarrow$ SP + 6 then skip unconditionally		
	RETI <sup>Note</sup>		1	3	$\begin{array}{l} MBE, RBE, 0, 0 \leftarrow (SP + 1) \\ PC_{10\text{-}0} \leftarrow (SP)_{2\text{-}0} \ (SP + 3) \ (SP + 2) \\ PSW \leftarrow (SP + 4) \ (SP + 5), \ SP \leftarrow SP + 6 \end{array}$		
					$\begin{array}{l} 0, \ 0, \ 0, \ 0 \leftarrow (SP+1) \\ PC_{10\text{-}0} \leftarrow (SP)_{2\text{-}0} \ (SP+3) \ (SP+2) \\ PSW \leftarrow (SP+4) \ (SP+5), \ SP \leftarrow SP+6 \end{array}$		

Note The shaded portion is supported only in the MkII mode. The others are supported in the MkI mode only.

Instructions	Mnemonic	Operand	Bytes	Machine Cycle	Operation	Addressing Area	Skip Condition
Subroutine/	PUSH	rp	1	1	$(SP-1)\;(SP-2) \gets rp,\;SP \gets SP-2$		
stack		BS	2	2	$(SP-1) \gets MBS,  (SP-2) \gets RBS,  SP \gets SP{-}2$		
control	POP	rp	1	1	$rp \leftarrow (SP + 1) \ (SP), \ SP \leftarrow SP + 2$		
		BS	2	2	$MBS \gets (SP + 1), RBS \gets (SP), SP \gets SP + 2$		
Interrupt	EI		2	2	IME (IPS.3) ← 1		
control		IE×××	2	2	$IE \times \times \times \leftarrow 1$		
	DI		2	2	IME (IPS.3) $\leftarrow$ 0		
		IE×××	2	2	$IE \times \times \times \leftarrow 0$		
I/O	IN <sup>Note 1</sup>	A, PORT	2	2	$A \leftarrow PORT_n \qquad (n = 3, 6, 7, 8)$		
	OUT <sup>Note 1</sup>	PORT <sub>n</sub> , A	2	2	$PORT_n \leftarrow A$ (n = 3, 6, 8)		
CPU control	HALT		2	2	Set HALT Mode (PCC.2 $\leftarrow$ 1)		
	STOP		2	2	Set STOP Mode (PCC.3 $\leftarrow$ 1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	$RBS \leftarrow n$ (n = 0-3)		
		MBn	2	2	$MBS \gets n \qquad (n = 0,  15)$		
	GETI <sup>Note 2, 3</sup>	taddr	1	3	. TBR instruction PC₁₀₀ ← (taddr)₂₀ + (taddr+1)	*10	
					. TCALL instruction (SP-4) (SP-1) (SP-2) $\leftarrow$ 0, PC <sub>10-0</sub> (SP-3) $\leftarrow$ MBE, RBE, 0, 0 PC <sub>10-0</sub> $\leftarrow$ (taddr) <sub>2-0</sub> + (taddr+1) SP $\leftarrow$ SP-4		
					. Other than TBR and TCALL instructions Executes instruction of (taddr) (taddr+1)		Depends on referenced instruction
			1	3	TBR instruction PC10-0 $\leftarrow$ (taddr)2-0 + (taddr+1) TCALL instruction (SP-6) (SP-3) (SP-4) $\leftarrow$ 0, PC10-0 (SP-5) $\leftarrow$ 0, 0, 0, 0 (SP-2) $\leftarrow$ ×, ×, MBE, RBE PC10-0 $\leftarrow$ (taddr)2-0 + (taddr+1) SP $\leftarrow$ SP-6 Other than TBR and TCALL		Depends on
				3	instructions Executes instruction of (taddr) (taddr+1)		referenced

**Notes** 1. To execute IN/OUT instruction, it is necessary that MBE = 0 or MBE = 1, MBS = 15.

- 2. The shaded portion is supported only in the MkII mode. The others are supported in the MkI mode only.
- 3. TBR and TCALL instructions are the assembler directives for table definition.

## 10.3 Op Code of Each Instruction

## (1) Description of symbol of op code

R <sub>2</sub>	R1	R₀	reg			<b>P</b> 2	<b>P</b> 1	Po	reg-pair	]		
0	0	0	A			0	0	0	ХА		T	
0	0	1	х			0	0	1	XA'			
0	1	0	L			0	1	0	HL			
0	1	1	н	re	eg reg1	0	1	1	HL'		rp'	rp'1
1	0	0	E			1	0	0	DE			
1	0	1	D			1	0	1	DE'			
1	1	0	с			1	1	0	вс			
1	1	1	В			1	1	1	BC'		<b>V</b>	
					_							
Q2	Q1	Q <sub>0</sub>	add	ressing	<u> </u>	P <sub>2</sub>	<b>P</b> 1	reg-p	bair			_
0	0	0	@HL			0	0	XA				<b>1</b>
0	1	0	@HL	+		0	1	HL		_		rp
0	1	1	@HL	-	@rpa	1	0	DE		12	rp1	
1	0	0	@DE			1	1	BC		<u> </u>		
1	0	1	@DL									

N5	N2	<b>N</b> 1	No	IE×××
0	0	0	0	IEBT
0	1	0	0	IET0
0	1	1	0	IE0
0	1	1	1	IE2
1	1	0	0	IET1
1	1	0	1	IET2

- In : immediate data for n4 or n8
- D<sub>n</sub> : immediate data for mem
- $B_n$  : immediate data for bit
- $N_n\;$  : immediate data for n or IExxx
- $T_n\ :$  immediate data for taddr  $\times$  1/2
- $A_n$  : immediate data for [relative address distance from branch destination address (2-16)] 1
- $S_n \quad : \text{ immediate data for 1's complement of [relative address distance from branch destination address (15-$ 
  - 1)]

## (2) Op code for bit manipulation addressing

\*1 in the operand field indicates the following three types:

- fmem.bit
- pmem.@L
- @H+mem.bit

The second byte \*2 of the op code corresponding to the above addressing is as follows:

*1		2no	d Byte	e of C	Dp Co	ode			Accessible Bit
fmem. bit	1	0	B₁	Bo	Fз	F2	F₁	F٥	Bit of FB0H-FBFH that can be manipulated
	1	1	B1	Bo	Fз	F2	F1	Fo	Bit of FF0H-FFFH that can be manipulated
pmem. @L	0	1	0	0	G₃	G2	G1	G	Bit of FC0H-FFFH that can be manipulated
@H+mem. bit	0	0	Bı	Bo	D₃	D2	D1	Do	Bit of accessible memory bank that can be manipulated

- $B_n$  : immediate data for bit
- Fn : immediate data for fmem (indicates lower 4 bits of address)
- $G_{n}\ :$  immediate data for pmem

(indicates bits 5-2 of address)

Dn : immediate data for mem (indicates lower 4 bits of address)

Instruction	Mnomonic	Operand	Op Code		
Instruction	Milenonic	Operand	B1 B2	B3	
Transfer	MOV	A, #n4	0 1 1 1 l3 l2 l1 l0		
		reg1, #n4	1 0 0 1 1 0 1 0 I3 I2 I1 I0 1 R2 R1 R0		
		rp, #n8	1 0 0 0 1 P2 P1 1 I7 I6 I5 I4 I3 I2 I1 I0		
		A, @rpa1	1 1 1 0 0 Q <sub>2</sub> Q <sub>1</sub> Q <sub>0</sub>		
		XA, @HL	1 0 1 0 1 0 1 0 0 0 0 1 1 0 0 0		
		@HL, A	1 1 1 0 1 0 0 0		
		@HL, XA	1 0 1 0 1 0 1 0 0 0 0 1 0 0 0		
		A, mem	1 0 1 0 0 0 1 1 D7 D6 D5 D4 D3 D2 D1 D0		
		XA, mem	1 0 1 0 0 0 1 0 D7 D6 D5 D4 D3 D2 D1 0		
		mem, A	1 0 0 1 0 0 1 1 D7 D6 D5 D4 D3 D2 D1 D0		
		mem, XA	1 0 0 1 0 0 1 0 D7 D6 D5 D4 D3 D2 D1 0		
		A, reg	1 0 0 1 1 0 0 1 0 1 1 1 1 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>		
		XA, rp'	1 0 1 0 1 0 1 0 0 1 0 1 1 P2 P1 P0		
		reg1, A	1 0 0 1 1 0 0 1 0 1 1 1 0 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>		
		rp'1, XA	1 0 1 0 1 0 1 0 0 1 0 1 0 P2 P1 P0		
	хсн	A, @rpa1	1 1 1 0 1 Q2 Q1 Q0		
		XA, @HL	1 0 1 0 1 0 1 0 0 0 0 1 0 0 0 1		
		A, mem	1 0 1 1 0 0 1 1 D7 D6 D5 D4 D3 D2 D1 D0		
		XA, mem	1 0 1 1 0 0 1 0 D7 D6 D5 D4 D3 D2 D1 0		
		A, reg1	1 1 0 1 1 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>		
		XA, rp'	1 0 1 0 1 0 1 0 0 0 1 0 0 P2 P1 Po		
Table	ΜΟΥΤ	XA, @PCDE	1 1 0 1 0 1 0 0		
reference		XA, @PCXA	1 1 0 1 0 0 0 0		
		XA, @BCXA	1 1 0 1 0 0 0 1		
		XA, @BCDE	1 1 0 1 0 1 0 1		
Bit transfer	MOV1	CY, *1	1 0 1 1 1 1 0 1 *2		
		*1 , CY	1 0 0 1 1 0 1 1 *2		

Instruction	Mnomonio	Operand	Op Code		
Instruction	Minemonic	Operand	B1 B2	B3	
Operation	ADDS	A, #n4	1 1 0 l3 l2 l1 l0		
		XA, #n8	0 1 1 1 0 0 1 I7 I6 I5 I4 I3	l2 l1 l0	
		A, @HL	1 0 1 0 0 1 0		
		XA, rp'	0 1 0 1 0 1 0 1 1 0 0 1	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
		rp'1, XA	0 1 0 1 0 1 0 1 1 0 0 0	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
	ADDC	A, @HL	0 1 0 1 0 0 1		
		XA, rp'	0 1 0 1 0 1 0 1 1 0 1 1	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
		rp'1, XA	0 1 0 1 0 1 0 1 1 0 1 0	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
	SUBS	A, @HL	0 1 0 1 0 0 0		
		XA, rp'	0 1 0 1 0 1 0 1 1 1 0 1	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
		rp'1, XA	0 1 0 1 0 1 0 1 1 1 0 0	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
	SUBC	A, @HL	0 1 1 1 0 0 0		
		XA, rp'	0 1 0 1 0 1 0 1 1 1 1 1	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
		rp'1, XA	0 1 0 1 0 1 0 1 1 1 1 0	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
	AND	A, #n4	0 0 1 1 0 0 1 0 0 1 1 13	l2 l1 l0	
		A, @HL	0 0 1 0 0 0 0		
		XA, rp'	0 1 0 1 0 1 0 1 0 1 1	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
		rp'1, XA	0 1 0 1 0 1 0 1 0 1 0	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
	OR	A, #n4	0 0 1 1 0 0 1 0 1 0 0 13	l2 l1 l0	
		A, @HL	0 1 0 0 0 0 0		
		XA, rp'	0 1 0 1 0 1 0 1 0 1 0 1	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
		rp'1, XA	0 1 0 1 0 1 0 1 0 1 0 0	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
	XOR	A, #n4	0 0 1 1 0 0 1 0 1 0 1 13	l2 l1 l0	
		A, @HL	0 1 1 0 0 0 0		
		XA, rp'	0 1 0 1 0 1 0 1 0 1 1 1	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
		rp'1, XA	0 1 0 1 0 1 0 1 0 1 1 0	P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
Accumulator	RORC	А	0 0 1 1 0 0 0		
manipula- tion	NOT	A	0 0 1 1 0 0 1 0 1 0 1 1	1 1 1	

	Instruction	Mnemonic	Operand	Op Code	
	mstruction	Whentonic	Operand	B1 B2	B₃
	Increment/	INCS	reg	1 1 0 0 0 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	
*	decrement		rp1	1 0 0 0 1 P <sub>2</sub> P <sub>1</sub> 0	
			@HL	1 0 0 1 1 0 0 1 0 0 0 0 0 0 1 0	
			mem	1 0 0 0 0 0 1 0 D7 D6 D5 D4 D3 D2 D1 D0	
		DECS	reg	1 1 0 0 1 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	
			rp'	1 0 1 0 1 0 1 0 0 1 0 0 1 1 0 1 P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
	Comparison	SKE	reg, #n4	1 0 0 1 1 0 1 0 I3 I2 I1 I0 0 R2 R1 R0	
			@HL, #n4	1 0 0 1 1 0 0 1 0 1 1 0 l3 l2 l1 l0	
			A, @HL	1 0 0 0 0 0 0 0	
			XA, @HL	1 0 1 0 1 0 1 0 0 0 0 1 1 0 0 1	
			A, reg	1 0 0 1 1 0 0 1 0 0 1 R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	
			XA, rp'	1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 P2 P1 P0	
	Carry flag	SET1	CY	1 1 1 0 0 1 1 1	
	manipula- tion	CLR1	CY	1 1 1 0 0 1 1 0	
		SKT	CY	1 1 0 1 0 1 1 1	
		NOT1	CY	1 1 0 1 0 1 1 0	
	Memory bit	SET1	mem.bit	1 0 B1 B0 0 1 0 1 D7 D6 D5 D4 D3 D2 D1 D0	
	tion		*1	1 0 0 1 1 1 0 1 *2	
		CLR1	mem.bit	1 0 B1 B0 0 1 0 0 D7 D6 D5 D4 D3 D2 D1 D0	
			*1	1 0 0 1 1 1 0 0 *2	
		SKT	mem.bit	1 0 B1 B0 0 1 1 1 D7 D6 D5 D4 D3 D2 D1 D0	
$\star$			*1	1 0 1 1 1 1 1 1 *2	
		SKF	mem.bit	1 0 B1 B0 0 1 1 0 D7 D6 D5 D4 D3 D2 D1 D0	
			*1	1 0 1 1 1 1 1 0 *2	
		SKTCLR	*1	1 0 0 1 1 1 1 1 *2	
		AND1	CY, *1	1 0 1 0 1 1 0 0 *2	
		OR1	CY, *1	1 0 1 0 1 1 1 0 *2	
		XOR1	CY, *1	1 0 1 1 1 1 0 0 *2	

## CHAPTER 10 INSTRUCTION SET

Instruction	Mnemonic	Operand	Op Code		
	Milenionic	Operand	B1 B2	B₃	
Branch	BR	!addr	1 0 1 0 1 0 1 1 0 0 -	– addr –	
		\$addr1 (+16)	0 0 0 0 A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>		
		(-1) (-15)	1 1 1 1 S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>		
		PCDE	1 0 0 1 1 0 0 1 0 0 0 0 0 0 0 1 0		
		РСХА	1 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0		
		BCDE	1 0 0 1 1 0 0 1 0 0 0 0 0 1 0 1		
		BCXA	1 0 0 1 1 0 0 1 0 0 0 0 0 0 0 1		
	BRA	!addr1	1 0 1 1 1 0 1 0 0 -	— addr1 ———	
	BRCB	!caddr	0 1 0 1 - caddr		
Subroutine/	CALLA	!addr1	1 0 1 1 1 0 1 1 0 -	— addr1 ———►	
control	CALL	!addr	1 0 1 0 1 0 1 1 0 1 -	— addr — —	
	CALLF	!faddr	0 1 0 0 0 ◀ faddr		
	RET		1 1 1 0 1 1 1 0		
	RETS		1 1 1 0 0 0 0 0		
	RETI		1 1 1 0 1 1 1 1		
	PUSH	rp	0 1 0 0 1 P <sub>2</sub> P <sub>1</sub> 1		
		BS	1 0 0 1 1 0 0 1 0 0 0 0 1 1 1		
	POP	rp	0 1 0 0 1 P <sub>2</sub> P <sub>1</sub> 0		
		BS	1 0 0 1 1 0 0 1 0 0 0 0 1 1 0		
Interrupt	EI		1 0 0 1 1 1 0 1 1 0 1 1 0 0 1 0		
control		IExxx	1 0 0 1 1 1 0 1 1 0 N5 1 1 N2 N1 N0		
	DI		1 0 0 1 1 1 0 0 1 0 1 1 0 0 1 0		
		IExxx	1 0 0 1 1 1 0 0 1 0 N5 1 1 N2 N1 No		
I/O	IN	A, PORTn	1 0 1 0 0 0 1 1 1 1 1 N3 N2 N1 N0		
	OUT	PORTn, A	1 0 0 1 0 0 1 1 1 1 1 N3 N2 N1 N0		
CPU control	HALT		1 0 0 1 1 1 0 1 1 0 1 0 0 0 1 1		
	STOP		1 0 0 1 1 1 0 1 1 0 1 1 0 0 1 1		
	NOP		0 1 1 0 0 0 0 0		
Special	SEL	RBn	1 0 0 1 1 0 0 1 0 0 1 0 0 <u>0</u> N1 No		
		MBn	1 0 0 1 1 0 0 1 0 0 0 1 N <sub>3</sub> N <sub>2</sub> N <sub>1</sub> N <sub>0</sub>		
	GETI	taddr	0 0 T5 T4 T3 T2 T1 T0		

## **10.4 Instruction Function and Application**

This section describes the functions and applications of the respective instructions. The instructions that can be used and the functions of the instructions differ between the MkI and MkII modes of the  $\mu$ PD754202. Read the descriptions on the following pages according to the following guidance:

## How to read

 $\bigcirc$  : This instruction can be used commonly in the MkI and MkII modes.



(II) : This instruction can be used only in the MkII mode.

(1/1) : This instruction can be used commonly in the MkI and MkII modes, but the function may differ

between the MkI and MkII modes. In the MkI mode, refer to the description under the heading [MkI mode]. In the MkII mode, read the description under the heading [MkII mode]. 10.4.1 Transfer instructions



**Function:**  $A \leftarrow n4$   $n4 = I_{3-0}$ : 0-FH

Transfers 4-bit immediate data n4 to the A register (4-bit accumulator). This instruction has a string effect (group A), and if MOV A, #n4 or MOV XA, #n8 follows this instruction, the string-effect instruction following the instruction executed is processed as NOP.

#### Application example

(1) To set 0BH to the accumulator MOV A, #0BH
(2) To select data output to port 3 from 0 to 2 A0: MOV A, #0 A1: MOV A, #1 A2: MOV A, #2 OUT PORT3, A



**Function:** reg1  $\leftarrow$  n4 n4 = I<sub>3-0</sub> 0-FH

Transfers 4-bit immediate data n4 to A register reg1 (X, H, L, D, E, B, or C).



**Function:**  $XA \leftarrow n8$   $n8 = I_{7-0}$ : 00H-FFH

Transfers 8-bit immediate data n8 to register pair XA. This instruction has a string effect, and if the same instruction or an MOV A, #n4 instruction follows this instruction, the string-effect instruction following the instruction executed is processed as NOP.

MOV HL, #n8

Function:  $HL \leftarrow n8 \ n8 = I_{7-0}$ : 00H-FFH

Transfers 8-bit immediate data n8 to register pair HL. This instruction has a string effect, and if the same instruction follows this instruction, the string-effect instructions following the instruction executed is processed as NOP.

## O MOV rp2, #n8

**Function:**  $rp2 \leftarrow n8 \quad n8 = I_{7-0}$ : 00H-FFH

Transfers 8-bit immediate data n8 to register pair rp2 (BC, DE).



**Function:**  $A \leftarrow (HL)$ 

Transfers the contents of the data memory content addressed by register pair HL is transferred to the A register.



```
Function: A \leftarrow (HL), L \leftarrow L+1
skip if L = 0H
```

Transfers the contents of the data memory addressed by register pair HL to the A register. Then, the contents of the L register are automatically incremented by one, and if the contents of the L register become 0H as a result, the next instruction is skipped.

MOV A, @HL-

```
Function: A \leftarrow (HL), L \leftarrow L-1
skip if L = FH
```

Transfers the contents of the data memory addressed by register pair HL to the A register. Then, the contents of the L register are automatically decremented by one, and if the contents of the L register become FH as a result the next instruction is skipped.

○ MOV A, @rpa1

**Function:**  $A \leftarrow (rpa)$ 

Where rpa = HL+: skip if L = 0 where rpa = HL-: skip if L = FH

Transfers the contents of the data memory addressed by register pair rpa (HL, HL+, HL-, DE, or DL) to the A register.

If autoincrement (HL+) is specified as rpa, the contents of the L register are automatically incremented by one after the data has been transferred. If the contents of the L register become 0 as a result, the next one instruction is skipped.

If autodecrement (HL–) is specified as rpa, the contents of the L register are automatically decremented by one after the data has been transferred. If the contents of the L register become FH as a result, the next one instruction is skipped.



**Function:**  $A \leftarrow (HL), X \leftarrow (HL+1)$ 

Transfers the contents of the data memory addressed by register pair HL to the A register, and the contents of the next memory address to the X register.

If the contents of the L register are a odd number, an address whose least significant bit is ignored is transferred.

#### **Application example**

To transfer the data at addresses 3EH and 3FH to register pair XA

MOV HL, #3EH MOV XA, @HL



**Function:** (HL)  $\leftarrow$  A

Transfers the contents of the A register to the data memory addressed by register pair HL.

○ MOV @HL, XA

```
Function: (HL) \leftarrow A, (HL+1) \leftarrow X
```

Transfers the contents of the A register to the data memory addressed by register pair HL, and the contents of the X register to the next memory address.

However, if the contents of the L register are a odd number, an address whose least significant bit is ignored is transferred.

## ○ MOV A, mem

```
Function: A ← (mem) mem = D7-0: 00H-FFH
```

Transfers the contents of the data memory addressed by 8-bit immediate data mem to the A register.

## $\bigcirc$ MOV XA, mem

**Function:** A  $\leftarrow$  (mem), X  $\leftarrow$  (mem+1) mem = D<sub>7-0</sub>: 00H-FEH

Transfers the contents of the data memory addressed by 8-bit immediate data mem to the A register and the contents of the next address to the X register.

The address that can be specified by mem is an even address.

## **Application example**

To transfer the data at addresses 40H and 41H to register pair XA

MOV XA, 40H



**Function:** (mem)  $\leftarrow$  A mem = D<sub>7-0</sub>: 00H-FFH

Transfers the contents of the A register to the data memory addressed by 8-bit immediate data mem.

## $\bigcirc$ MOV mem, XA

**Function:** (mem)  $\leftarrow$  A, (mem+1)  $\leftarrow$  X mem = D<sub>7-0</sub>: 00H-FEH

Transfers the contents of the A register to the data memory addressed by 8-bit immediate data mem and the contents of the X register to the next memory address.

The address that can be specified by mem is an even address.



**Function:**  $A \leftarrow reg$ 

Transfers the contents of register reg (X, A, H, L, D, E, B, or C) to the A register.



Function: XA ← rp'

Transfers the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') to register pair XA.

## **Application example**

To transfer the data of register pair XA' to register pair XA

MOV XA, XA'



**Function:** reg1  $\leftarrow$  A

Transfers the contents of the A register to register reg1 (X, H, L, D, E, B, or C).



Function:  $rp'1 \leftarrow XA$ 

Transfers the contents of register pair XA to register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC').

XCH A, @HL  $\bigcirc$ 

**Function:**  $A \leftrightarrow (HL)$ 

Exchanges the contents of the A register with the contents of the data memory addressed by register pair HL.

Function:  $A \leftrightarrow (HL), L \leftarrow L+1$ skip if L = 0H

Exchanges the contents of the A register with the contents of the data memory addressed by register pair HL. Then, the contents of the L register are automatically incremented by one, and if the contents of the L register become 0H as a result, the next instruction is skipped.

Function:  $A \leftrightarrow (HL)$ ,  $L \leftarrow L-1$ skip if L = FH

Exchanges the contents of the A register with the contents of the data memory addressed by register pair HL. Then, the contents of the L register are automatically decremented by one, and if the contents of the L register become FH as a result, the next instruction is skipped.

## ○ XCH A, @rpa1

Function:  $A \leftrightarrow (rpa)$ Where rpa = HL+: skip if L = 0Where rpa = HL-: sKIP if L = FH

Exchanges the contents of the A register with the contents of the data memory addressed by register pair rpa (HL, HL+, HL-, DE, or DL). If autoincrement (HL+) or autodecrement (HL-) is specified as rpa, the contents of the L register are automatically incremented or decremented by one after the data have been exchanged. If the result is 0 in the case of HL+ and FH in the case of HL-, the next one instruction is skipped.

#### **Application example**

To exchange the data at data memory addresses 20H through 2FH with the data at addresses 30H through 3FH

	SEL	MB0	
	MOV	D, #2	
	MOV	HL, #30H	
LOOP:	ХСН	A, @HL	; A $\leftrightarrow$ (3×)
	ХСН	A, @DL	; A $\leftrightarrow$ (2×)
	ХСН	A, @HL+	; A $\leftrightarrow$ (3×)
	BR	LOOP	

## ○ XCH XA, @HL

**Function:** A  $\leftrightarrow$  (HL), X  $\leftrightarrow$  (HL+1)

Exchanges the contents of the A register with the contents of the data memory addressed by register pair HL, and the contents of the X register with the contents of the next address.

If the contents of the L register are an odd number, however, an address whose least significant bit is ignored is specified.

# $\bigcirc$ XCH A, mem

**Function:**  $A \leftrightarrow (mem)$  mem = D<sub>7-0</sub>: 00H-FEH

Exchanges the contents of the A register with the contents of the data memory addressed by 8-bit immediate data mem.

# $\bigcirc$ XCH XA, mem

**Function:** A  $\leftrightarrow$  (mem), X  $\leftrightarrow$  (mem+1) mem = D<sub>7-0</sub>: 00H-FEH

Exchanges the contents of the A register with the data memory contents addressed by 8-bit immediate data mem, and the contents of the X register with the contents of the next memory address.

The address that can be specified by mem is an even address.

# ○XCH A, reg1

**Function:** A  $\leftrightarrow$  reg1

Exchanges the contents of the A register with the contents of register reg1 (X, H, L, D, E, B, or C).

# ○ XCH XA, rp'

**Function:**  $XA \leftrightarrow rp'$ 

Exchanges the contents of register pair XA with the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC').

10.4.2 Table reference instruction



Function: XA ← ROM (PC10-8+DE)

Transfers the lower 4 bits of the table data in the program memory addressed when the lower 8 bits (PC7-0) of the program counter (PC) are replaced with the contents of register pair DE, to the A register, and the higher 4 bits to the X register.

The table address is determined by the contents of the program counter (PC) when this instruction is executed.

The necessary data must be programmed to the table area in advance by using an assembler directive (DB instruction).

The program counter is not affected by execution of this instruction.

This instruction is useful for successively referencing table data.

## Example



#### Caution

The MOVT XA, @ PCDE instruction usually references the table data in page where the instruction exists. If the instruction is at address  $\times$  FFH, however, not the table data in the page where the instruction exists, but the table data in the next page is referenced.



For example, if the MOVT XA, @PCDE instruction is located at position a in the above figure, the table data in page 3, not page 2, specified by the contents of register pair DE is transferred to register pair XA.

## Application example

To transfer the 16-byte data at program memory addresses 0×F0H through 0×FFH to data memory addresses 30H through 4FH

SUB:	SEL	MB0	
	MOV	HL, #30H	; HL $\leftarrow$ 30H
	MOV	DE, #0F0H	; $DE \leftarrow F0H$
LOOP:	MOVT	XA, @PCDE	; $XA \leftarrow table data$
	MOV	@HL, XA	; (HL) $\leftarrow$ XA
	INCS	HL	; HL $\leftarrow$ HL+2
	INCS	HL	
	INCS	E	; E ← E+1
	BR	LOOP	
	RET		
	ORG	0×F0H	
	DB	××Н, ××Н,	; table data

## ○ MOVT XA, @PCXA

Function:  $XA \leftarrow ROM (PC_{10-8}+XA)$ 

Transfers the lower 4 bits of the table data in the program memory addressed when the lower 8 bits (PC<sub>7-0</sub>) of the program counter (PC) are replaced with the contents of register pair XA, to the A register, and the higher 4 bits to the X register.

The table address is determined by the contents of the PC when this instruction is executed.

The necessary data must be programmed to the table area in advance by using an assembler directive (DB instruction).

The PC is not affected by execution of this instruction.

Caution If an instruction exists at address xxFFH, the table data of the next page is transferred, in the same manner as MOVT XA, @PCDE.



**Function:**  $XA \leftarrow ROM$  (BCDE)

Transfers the lower 4 bits of the table data (8-bit) in the program memory addressed by the register B and the contents of registers C, D, and E, to the A register, and the higher 4 bits to the X register.

However, in the  $\mu$ PD754202, register B is invalid. Be sure to set register B to 0000B.

The necessary data must be programmed to the table area in advance by using an assembler directive (DB instruction). The PC is not affected by execution of this instruction.

## Example



MOVT XA, @BCXA  $\bigcirc$ 

## **Function:** $XA \leftarrow ROM$ (BCXA)

Transfers the lower 4 bits of the table data (8-bit) in the program memory addressed by the register B and the contents of registers C, X, and A, to the A register, and the higher 4 bits to the X register.

However, on the  $\mu$ PD754202, register B is invalid. Be sure to set register B to 0000B.

The necessary data must be programmed to the table area in advance by using an assembler directive (DB instruction). The PC is not affected by execution of this instruction.

## Example



10.4.3 Bit transfer instruction

# MOV1 CY, fmem.bit MOV1 CY, pmem.@L MOV1 CY, @H+mem.bit

**Function:** CY ← (bit specified by operand)

Transfers the contents of the data memory addressed in the bit manipulating addressing mode (fmem.bit, pmem.@L, or @H+mem.bit) to the carry flag (CY).



**Function:** (Bit specified by operand)  $\leftarrow$  CY

Transfers the contents of the carry flag (CY) to the data memory bit addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit).

## **Application example**

To output the flag of bit 3 at data memory address 3FH to the bit 2 of port 3

 $\begin{array}{lll} \mathsf{FLAG} & \mathsf{EQU} \; \mathsf{3FH.3} \\ \mathsf{SEL} & \mathsf{MB0} \\ \\ \mathsf{MOV} & \mathsf{H}, \, \#\mathsf{FLAG} \; \mathsf{SHR} \; \mathsf{6} \; ; \; \mathsf{H} \leftarrow \mathsf{higher} \; \mathsf{4} \; \mathsf{bits} \; \mathsf{of} \; \mathsf{FLAG} \\ \\ \mathsf{MOV1} & \mathsf{CY}, \; @\mathsf{H} + \mathsf{FLAG} \; \; ; \; \mathsf{CY} \leftarrow \mathsf{FLAG} \\ \\ \mathsf{MOV1} & \mathsf{PORT3.2, \; CY} \; \; ; \; \mathsf{P32} \leftarrow \mathsf{CY} \end{array}$ 

#### 10.4.4 Operation instruction

## ○ ADDS A, #n4

Function:  $A \leftarrow A+n4$ ; Skip if carry.  $n4 = I_{3-0}$ : 0-FH

Adds 4-bit immediate data n4 to the contents of the A register. If a carry occurs as a result, the next one instruction is skipped. The carry flag is not affected.

If this instruction is used in combination with ADDC A, @HL or SUBC A, @HL instruction, it can be used as a base number adjustment instruction (refer to **10.1.4 Base number adjustment instruction**).

## $\bigcirc$ ADDS XA, #n8

Function: XA ← XA+n8; Skip if carry. n8 = I7-0: 00H-FFH

Adds 8-bit immediate data n8 to the contents of register pair XA. If a carry occurs as a result, the next one instruction is skipped. The carry flag is not affected.

## ○ ADDS A, @HL

**Function:**  $A \leftarrow A + (HL)$ ; Skip if carry.

Adds the contents of the data memory addressed by register pair HL to the contents of the A register. If a carry occurs as a result, the next one instruction is skipped. The carry flag is not affected.

## ○ ADDS XA, rp'

**Function:**  $XA \leftarrow XA + rp'$ ; Skip if carry.

Adds the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') to the contents of register pair XA. If a carry occurs as a result, the next one instruction is skipped. The carry flag is not affected.

## ◯ ADDS rp'1, XA

**Function:**  $rp' \leftarrow rp'1 + XA$ ; Skip if carry.

Adds the contents of register pair XA to register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'). If a carry occurs as a result, the next one instruction is skipped. The carry flag is not affected.

## Application example

To shift a register pair to the left

MOV XA, rp'1 ADDS rp'1, XA NOP

# $\bigcirc$ ADDC A, @HL

Function: A, CY  $\leftarrow$  A+ (HL) +CY

Adds the contents of the data memory addressed by register pair HL to the contents of the A register, including the carry flag. If a carry occurs as a result, the carry flag is set; if not, the carry flag is reset.

If the ADDS A, #n4 instruction is placed next to this instruction, and if a carry occurs as a result of executing this instruction, the ADDS A, #n4 instruction is skipped. If a carry does not occur, the ADDS A, #n4 instruction is executed, and a function that disables the skip function of the ADDS A, #n4 instruction is effected. Therefore, these instructions can be used in combination for base number adjustment (refer to **10.1.4 Base number adjustment instruction**).



**Function:** XA, CY  $\leftarrow$  XA + rp' + CY

Adds the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') to the contents of register pair XA, including the carry. If a carry occurs as a result, the carry flag is set; if not, the carry flag is reset.



**Function:** rp'1,  $CY \leftarrow rp'1+XA+CY$ 

Adds the contents of register pair XA to the contents of register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), including the carry flag. If a carry occurs as a result, the carry flag is set; if not, the carry flag is reset.

○ SUBS A, @HL

**Function:**  $A \leftarrow A - (HL)$ ; Skip if borrow.

Subtracts the contents of the data memory addressed by register pair HL from the contents of the A register, and sets the result to the A register. If a borrow occurs as a result, the next one instruction is skipped.

The carry flag is not affected.

# ◯ SUBS XA, rp'

**Function:**  $XA \leftarrow XA - rp'$ ; Skip if borrow.

Subtracts the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') from the contents of register pair XA, and sets the result to register pair XA. If a borrow occurs as a result, the next one instruction is skipped. The carry flag is not affected.

#### **Application example**

To compare specified data memory contents with the contents of a register pair

MOV XA, mem SUBS XA, rp' ; (mem) ≥ rp' ; (mem) < rp'

# ◯ SUBS rp'1, XA

**Function:**  $rp' \leftarrow rp'1 - XA$ ; Skip if borrow.

Subtracts the contents of register pair XA from register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), and sets the result to specified register pair rp'1. If a borrow occurs as a result, the next one instruction is skipped. The carry flag is not affected.
## $\bigcirc$ SUBC A, @HL

Function: A,  $CY \leftarrow A - (HL) - CY$ 

Subtracts the contents of the data memory addressed by register pair HL to the contents from the A register, including the carry flag, and sets the result to the A register. If a borrow occurs as a result, the carry flag is set; if not, the carry flag is reset.

If the ADDS A, #n4 instruction is placed next to this instruction, and if a borrow does not occur as a result of executing this instruction, the ADDS A, #n4 instruction is skipped. If a borrow occurs, the ADDS A, #n4 instruction is executed, and a function that disables the skip function of the ADDS A, #n4 instruction is effected. Therefore, these instructions can be used in combination for base number adjustment (refer to **10.1.4 Base number adjustment instruction**).

# ○ SUBC XA, rp'

**Function:** XA, CY  $\leftarrow$  XA - rp' - CY

Subtracts the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') from the contents of register pair XA, including the carry, and sets the result to register pair XA. If a borrow occurs as a result, the carry flag is set; if not, the carry flag is reset.



**Function:** rp'1,  $CY \leftarrow rp'1 - XA - CY$ 

Subtracts the contents of register pair XA from the contents of register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), including the carry flag, and sets the result to specified register pair rp'1. If a borrow occurs as a result, the carry flag is set; if not, the carry flag is reset.

 $\bigcirc$  AND A, #n4

#### **Function:** $A \leftarrow A \land n4$ $n4 = I_{3-0}$ : 0-FH

ANDs 4-bit immediate data n4 with the contents of the A register, and sets the result to the A register.

#### Application example

To clear the higher 2 bits of the accumulator to 0

AND A, #0011B



**Function:**  $A \leftarrow A \land (HL)$ 

ANDs the contents of the data memory addressed by register pair HL with the contents of the A register, and sets the result to the A register.

# ○ AND XA, rp'

**Function:**  $XA \leftarrow XA \land rp'$ 

ANDs the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') with the contents of register pair XA, and sets the result to register pair XA.

# ○ AND rp'1, XA

**Function:**  $rp'1 \leftarrow rp'1 \land XA$ 

ANDs the contents of register pair XA with register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), and sets the result to a specified register pair.

# ○ OR A, #n4

**Function:**  $A \leftarrow A \lor n4$   $n4 = I_{3-0}$ : 0-FH

ORs 4-bit immediate data n4 with the contents of the A register, and sets the result to the A register.

#### Application example

To set the lower 3 bits of the accumulator to 1

OR A, #0111B



**Function:**  $A \leftarrow A \lor (HL)$ 

ORs the contents of the data memory addressed by register pair HL with the contents of the A register, and sets the result to the A register.

# ○ OR XA, rp'

**Function:**  $XA \leftarrow XA \lor rp'$ 

ORs the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') with the contents of register pair XA, and sets the result to register pair XA.

# ◯ OR rp'1, XA

**Function:**  $rp'1 \leftarrow rp'1 \lor XA$ 

ORs the contents of register pair XA with register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), and sets the result to a specified register pair.

 $\bigcirc$  XOR A, #n4

#### **Function:** $A \leftarrow A \forall n4$ $n4 = I_{3-0}$ : 0-FH

Exclusive-ORs 4-bit immediate data n4 with the contents of the A register, and sets the result to the A register.

#### Application example

To invert the higher 4 bits of the accumulator

XOR A, #1000B



**Function:**  $A \leftarrow A \forall (HL)$ 

Exclusive-ORs the contents of the data memory addressed by register pair HL with the contents of the A register, and sets the result to the A register.

# ○ XOR XA, rp'

**Function:**  $XA \leftarrow XA \forall rp'$ 

Exclusive-ORs the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC') with the contents of register pair XA, and sets the result to register pair XA.

# ○ XOR rp'1, XA

**Function:**  $rp'1 \leftarrow rp'1 \forall XA$ 

Exclusive-ORs the contents of register pair XA with register pair rp'1 (HL, DE, BC, XA', HL', DE', or BC'), and sets the result to a specified register pair.

#### 10.4.5 Accumulator manipulation instruction

## $\bigcirc$ RORC A

**Function:** CY  $\leftarrow$  A<sub>0</sub>, A<sub>n-1</sub>  $\leftarrow$  A<sub>n</sub>, A<sub>3</sub>  $\leftarrow$  CY (n = 1-3)

Rotates the contents of the A register (4-bit accumulator) 1 bit to the left with the carry flag.



# $\bigcirc$ NOT A

#### Function: $A \leftarrow \overline{A}$

Takes 1's complement of the A register (4-bit accumulator) (inverts the bits of the accumulator).

10.4.6 Increment/decrement instruction



**Function:** reg  $\leftarrow$  reg+1; Skip if reg = 0

Increments the contents of register reg (X, A, H, L, D, E, B, or C). If reg = 0 as a result, the next one instruction is skipped.

## ◯ INCS rp1

**Function:**  $rp1 \leftarrow rp1+1$ ; Skip if rp1 = 00H

Increments the contents of register pair rp1 (HL, DE, or BC). If rp1 = 00H as a result, the next one instruction is skipped.

### $\bigcirc$ INCS @HL

**Function:** (HL)  $\leftarrow$  (HL)+1; Skip if (HL) = 0

Increments the contents of the data memory addressed by pair register HL. If the contents of the data memory become 0 as a result, the next one instruction is skipped.

## $\bigcirc$ INCS mem

**Function:** (mem)  $\leftarrow$  (mem) + 1; Skip if (mem) = 0, mem = D<sub>7-0</sub>: 00H-FFH

Increments the contents of the data memory addressed by 8-bit immediate data mem. If the contents of the data memory become 0 as a result, the next one instruction is skipped.

## $\bigcirc$ DECS reg

**Function:** reg  $\leftarrow$  reg-1; Skip if reg = FH

Decrements the contents of register reg (X, A, H, L, D, E, B, or C). If reg = FH as a result, the next one instruction is skipped.

## ○ DECS rp'

**Function:**  $rp' \leftarrow rp'-1$ ; Skip if rp' = FFH

Decrements the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC'). If rp' = FFH as a result, the next one instruction is skipped.

10.4.7 Compare instruction

#### ◯ SKE reg, #n4

Function: Skip if reg = n4  $n4 = I_{3-0}$ : 0-FH

Skips the next one instruction if the contents of register reg (X, A, H, L, D, E, B, or C) are equal to 4-bit immediate data n4.

#### ○ SKE @HL, #n4

Function: Skip if (HL) = n4  $n4 = I_{3-0}$ : 0-FH

Skips the next one instruction if the contents of the data memory addressed by register pair HL are equal to 4bit immediate data n4.

## ⊖ SKE A, @HL

**Function:** Skip if A = (HL)

Skips the next one instruction if the contents of the A register are equal to the contents of the data memory addressed by register pair HL.

## ◯ SKE XA, @HL

**Function:** Skip if A = (HL) and X = (HL + 1)

Skips the next one instruction if the contents of the A register are equal to the contents of the data memory addressed by register pair HL and if the contents of the X register are equal to the contents of the next memory address.

However, if the contents of the L register are an odd number, an address whose least significant address is ignored is specified.

## $\bigcirc$ SKE A, reg

Function: Skip if A = reg

Skips the next one instruction if the contents of the A register are equal to register reg (X, A, H, L, D, E, B, or C).

## ○ SKE XA, rp'

Function: Skip if XA = rp'

Skips the next one instruction if the contents of register pair XA are equal to the contents of register pair rp' (XA, HL, DE, BC, XA', HL', DE', or BC').

10.4.8 Carry flag manipulation instruction



**Function:**  $CY \leftarrow 1$ 

Sets the carry flag.

Function:  $CY \leftarrow 0$ 

Clears the carry flag.



Function: Skip if CY = 1

Skips the next one instruction if the carry flag is 1.



**Function:**  $CY \leftarrow \overline{CY}$ 

Inverts the carry flag. Therefore, sets the carry flag to 1 if it is 0, and clears the flag to 0 if it is 1.

10.4.9 Memory bit manipulation instruction

## ○ SET1 mem.bit

Function: (mem.bit)  $\leftarrow$  1 mem = D7-0: 00H-FFH, bit = B1-0: 0-3

Sets the bit specified by 2-bit immediate data bit at the address specified by 8-bit immediate data mem.

# SET1 fmem.bit SET1 pmem.@L SET1 @H+mem.bit

**Function:** (bit specified by operand)  $\leftarrow 1$ 

Sets the bit of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit).

## ○ CLR1 mem.bit

Function: (mem.bit)  $\leftarrow$  0 mem = D<sub>7-0</sub>: 00H-FFH, bit = B<sub>1-0</sub>: 0-3

Clears the bit specified by 2-bit immediate data bit at the address specified by 8-bit immediate data mem.

# CLR1 fmem.bit CLR1 pmem.@L CLR1 @H+mem.bit

**Function:** (bit specified by operand)  $\leftarrow 0$ 

Clears the bit of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit).

# $\bigcirc$ SKT mem.bit

```
Function: Skip if (mem.bit) = 1
mem = D<sub>7-0</sub>: 00H-FFH, bit = B<sub>1-0</sub>: 0-3
```

Skips the next one instruction if the bit specified by 2-bit immediate data bit at the address specified by 8-bit immediate data mem is 1.



```
Function: Skip if (bit specified by operand) = 1
```

Skips the next one instruction if the bit of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit) is 1.

# ○ SKF mem.bit

Function: Skip if (mem.bit) = 0 mem = D7-0: 00H-FFH, bit = B1-0: 0-3

Skips the next one instruction if the bit specified by 2-bit immediate data bit at the address specified by 8-bit immediate data mem is 0.

SKF fmem.bit
SKF pmem.@L
SKF @H+mem.bit

Function: Skip if (bit specified by operand) = 0

Skips the next one instruction if the bit of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit) is 0.

# SKTCLR fmem.bit SKTCLR pmem.@L SKTCLR @H+mem.bit

Function: Skip if (bit specified by operand) = 1 then clear

Skips the next one instruction if the bit of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit) is 1, and clears the bit to "0".

# AND1 CY, fmem.bit AND1 CY, pmem.@L AND1 CY, @H+mem.bit

**Function:**  $CY \leftarrow CY \land$  (bit specified by operand)

ANDs the content of the carry flag with the contents of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit), and sets the result to the carry flag.

OR1 CY, fmem.bit
OR1 CY, pmem.@L
OR1 CY, @H+mem.bit

**Function:**  $CY \leftarrow CY \lor$  (bit specified by operand)

ORs the content of the carry flag with the contents of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit), and sets the result to the carry flag.

# XOR1 CY, fmem.bit XOR1 CY, pmem.@L XOR1 CY, @H+mem.bit

**Function:** CY  $\leftarrow$  CY  $\leftarrow$  (bit specified by operand)

Exclusive-ORs the content of the carry flag with the contents of the data memory addressed in the bit manipulation addressing mode (fmem.bit, pmem.@L, or @H+mem.bit), and sets the result to the carry flag.

10.4.10 Branch instruction

**Function:**  $PC_{10-0} \leftarrow addr$ 

addr = 0000H-07FFH

Branches to an address specified by immediate data addr.

This instruction is an assembler directive and is replaced by the assembler at assembly time with the optimum instruction from the BR laddr, BRCB lcaddr, and BR \$addr instructions.

### **BR addr1**

Function:  $PC_{10-0} \leftarrow addr1$ addr1 = 0000H-07FFH

Branches to an address specified by immediate data addr1.

This instruction is an assembler directive and is replaced by the assembler at assembly time with the optimum instruction from the BRA !addr1, BR !addr, BRCB !caddr, and BR \$addr instructions.

## **III BRA !addr1**

**Function:** PC10-0  $\leftarrow$  addr1

## ◯ BR !addr

Function:  $PC_{10-0} \leftarrow addr$ addr = 0000H-07FFH

Transfers immediate data addr to the program counter (PC) and branches to an address specified by the PC.

## ◯ BR \$addr

**Function:**  $PC_{10-0} \leftarrow addr$ 

addr = (PC-15) to (PC-1), (PC+2) to (PC+16)

This is a relative branch instruction that has a branch range of (-15 to -1) and (+2 to +16) from the current address. It is not affected by a page boundary or block boundary.

### Image: BR \$addr1

**Function:**  $PC_{10-0} \leftarrow addr1$ 

addr1 = (PC-15) to (PC-1), (PC+2) to (PC+16)

This is a relative branch instruction that has a branch range of (-15 to -1) and (+2 to +16) from the current address. It is not affected by a page boundary or block boundary.

#### **Im BRCB** !caddr

**Function:** PC10-0  $\leftarrow$  caddr10-0

caddr = 0000H-07FFH

Branches to an address specified by the program counter (PC10-0) replaced with 12-bit immediate data caddr.

#### Caution

The BRCB !caddr instruction usually branches execution in a block where the instruction exists. If the first byte of this instruction is at address 07FEH, however, execution does not branch to block 0 but to block 1.



If the BRCB !caddr instruction is at position a in the figure above, execution branches to block 1 (unmounted), not block 0. Do not use the BRC !caddr instruction at the address 0FFEH.

$$\bigcirc$$
 BR PCDE

Function:  $PC_{10-0} \leftarrow PC_{10-8} + DE$  $PC_{7-4} \leftarrow D, PC_{3-0} \leftarrow E$ 

Branches to an address specified by the lower 8 bits of the program counter (PC<sub>7-0</sub>) replaced with the contents of register pair DE. The higher bits of the program counter are not affected.

#### Caution

The BR PCDE instruction usually branches execution to the page where the instruction exists. If the first byte of the op code is at address xxFE or xxFFH, however, execution does not branch in that page, but to the next page.



For example, if the BR PCDE instruction is at position a or b in the above figure, execution branches to the lower 8-bit address specified by the contents of register pair DE in page 3, not in page 2.



Function:  $PC_{10-0} \leftarrow PC_{10-8} + XA$  $PC_{7-4} \leftarrow X, PC_{3-0} \leftarrow A$ 

Branches to an address specified by the lower 8 bits of the program counter (PC<sub>7-0</sub>) replaced with the contents of register pair XA. The higher bits of the program counter are not affected.

#### Caution

This instruction branches execution to the next page, not to the same page, if the first byte of the op code is at address xxFEH or xxFFH, in the same manner as the BR PCDE instruction.

# $\bigcirc$ BR BCDE

**Function:**  $PC_{10-0} \leftarrow BCDE$ 

#### Example

To branch to an address specified by the contents of the program counter replaced by the contents of registers B, C, D, and E

However, the PC of the  $\mu$ PD754202 is 11 bits. The contents of PC are replaced by the contents of registers C, D and E. Always set register B to 0000B.





**Function:**  $PC_{10-0} \leftarrow BCXA$ 

#### Example

To branch to an address specified by the contents of the program counter replaced by the contents of registers B, C, X, and A

However, the PC of the  $\mu$ PD754202 is 11 bits. The contents of PC are replaced by the contents of registers C, X and A. Always set register B to 0000B.



## $\bigcirc$ TBR addr

#### **Function:**

This is an assembler directive for table definition by the GETI instruction. It is used to replace a 3-byte BR laddr instruction with a 1-byte GETI instruction. Describe 12-bit address data as addr. For details, refer to **RA75X** Assembler Package User's Manual - Language (EEU-1363).

#### 10.4.11 Subroutine/stack control instruction

# CALLA !addr1

## **CALL** !addr

 $\begin{array}{l} \textbf{Function:} \ [MkI \mbox{ mode}] \\ (SP-1) \leftarrow \mathsf{PC}_{7\text{-}4}, \ (SP-2) \leftarrow \mathsf{PC}_{3\text{-}0} \\ (SP-3) \leftarrow \mathsf{MBE}, \mbox{ RBE}, \ 0, \ 0 \\ (SP-4) \leftarrow 0, \ \mathsf{PC}_{10\text{-}8}, \ \mathsf{PC}_{10\text{-}0} \leftarrow \mbox{ addr}, \ \mathsf{SP} \leftarrow \mathsf{SP} - 4 \\ \\ \mbox{ addr} = 0000\text{H-}07\text{FFH} \\ \\ [MkII \mbox{ mode}] \\ (SP-2) \leftarrow \times, \times, \ \mathsf{MBE}, \ \mathsf{RBE} \\ (SP-3) \leftarrow \mathsf{PC}_{7\text{-}4}, \ (SP-4) \leftarrow \mathsf{PC}_{3\text{-}0} \end{array}$ 

 $(SP-5) \leftarrow 0, 0, 0, 0, (SP-6) \leftarrow 0, PC_{10-8}$ PC<sub>10-0</sub>  $\leftarrow$  addr, SP  $\leftarrow$  SP-6

Saves the contents of the program counter (return address), MBE, and RBE to the data memory (stack) addressed by the stack pointer (SP), decrements the SP, and then branches to an address specified by 12-bit immediate data addr.

## **CALLF** !faddr

Function: [Mkl mode]

 $\begin{array}{l} (\mathsf{SP-1}) \leftarrow \mathsf{PC7-4}, \, (\mathsf{SP-2}) \leftarrow \mathsf{PC3-0} \\ (\mathsf{SP-3}) \leftarrow \mathsf{MBE}, \, \mathsf{RBE}, \, \mathsf{0}, \, \mathsf{0} \\ (\mathsf{SP-4}) \leftarrow \mathsf{0}, \, \mathsf{PC10-8}, \, \mathsf{SP} \leftarrow \mathsf{SP-4} \\ \mathsf{PC10-0} \leftarrow \mathsf{0+faddr} \end{array}$ 

faddr = 0000H-07FFH

 $\begin{array}{l} \mbox{[MkII mode]} \\ (SP-2) \leftarrow \times, \times, \mbox{ MBE, RBE} \\ (SP-3) \leftarrow PC_{7-4}, \mbox{(SP-4)} \leftarrow PC_{3-0} \\ (SP-5) \leftarrow 0, \ 0, \ 0, \ 0, \ (SP-6) \leftarrow 0, \ PC_{10-8} \\ SP \leftarrow SP-6 \\ PC_{10-0} \leftarrow 0+faddr \end{array}$ 

```
faddr = 0000H-07FFH
```

Saves the contents of the program counter (return address), MBE, and RBE to the data memory (stack) addressed by the stack pointer (SP), decrements the SP, and then branches to an address specified by 11-bit immediate data faddr.

# ○ TCALL !addr

#### **Function:**

This is an assembler directive for table definition by the GETI instruction. It is used to replace a 3-byte CALL laddr instruction with a 1-byte GETI instruction. Describe 12-bit address data as addr. For details, refer to **RA75X** Assembler Package User's Manual - Language (EEU-1363).

#### **W** RET

Restores the contents of the data memory (stack) addressed by the stack pointer (SP) to the program counter (PC), memory bank enable flag (MBE), and register bank enable flag (RBE), and then increments the contents of the SP.

#### Caution

All the flags of the program status word (PSW) other than MBE and RBE are not restored.

(/II)	RETS	
Function:	[MkI mode]	$PC_{10\text{-}8} \leftarrow (SP) \text{ 2-0, MBE, RBE, 0, 0} \leftarrow (SP+1)$
		$PC_{3\text{-}0} \leftarrow (SP+2),  PC_{7\text{-}4} \leftarrow (SP+3),  SP \leftarrow SP+4$
		Then skip unconditionally
	[MkII mode]	$PC_{10\text{-}8} \gets (SP) \text{ $2$-0, 0, 0, 0, 0 \leftarrow (SP+1)$}$
		$PC_{3\text{-}0} \gets (SP+2),  PC_{7\text{-}4} \gets (SP+3)$
		$\times$ , $\times$ , MBE, RBE $\leftarrow$ (SP+4), SP $\leftarrow$ SP+6
		Then skip unconditionally

Restores the contents of the data memory (stack) addressed by the stack pointer (SP) to the program counter (PC), memory bank enable flag (MBE), and register bank enable flag (RBE), increments the contents of the SP, and then skips unconditionally.

#### Caution

All the flags of the program status word (PSW) other than MBE and RBE are not restored.



Restores the contents of the data memory (stack) addressed by the stack pointer (SP) to the program counter (PC) and program status word (PSW), and then increments the contents of the SP.

This instruction is used to return execution from an interrupt service routine.

## ○ PUSH rp

**Function:** (SP-1)  $\leftarrow$  rpH, (SP-2)  $\leftarrow$  rpL, SP  $\leftarrow$  SP-2

Saves the contents of register pair rp (XA, HL, DE, or BC) to the data memory (stack) addressed by the stack pointer (SP), and then decrements the contents of the SP.

The higher 4 bits of the register pair (rpH, X, H, D, or B) are saved to the stack addressed by (SP–1), and the lower 4 bits (rpL: A, L, E, or C) are saved to the stack addressed by (SP–2).

## ○ PUSH BS

**Function:** (SP-1)  $\leftarrow$  MBS, (SP-2)  $\leftarrow$  RBS, SP  $\leftarrow$  SP-2

Saves the contents of the memory bank select register (MBS) and register bank select register (RBS) to the data memory (stack) addressed by the stack pointer (SP), and then decrements the contents of the SP.

## ○ POP rp

**Function**:  $rp_{\perp} \leftarrow (SP)$ ,  $rp_{H} \leftarrow (SP+1)$ ,  $SP \leftarrow SP+2$ 

Restores the contents of the data memory addressed by the stack pointer (SP) to register pair rp (XA, HL, DE, or BC), and then decrements the contents of the stack pointer.

The contents of (SP) are restored to the higher 4 bits of the register pair (rpH, X, H, D, or B), and the contents of (SP+1) are restored to the lower 4 bits (rp∟: A, L, E, or C).

## $\bigcirc$ POP BS

**Function:** RBS  $\leftarrow$  (SP), MBS  $\leftarrow$  (SP+1), SP  $\leftarrow$  SP+2

Restores the contents of the data memory (stack) addressed by the stack pointer (SP) to the register bank select register (RBS) and memory bank select register (MBS), and then increments the contents of the SP.

10.4.12 Interrupt control instruction

Function: IME (IPS.3)  $\leftarrow$  1

Sets the interrupt mask enable flag (bit 3 of the interrupt priority select register) to "1" to enable interrupts. Acknowledging an interrupt is controlled by an interrupt enable flag corresponding to the interrupt.

## ◯ EI IE×××

Function:  $IE \times \times \times \leftarrow 1 \times \times = N_5$ , N<sub>2-0</sub>

Sets a specified interrupt enable flag (IE $\times$ ××) to "1" to enable acknowledging the corresponding interrupt (××× = BT, T0, T1, T2, 0, 2).

# $\bigcirc$ DI

**Function:** IME (IPS.3)  $\leftarrow$  0

Resets the interrupt mask enable flag (bit 3 of the interrupt priority select register) to "0" to disable all interrupts, regardless of the contents of the respective interrupt enable flags.

# O DI IE×××

Function:  $IE \times \times \leftarrow 1 \times \times = N_5$ , N<sub>2-0</sub>

Resets a specified interrupt enable flag (IE×××) to "0" to disable acknowledging the corresponding interrupt (××× = BT, T0, T1, T2, 0, 2).

#### 10.4.13 Input/output instruction

## ◯IN A, PORTn

**Function:**  $A \leftarrow PORTn \ n = N_{3-0}$ : 3, 6, 7, 8

Transfers the contents of a port specified by PORTn (n = 3, 6, 7, 8) to the A register.

#### Caution

When this instruction is executed, it is necessary that MBE = 0 or (MBE = 1, MBS = 15). n can be 3, 6, 7, 8.

The data of the output latch is loaded to the A register in the output mode, and the data of the port pins are loaded to the register in the input mode.

# ○ OUT PORTn, A

Function: PORTn  $\leftarrow$  A n = N<sub>3-0</sub>: 3, 6, 8

Transfers the contents of the A register to the output latch of a port specified by PORTn (n = 3, 6, 8).

#### Caution

When this instruction is executed, it is necessary that MBE = 0 or (MBE = 1, MBS = 15). Only 3, 6, and 8 can be specified as n.

#### 10.4.14 CPU control instruction



Function: PCC.2  $\leftarrow 1$ 

Sets the HALT mode (this instruction sets the bit 2 of the processor clock control register).

#### Caution

Make sure that an NOP instruction follows the HALT instruction.

# $\bigcirc$ STOP

Function: PCC.3  $\leftarrow 1$ 

Sets the STOP mode (this instruction sets the bit 3 of the processor clock control register).

#### Caution

Make sure that an NOP instruction follows the STOP instruction.

# 

Function: Executes nothing but consumes 1 machine cycle.

10.4.15 Special instruction



**Function:** RBS  $\leftarrow$  n n = N<sub>1-0</sub>: 0-3

Sets 2-bit immediate data n to the register bank select register (RBS).

## $\bigcirc$ SEL MBn

**Function:** MBS  $\leftarrow$  n n = N<sub>3-0</sub>: 0, 15

Transfers 4-bit immediate data n to the memory bank select register (MBS).



Function: taddr = T<sub>5-0</sub>, 0: 20H-7FH

[Mkl mode]

- When table defined by TBR instruction is referenced PC10-0 ← (taddr)2-0 + (taddr+1)
- When table defined by TCALL instruction is referenced  $(SP-1) \leftarrow PC_{7-4}, (SP-2) \leftarrow PC_{3-0}$   $(SP-3) \leftarrow MBE, RBE, 0, 0$   $(SP-4) \leftarrow 0, PC_{10-8}$   $PC_{10-0} \leftarrow (taddr)_{2-0} + (taddr+1)$  $SP \leftarrow SP-4$
- When table defined by instruction other than TBR and TCALL is referenced Executes instruction with (taddr) (taddr+1) as op code

[MkII mode]

· When table defined by TBR instruction is referenced

 $PC_{10-0} \leftarrow (taddr)_{2-0} + (taddr+1)$ 

- When table defined by TCALL instruction is referenced
  - $(SP-2) \leftarrow \times, \times, MBE, RBE$
  - $(SP-3) \leftarrow PC_{7-4}, (SP-4) \leftarrow PC_{3-0}$
  - (SP–5) ← 0, 0, 0, 0, (SP–6) ← 0, PC<sub>10-8</sub>
  - $PC_{10-0} \leftarrow (taddr)_{2-0} + (taddr+1), SP \leftarrow SP-6$
- When table defined by instruction other than TBR and TCALL is referenced Executes instruction with (taddr) (taddr+1) as op code

References the 2-byte data at the program memory address specified by (taddr), (taddr+1) and executes it as an instruction.

The area of the reference table consists of addresses 0020H through 007FH. Data must be written to this area in advance. Write the mnemonic of a 1-byte or 2-byte instruction as the data as is.

When a 3-byte call instruction and 3-byte branch instruction is used, data is written by using an assembler directive (TCALL or TBR).

Only an even address can be specified by taddr.

#### Caution

Only the 2-machine cycle instruction can be set to the reference table as a 2-byte instruction (except the BRCB and CALLF instructions). Two 1-byte instructions can be set only in the following combinations:

Instruction of 1st Byte	Instruction of 2nd Byte
MOV A, @HL	(INCS L
MOV @HL, A	DECS L
XCH A, @HL	INCS H
	DECS H
	INCS HL
MOV A, @DE	(INCS E
XCH A, @DE	DECS E
	INCS D
	DECS D
	INCS DE
MOV A, @DL	(INCS L
XCH A, @DL	DECS L
	INCS D
	DECS D

The contents of the PC are not incremented while the GETI instruction is executed. Therefore, after the reference instruction has been executed, processing continues from the address next to that of the GETI instruction.

If the instruction preceding the GETI instruction has a skip function, the GETI instruction is skipped in the same manner as the other 1-byte instructions. If the instruction referenced by the GETI instruction has a skip function, the instruction that follows the GETI instruction is skipped.

If an instruction having a string effect is referenced by the GETI instruction, it is executed as follows:

- If the instruction preceding the GETI instruction has the string effect of the same group as the referenced instruction, the string effect is lost and the referenced instruction is not skipped when GETI is executed.
- If the instruction next to GETI has the string effect of the same group as the referenced instruction, the string effect by the referenced instruction is valid, and the instruction following that instruction is skipped.

#### **Application example**

MOV HL	., #00Н 🗋		
MOV XA, #FFH		<ul> <li>Replaced by GETI</li> </ul>	
CALL SU	JB1		- ,
BR SL	JB2 ∫		
	ORG	20H	
HL00:	MOV	HL, #00H	
XAFF:	MOV	XA, #FFH	
CSUB1:	TCALL	SUB1	
BSUB2:	TBR	SUB2	
	:		
	GETI	HL00	; MOV HL, #00H
	GETI	BSUB2	; BR SUB2
	GETI	CSUB1	; CALL SUB1
i	GETI	XAFF	; MOV XA, #FFH

#### APPENDIX A FUNCTIONS OF $\mu \text{PD754202}$ and 75F4264

Item		μPD754202	μPD75F4264 <sup>Note</sup>	
Program memory		Mask ROM 0000H-07FFH (2048 × 8 bits)	Flash memory 0000H-0FFFH (4096 × 8 bits)	
Data memory	Static RAM	000H-07FH (128 × 4 bits)		
	EEPROM™	None	400H-43FH (32 × 8 bits)	
CPU		75XL CPU		
General-p	ourpose register	(4 bits $\times$ 8 or 8 bits $\times$ 4) $\times$ 4 banks		
Instructior	n execution time	<ul> <li>0.67, 1.33, 2.67, 10.7 μs (at fx = 6.0MHz)</li> <li>0.95, 1.91, 3.81, 15.3 μs (at fx = 4.19MHz)</li> </ul>		
I/O port	CMOS input	4 (connection of internal pull-up resistors sp	ecifiable by mask option)	
	CMOS input/output	9 (connection of internal pull-up resistors sp	ecifiable by software)	
	Total	13		
System cl	ock oscillator	Crystal/ceramic oscillator		
Start-up ti	me after reset	2 <sup>17</sup> /fx, 2 <sup>15</sup> /fx (selectable by mask option) 2 <sup>15</sup> /fx		
Timer		<ul> <li>4 channels</li> <li>8-bit timer counter: 3 channels (can be used as 16-bit timer counter)</li> <li>Basic interval timer/watchdog timer: 1 channel</li> </ul>		
A/D converter		None	<ul> <li>8-bit resolution × 2 channels (successive approximation type, hardware control)</li> <li>Can be operated from VDD = 1.8 V</li> </ul>	
Programmable threshold port		None	2 channels	
Vectored interrupt		External: 1, internal: 4	External: 1, internal: 5	
Test input		External: 1 (with key return reset function)		
Supply voltage		V <sub>DD</sub> = 1.8 to 6.0 V		
Operating ambient temperature		$T_{A} = -40$ to +85 °C		
Package		<ul> <li>20-pin plastic SOP (300 mil, 1.27-mm pitch)</li> <li>20-pin plastic shrink SOP (300 mil, 0.65-mm pitch)</li> </ul>	• 20-pin plastic SOP (300 mil, 1.27-mm pitch)	

Note Under development

[MEMO]

#### APPENDIX B DEVELOPMENT TOOLS

The following development tools are available to support development of systems using the  $\mu$ PD754202. With the 75XL series, a relocatable assembler that can be used in common with any models in the series is used in combination with a device file dedicated to the model being used.

#### Language processor

RA75X relocatable	Host machine			
assembler		OS	Supply media	Order code
	PC-9800 series	MS-DOS <sup>™</sup>	3.5"2HD	μS5A13RA75X
		( Ver.3.30	5"2HD	μS5A10RA75X
		to		
		Ver.6.2 <sup>Note</sup>		
	IBM PC/AT <sup>TM</sup> or	Refer to OS of IBM	3.5" 2HC	μS7B13RA75X
	compatible machine	PC.	5"2HC	μS7B10RA75X

Device file	Host machine			Order eede
		OS	Supply media	Order code
	PC-9800 series	MS-DOS	3.5"2HD	μS5A13DF754202
		( Ver.3.30	5"2HD	μS5A10DF754202
		to Ver.6.2 <sup>Note</sup>		
	IBM PC/AT or compat-	Refer to OS of IBM	3.5" 2HC	μS7B13DF754202
	ible machine	PC.	5"2HC	μS7B10DF754202

Note Although Ver.5.00 or above has a task swap function, this function cannot be used with this software.

**Remark** The operations of the assembler and device file are guaranteed only on the above host machines and OS.

#### **Debugging Tools**

As the debugging tools for the  $\mu$ PD754202, in-circuit emulators (IE-75000-R and IE-75001-R) are available. The following table shows the system configuration of the in-circuit emulators.

	IE-75000-R <sup>Note 1</sup>	The IE-75000-R is a application system us this in-circuit emulator EP-754144GS-R. The in-circuit emulator The IE-75000-R cont	n in-circuit emulator th sing the 75X series or 7 r with an optional emulat or is connected with a h ains the emulation boa	at debugs the hardwa 5XL series. To develo ion board IE-75300-R-E nost machine for efficie rd IE-75000-R-EM.	re and software of an p the $\mu$ PD754202, use M and emulation probe nt debugging.
Hardware	IE-75001-R	The IE-75001-R is a application system us this in-circuit emulator EP-754144GS-R. The in-circuit emulator	n in-circuit emulator th sing the 75X series or 7 r with an optional emulat or is connected with a h	at debugs the hardwa 5XL series. To develo ion board IE-75300-R-E nost machine to provide	re and software of an p the $\mu$ PD754202, use M and emulation probe e efficient debugging.
	IE-75300-R-EM	This is an emulation used with the IE-750	board to evaluate an aj 00-R or IE-75001-R.	oplication system using	the $\mu$ PD754202. It is
	EP-754144GS-R	This is an emulation It is connected to the	probe for the μPD7542 EIE-75000-R or IE-7500	02. )1-R and IE-75300-R-E	M.
	EV-9501GS-20 EV-9501GS-20	connection with the talso supplied.	arget system and EV-9	501GS-20 (20-pin plas	tic SOP supported) is
	IE control program	This program connector or Centronics interfactor	ts the IE-75000-R or IE- ce to control the IE-750	75001-R and a host ma 00-R or IE-75001-R or	chine with an RS-232C the host machine.
		Host machine	OS	Supply media	Order code
are		PC-9800 series	MS-DOS	3.5"2HD	μS5A13IE75X
Softw			(Ver.3.30 to Ver.6.2 <sup>Note 2</sup>	5"2HD	μS5A10IE75X
		IBM PC/AT or	Refer to OS of IBM	3.5" 2HC	μS7B13IE75X
		compatible machine	PC.	5"2HC	μS7B10IE75X

**Notes** 1. This is a maintenance part.

2. Although Ver.5.00 or above has a task swap function, this function cannot be used with this software.

**Remark** The operation of the IE control program is guaranteed only on the above host machines and OS.

#### OS of IBM PC

The following OS is supported as the OS for IBM PC.

OS	Version
PC DOS <sup>™</sup>	Ver.5.02 to Ver.6.3 J6.1/V <sup>Note</sup> to J6.3/V <sup>Note</sup>
MS-DOS	Ver.5.0 to Ver.6.22 5.0/V <sup>Note</sup> to 6.2/V <sup>Note</sup>
IBM DOS <sup>TM</sup>	J5.02/VNote

Note Only the English mode is supported.

Caution Although Ver.5.0 or above has a task swap function, this function cannot be used with this software.



#### APPENDIX C ORDERING MASK ROM

After your program has been developed, you can place an order for a mask ROM using the following procedure:

#### <1> Reservation for mask ROM ordering

Inform NEC of when you intend to place an order for the mask ROM. (NEC's response may be delayed if we are not informed in advance.)

#### <2> Preparation of ordering media

Following three medias are available for ordering mask ROM

- UV-EPROM<sup>Note</sup>
- 3.5-inch IBM format floppy disk (outside Japan only)
- 5-inch IBM format floppy disk (outside Japan only)

**Note** Prepare three UV-EPROMs with the same contents. For the product with mask option, write down the mask option data on the mask option information sheet.

#### <3> Preparation of necessary documents

Fill out the following documents when ordering the mask ROM:

- Mask ROM Ordering Sheet
- Mask ROM Ordering Check Sheet
- Mask Option Information Sheet (necessary for product with mask option)

#### <4> Ordering

Submit the media prepared in <2> and documents prepared in <3> to NEC by the order reservation date.

Caution For details, see the information document "ROM Code Ordering Procedure" (IEM-1366).

[MEMO]

#### APPENDIX D INSTRUCTION INDEX

#### D.1 Instruction Index (by function)

#### [Transfer instruction]

MOV	A, #n4 206, 219
MOV	reg1, #n4 206, 219
MOV	XA, #n8 206, 219
MOV	HL, #n8 206, 220
MOV	rp2, #n8 206, 220
MOV	A, @HL 206, 220
MOV	A, @HL+ 206, 220
MOV	A, @HL 206, 220
MOV	A, @rpa1 206, 221
MOV	XA, @HL 206, 221
MOV	@HL, A 206, 221
MOV	@HL, XA 206, 222
MOV	A, mem 206, 222
MOV	XA, mem 206, 222
MOV	mem, A 206, 222
MOV	mem, XA 206, 223
MOV	A, reg 206, 223
MOV	XA, rp' 206, 223
MOV	reg1, A 206, 223
MOV	rp'1, XA 206, 223
ХСН	A, @HL 206, 224
ХСН	A, @HL+ 206, 224
ХСН	A, @HL 206, 224
ХСН	A, @rpa1 206, 225
ХСН	XA, @HL 206, 225
ХСН	A, mem 206, 225
ХСН	XA, mem 206, 226
ХСН	A, reg1 206, 226
ХСН	XA, rp' 206, 226

#### [Table reference instruction]

MOVT	XA, @PCDE 207, 22	7
MOVT	XA, @PCXA 207, 22	9
MOVT	XA, @BCDE 207, 22	9
MOVT	XA, @BCXA 207, 230	

#### [Bit transfer instruction]

MOV1	CY, fmem.bit 207, 231
MOV1	CY, pmem.@L 207, 231
MOV1	CY, @H+mem.bit 207, 231
MOV1	fmem.bit, CY 207, 231
MOV1	pmem.@L, CY 207, 231
MOV1	@H+mem.bit, CY 207, 231

#### [Operation instruction]

ADDS	A, #n4 207, 232
ADDS	XA, #n8 207, 232
ADDS	A, @HL 207, 232
ADDS	XA, rp' 207, 232
ADDS	rp'1, XA 207, 232
ADDC	A, @HL 207, 233
ADDC	XA, rp' 207, 233
ADDC	rp'1, XA 207, 233
SUBS	A, @HL 207, 234
SUBS	XA, rp' 207, 234
SUBS	rp'1, XA 207, 234
SUBC	A, @HL 207, 235
SUBC	XA, rp' 207, 235
SUBC	rp'1, XA 207, 235
AND	A, #n4 207, 236

AND	A, @HL 207, 236
AND	XA, rp' 207, 236
AND	rp'1, XA 207, 236
OR	A, #n4 207, 237
OR	A, @HL 207, 237
OR	XA, rp' 207, 237
OR	rp'1, XA 207, 237
XOR	A, #n4 207, 238
XOR	A, @HL 207, 238
XOR	XA, rp' 207, 238
XOR	rp'1, XA 207, 238

#### [Accumulator instruction]

RORC	A 208, 249	)
NOT	A 208, 249	

#### [Increment/decrement instruction]

INCS	reg 208, 240
INCS	rp1 208, 240
INCS	@HL 208, 240
INCS	mem 208, 240
DECS	reg 208, 240
DECS	rp' 208, 240

#### [Compare instruction]

SKE	reg, #n4 208, 241
SKE	@HL, #n4 208, 241
SKE	A, @HL 208, 241
SKE	XA, @HL 208, 241
SKE	A, reg 208, 241
SKE	XA, rp' 208, 241

#### [Carry flag manipulation instruction]

SET1	CY	208, 242
CLR1	CY	208, 242
SKT	CY	208, 242
NOT1	CY	208, 242

[Memory	bit manipulation instruction]
SET1	mem.bit 208, 243
SET1	fmem.bit 208, 243
SET1	pmem.@L 208, 243
SET1	@H+mem.bit 208, 243
CLR1	mem.bit 208, 243
CLR1	fmem.bit 208, 243
CLR1	pmem.@L 208, 243
CLR1	@H+mem.bit 208, 243
SKT	mem.bit 208, 244
SKT	fmem.bit 208, 244
SKT	pmem.@L 208, 244
SKT	@H+mem.bit 208, 244
SKF	mem.bit 208, 244
SKF	fmem.bit 208, 244
SKF	pmem.@L 208, 244
SKF	@H+mem.bit 208, 244
SKTCLR	fmem.bit 208, 245
SKTCLR	pmem.@L 208, 245
SKTCLR	@H+mem.bit 208, 245
AND1	CY, fmem.bit 209, 245
AND1	CY, pmem.@L 209, 245
AND1	CY, @H+mem.bit 209, 245
OR1	CY, fmem.bit 209, 245
OR1	CY, pmem.@L 209, 245
OR1	CY, @H+mem.bit 209, 245
XOR1	CY, fmem.bit 209, 245
XOR1	CY, pmem.@L 209, 245
XOR1	CY, @H+mem.bit 209, 245

#### [Branch instruction]

BR	addr 209, 246
BR	addr1 209, 246
BR	!addr 209, 246
BR	\$addr 209, 246
BR	\$addr1 209, 247
BR	PCDE 209, 248
BR	PCXA 209, 248
------	-----------------
BR	BCDE 209, 249
BR	BCXA 209, 249
BRA	!addr1 209, 249
BRCB	!caddr 209, 250
TBR	addr 211, 250

SEL	MBn 211, 258
GETI	taddr 211, 258

#### [Subroutine/stack control instruction]

CALLA	!addr1 210, 250
CALL	!addr 210, 250
CALLF	!faddr 210, 251
TCALL	!addr 210, 251
RET 2	10, 252
RETS	210, 252
RETI	210, 253
PUSH	tp 211, 254
PUSH	BS 211, 254
POP	rp 211, 254
POP	BS 211, 254

#### [Interrupt control instruction]

EI ... 211, 255 EI IE××× ... 211, 255 DI ... 211, 255 DI IE××× ... 211, 255

#### [Input/output instruction]

IN	A, PORTn	211, 256
OUT	PORTn, A	211, 256

#### [CPU control instruction]

HALT ... 211, 257 STOP ... 211, 257 NOP ... 211, 257

#### [Special instruction]

SEL RBn ... 211, 258

## D.2 Instruction Index (alphabetical order)

[A]	
ADDC	A, @HL 207, 232
ADDC	rp'1, XA 207, 232
ADDC	XA, rp' 207, 232
ADDS	A, #n4 207, 232
ADDS	A, @HL 207, 232
ADDS	rp'1, XA 207, 232
ADDS	XA, rp' 207, 232
ADDS	XA, #n8 207, 232
AND	A, #n4 207, 236
AND	A, @HL 207, 236
AND	rp'1, XA 207, 236
AND	XA, rp' 207, 236
AND1	CY, fmem.bit 209, 245
AND1	CY, pmem.@L 209, 245
AND1	CY, @H+mem.bit 209, 245

#### [B]

BR	addr 209, 246
BR	addr1 209, 246
BR	BCDE 209, 249
BR	BCXA 209, 248
BR	PCDE 209, 248
BR	PCXA 209, 248
BR	!addr 209, 246
BR	\$addr 209, 246
BR	\$addr1 209, 247
BRA	!addr1 209, 249
BRCB	!caddr 209, 250

# [C]

CALL	!addr 210, 250
CALLA	!addr1 210, 250
CALLF	!faddr 210, 251
CLR1	CY 208, 242

CLR1	fmem.bit 208, 243
CLR1	mem.bit 208, 243
CLR1	pmem.@L 208, 243
CLR1	@H+mem.bit 208, 243

# [D]

DECS	reg 208, 240
DECS	rp' 208, 240
DI 211	, 254
DI	IE××× 211, 254

### [E]

EI ... 211, 254 EI IE××× ... 211, 254

## [G]

GETI taddr ... 211, 258

## [H]

HALT ... 211, 257

### [I]

 IN
 A, PORTn
 211, 256

 INCS
 mem
 ...
 210, 240

 INCS
 reg
 ...
 210, 240

 INCS
 rp1
 ...
 210, 240

 INCS
 @HL
 ...
 210, 240

# [M]

MOV	A, mem 206, 222
MOV	A, reg 206, 223
MOV	A, #n4 206 219
MOV	A, @HL 206, 220
MOV	A, @HL+ 206, 220
MOV	A, @HL 206, 220

MOV	A, @rpa1 206, 221
MOV	HL, #n8 206, 219
MOV	mem, A 206, 222
MOV	mem, XA 206, 223
MOV	reg1, A 206, 223
MOV	reg1, #n4 206, 219
MOV	rp'1, XA 206, 223
MOV	rp2, #n8 206, 220
MOV	XA, mem 206, 222
MOV	XA, rp' 206, 226
MOV	XA, #n8 206, 219
MOV	XA, @HL 206, 221
MOV	@HL, A 206, 221
MOV	@HL, XA 206, 222
MOVT	XA, @BCDE 207, 229
MOVT	XA, @BCXA 207, 230
MOVT	XA, @PCDE 207, 227
MOVT	XA, @PCXA 207, 229
MOV1	CY, fmem.bit 207, 231
MOV1	CY, pmem.@L 207, 231
MOV1	CY, @H+mem.bit 207, 231
MOV1	fmem.bit, CY 207, 231
MOV1	pmem.@L, CY 207, 231
MOV1	@H+mem.bit, CY 207, 231

# [H]

NOP	211, 257
NOT	A 208, 239
NOT1	CY 208, 242

## [0]

OR	A, #n4 207, 237
OR	A, @HL 207, 237
OR	rp'1, XA 207, 237
OR	XA, rp' 207, 237
OR1	CY, fmem.bit 209, 245
OR1	CY, pmem.@L 209, 245

OR1 CY, @H+mem.bit ... 209, 245 OUT PORTn, A ... 211, 256

# [P]

POP	BS 211, 254
POP	rp 211, 254
PUSH	BS 211, 254
PUSH	rp 211, 254

# [R]

RET ... 210, 252 RETI ... 210, 253 RETS ... 210, 252 RORC A ... 208, 239

#### [S]

SEL	MBn 211, 258		
SEL	RBn 211, 258		
SET1	CY 208, 243		
SET1	fmem.bit 208, 243		
SET1	mem.bit 208, 243		
SET1	pmem.@L 208, 243		
SET1	@H+mem.bit 208, 243		
SKE	A, reg 208, 241		
SKE	A, @HL 208, 241		
SKE	reg, #n4 208, 241		
SKE	XA, rp' 208, 241		
SKE	XA, @HL 208, 241		
SKE	@HL, #n4 208, 241		
SKF	fmem.bit 208, 244		
SKF	mem.bit 208, 244		
SKF	pmem.@L 208, 244		
SKF	@H+mem.bit 208, 244		
SKT	CY 208, 244		
SKT	fmem.bit 208, 244		
SKT	mem.bit 208, 244		
SKT	pmem.@L 208, 244		

SKT	@H+mem.bit 208, 244
SKTCLR	fmem.bit 208, 245
SKTCLR	pmem.@L 208, 245
SKTCLR	@H+mem.bit 208, 245
STOP	211, 257
SUBC	A, @HL 207, 235
SUBC	rp'1, XA 207, 235
SUBC	XA, rp' 207, 235
SUBS	A, @HL 207, 234
SUBS	rp'1, XA 207, 234
SUBS	XA, rp' 207, 234

# [T]

TBR	addr 211, 250
TCALL	!addr 210, 251

# [X]

ХСН	A, mem 206, 225	
ХСН	A, reg1 206, 226	
ХСН	A, @HL 206, 224	
ХСН	A, @HL+ 206, 224	
ХСН	A, @HL 206, 224	
ХСН	A, @rpa1 206, 225	
ХСН	XA, mem 206, 226	
ХСН	XA, rp' 206, 226	
ХСН	XA, @HL 206, 225	
XOR	A, #n4 207, 238	
XOR	A, @HL 207, 238	
XOR	rp'1, XA 207, 238	
XOR	XA, rp' 207, 238	
XOR1	CY, fmem.bit 209, 245	
XOR1	CY, pmem.@L 209, 245	
XOR1	CY, @H+mem.bit 209, 245	

#### APPENDIX E HARDWARE INDEX

#### [B]

BS ... 59 BSB0-BSB3 ... 147 BT ... 84 BTM ... 87

# [C]

CY ... 55

#### [I]

IE0 ... 153 IE2 ... 175 IEBT ... 153 IET0 ... 153 IET1 ... 153 IET2 ... 153 IMO ... 158 IM2 ... 177 IME ... 155 INTA ... 36 INTE ... 36 INTF ... 36 INTG ... 36 INTH ... 36 IPS ... 154 IRQ0 ... 153 IRQ2 ... 175 IRQBT ... 153 IRQT0 ... 153 IRQT1 ... 153 IRQT2 ... 153 IST0, IST1 ... 57, 159

#### [K]

KR4-KR7 ... 175 KRF ... 195 KRREN ... 179

### [M]

MBE ... 57 MBS ... 59

### [N]

NRZ ... 103 NRZB ... 103

### [P]

PC ... 43 PCC ... 77 PMGA, PMGC ... 67 POGA, POGB ... 72 PORT3, 6, 7, 8 ... 61 PSW ... 55

### [R]

RBE ... 58 RBS ... 60 REMC ... 103

#### [S]

SBS ... 42, 51 SK0-SK2 ... 56 SP ... 51

### [T]

T0, T1, T2 ... 34, 35 TC2 ... 103 TM0, TM1, TM2 ... 97 TMOD0, TMOD1, TMOD2 ... 34, 35 TMOD2H ... 33 TOE0, TOE1, TOE2 ... 102, 103

#### [W]

WDF ... 195 WDTM ... 87 [MEMO]

## APPENDIX F REVISION HISTORY

The revisions in all the previous versions are shown below. The "Applied to:" column indicates the chapter names in each edition.

Revision	Revisions in Previous Version	Applied to:
2nd edition	Function list of $\mu$ PD754202 and 75F4264 added	APPENDIX A FUNCTIONS OF μPD754202 AND 75F4264
	Device file names changed	APPENDIX B DEVELOPMENT TOOLS

★

[MEMO]