

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

To all our customers

Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

SH7060 E8000 Emulator

User's Manual

Renesas Microcomputer
Development Environment
System

HS7060EDD81H

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

IMPORTANT INFORMATION

READ FIRST

- **READ** this user's manual before using this emulator product.
- **KEEP the user's manual handy for future reference.**

Do not attempt to use the emulator product until you fully understand its mechanism.

Emulator Product:

Throughout this document, the term "emulator product" shall be defined as the following products produced only by Hitachi, Ltd. excluding all subsidiary products.

- Emulator station
- Device control board
- EV-chip board (Evaluation chip board)
- Cable

The user system or a host computer is not included in this definition.

Purpose of the Emulator Product:

This emulator product is a software and hardware development tool for systems employing the Hitachi microcomputer HD64F7065 (hereafter referred to as SH7060). By exchanging the device control board, EV-chip board, and cable, this emulator product can also be used for systems using other microcomputers. This emulator product must only be used for the above purpose.

Limited Applications:

This emulator product is not authorized for use in MEDICAL, atomic energy, aeronautical or space technology applications without consent of the appropriate officer of a Hitachi sales company. Such use includes, but is not limited to, use in life support systems. Buyers of this emulator product must notify the relevant Hitachi sales offices before planning to use the product in such applications.

Improvement Policy:

Hitachi, Ltd. (including its subsidiaries, hereafter collectively referred to as Hitachi) pursues a policy of continuing improvement in design, performance, and safety of the emulator product. Hitachi reserves the right to change, wholly or partially, the specifications, design, user's manual, and other documentation at any time without notice.

Target User of the Emulator Product:

This emulator product should only be used by those who have carefully read and thoroughly understood the information and restrictions contained in the user's manual. Do not attempt to use the emulator product until you fully understand its mechanism.

It is highly recommended that first-time users be instructed by users that are well versed in the operation of the emulator product.

LIMITED WARRANTY

Hitachi warrants its emulator products to be manufactured in accordance with published specifications and free from defects in material and/or workmanship. Hitachi, at its option, will repair or replace any emulator products returned intact to the factory, transportation charges prepaid, which Hitachi, upon inspection, determine to be defective in material and/or workmanship. The foregoing shall constitute the sole remedy for any breach of Hitachi's warranty. See the Hitachi warranty booklet for details on the warranty period. This warranty extends only to you, the original Purchaser. It is not transferable to anyone who subsequently purchases the emulator product from you. Hitachi is not liable for any claim made by a third party or made by you for a third party.

DISCLAIMER

HITACHI MAKES NO WARRANTIES, EITHER EXPRESS OR IMPLIED, ORAL OR WRITTEN, EXCEPT AS PROVIDED HEREIN, INCLUDING WITHOUT LIMITATION THEREOF, WARRANTIES AS TO MARKETABILITY, MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE OR USE, OR AGAINST INFRINGEMENT OF ANY PATENT. IN NO EVENT SHALL HITACHI BE LIABLE FOR ANY DIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES OF ANY NATURE, OR LOSSES OR EXPENSES RESULTING FROM ANY DEFECTIVE EMULATOR PRODUCT, THE USE OF ANY EMULATOR PRODUCT, OR ITS DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCEPT AS EXPRESSLY STATED OTHERWISE IN THIS WARRANTY, THIS EMULATOR PRODUCT IS SOLD "AS IS", AND YOU MUST ASSUME ALL RISK FOR THE USE AND RESULTS OBTAINED FROM THE EMULATOR PRODUCT.

State Law:

Some states do not allow the exclusion or limitation of implied warranties or liability for incidental or consequential damages, so the above limitation or exclusion may not apply to you. This warranty gives you specific legal rights, and you may have other rights which may vary from state to state.

The Warranty is Void in the Following Cases:

Hitachi shall have no liability or legal responsibility for any problems caused by misuse, abuse, misapplication, neglect, improper handling, installation, repair or modifications of the emulator product without Hitachi's prior written consent or any problems caused by the user system.

All Rights Reserved:

This user's manual and emulator product are copyrighted and all rights are reserved by Hitachi. No part of this user's manual, all or part, may be reproduced or duplicated in any form, in hard-copy or machine-readable form, by any means available without Hitachi's prior written consent.

Other Important Things to Keep in Mind:

1. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
2. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi.

Figures:

Some figures in this user's manual may show items different from your actual system.

Limited Anticipation of Danger:

Hitachi cannot anticipate every possible circumstance that might involve a potential hazard. The warnings in this user's manual and on the emulator product are therefore not all inclusive. Therefore, you must use the emulator product safely at your own risk.

SAFETY PAGE

READ FIRST

- **READ** this user's manual before using this emulator product.
- **KEEP** the user's manual handy for future reference.

Do not attempt to use the emulator product until you fully understand its mechanism.

DEFINITION OF SIGNAL WORDS



This is the safety alert symbol. It is used to alert you to potential personal injury hazards. Obey all safety messages that follow this symbol to avoid possible injury or death.



DANGER indicates an imminently hazardous situation which, if not avoided, will result in death or serious injury.



WARNING indicates a potentially hazardous situation which, if not avoided, could result in death or serious injury.



CAUTION indicates a potentially hazardous situation which, if not avoided, may result in minor or moderate injury.



CAUTION used without the safety alert symbol indicates a potentially hazardous situation which, if not avoided, may result in property damage.

NOTE emphasizes essential information.

WARNING

Observe the precautions listed below. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator product or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

- 1. Do not repair or remodel the emulator product by yourself for electric shock prevention and quality assurance.**
- 2. Always switch OFF the E8000 emulator and user system before connecting or disconnecting any CABLES or PARTS.**
- 3. Always before connecting any CABLES, make sure that pin 1 on both sides are correctly aligned.**
- 4. Supply power according to the power specifications and do not apply an incorrect power voltage. Use only the provided power cable.**

Warnings on Emulator Usage


Warnings described below apply as long as you use this emulator. Be sure to read and understand the warnings below before using this emulator. Note that these are the main warnings, not the complete list.

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES or PARTS. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator product or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

CAUTION

Place the emulator station and EV-chip board so that the trace cables are not bent or twisted. A bent or twisted cable will impose stress on the user interface leading to connection or contact failure. Make sure that the emulator station is placed in a secure position so that it does not move during use nor impose stress on the user interface.



CAUTION

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

Preface

Thank you for purchasing the emulator for the Hitachi microcomputer SH7060.

CAUTION

Read section 3, Preparation before Use in Part I, E8000 Guide of this user's manual before using the emulator product. Incorrect operation will damage the user system, the emulator product, and the user program.

The emulator is an efficient software and hardware development tool for systems based on Hitachi microcomputer SH7060. By exchanging the device control board, the EV-chip board, and the cable, this emulator can also be used for systems using other microcomputers.

This manual describes the emulator functions and operations. Please read this manual carefully in order to gain a full understanding of the emulator's performance. In particular, be sure to read section 1.2, Warnings, in Part I, E8000 Guide.

A 3.5-type system floppy disk in PC 1.44-Mbyte format is packaged together with the device control board.

SH7060 E8000 SYSTEM	
1. SYSTEM (HS7060EDD81SF)	Vm.n
2. PC I/F (HS8000EIW01SF)	Vm.n
3. DIAGNOSTIC TEST	Vm.nn
'xx.xx.xx	E8000

Figure E8000 System Disk

Before using the system disk, back up it to a floppy disk according to the instructions in the manuals of the personal computer and the operating system.

Install (copy) the system program to the personal computer connected to the emulator. For details on the copy procedure, refer to section 3.7, System Program Installation in Part I, E8000 Guide.

Related Manuals:

HS7060EBK81H Manual

LAN Board Manual

Description Notes on Using the PC Interface Board (HS6000EII01H)

Description Notes on Using the PCI Interface Board (HS6000EIC01H)

Description Notes on Using the PCMCIA Interface Board (HS6000EIP01H)

Description Notes on Using the LAN Adapter (HS6000ELN01H)

SuperH RISC engine C/C++ Compiler User's Manual

SuperH RISC engine Assembler User's Manual

H Series Linkage Editor, Librarian, and Object Converter User's Manual

SH7060 E8000 Hitachi Debugging Interface User's Manual

- Notes:**
- 1. IBM PC is a registered trademark of International Business Machines Corporation.**
 - 2. SPARC is a registered trademark of SPARC International, INC.**
 - 3. Ethernet is a registered trademark of Xerox Corporation.**
 - 4. Microsoft® and Windows® are registered trademarks of Microsoft Corporation in the United States and/or other countries.**

Contents

Part I

Section 1 Overview	3
1.1 Overview	3
1.2 Warnings	6
1.3 Environmental Conditions.....	7
1.4 Components.....	8
1.4.1 E8000 Emulator Station.....	8
1.4.2 SH7060 Device Control Board and EV-Chip Board	8
1.4.3 Options.....	9
Section 2 Components	11
2.1 Emulator Hardware Components	11
2.1.1 E8000 Station Components	13
2.1.2 Device Control Board Components.....	16
2.1.3 EV-Chip Board Configuration.....	17
2.1.4 User System Interface Cable Configuration	19
2.2 Emulator Software Components.....	20
2.3 System Configuration.....	22
2.3.1 System Configuration Using a LAN Interface.....	22
2.3.2 System Configuration Using an RS-232C or Bidirectional Parallel Interface	23
2.3.3 System Configuration Using a PC Interface Board	24
2.3.4 System Configuration Using a LAN Adapter	25
Section 3 Preparation before Use	27
3.1 Emulator Preparation.....	27
3.2 Emulator Connection.....	29
3.2.1 Connecting the Device Control Board.....	29
3.2.2 Connecting the EV-Chip Board.....	31
3.2.3 Connecting the User System Interface Cable	36
3.2.4 Connecting the External Probe	37
3.2.5 Selecting the Clock	40
3.2.6 Connecting the System Ground	43
3.3 System Connection.....	45
3.3.1 PC Interface Board Specifications	48
3.3.2 Switch Settings of the PC Interface Board.....	49
3.3.3 Installing the PC Interface Board.....	51
3.3.4 Connecting the E8000 Station to the PC Interface Board.....	53

3.3.5	Connecting to a Serial Interface/Parallel Interface	55
3.3.6	Connecting to a LAN Interface.....	56
3.3.7	System Connection Examples	58
3.4	Operation Procedures of Interface Software IPW	63
3.4.1	Installation and Initiation of Interface Software IPW	63
3.4.2	Interface Software IPW Settings.....	64
3.4.3	Debugging Support Functions	68
3.5	Power-On Procedures for Emulator	70
3.5.1	Power-On Procedures for LAN Interface	70
3.5.2	Power-On Procedures for RS-232C Interface.....	77
3.6	Emulator Monitor Commands.....	78
3.6.1	Emulator Monitor Initiation.....	78
3.6.2	S [S] Initiates the E8000 system program.....	79
3.6.3	F [F] Initiates the flash memory management tool.....	80
3.6.4	L [L] Sets the emulator IP address	89
3.6.5	T [T] Initiates the diagnostic program.....	90
3.7	System Program Installation.....	91
3.7.1	E8000 System Disk.....	91
3.7.2	Installation	92
3.8	E8000 System Program Initiation	100
3.8.1	Initiation on Emulator Monitor.....	100
3.8.2	Automatic Initiation of E8000 System Program.....	101
Section 4 Operating Examples.....		103
4.1	Emulator Operating Examples	103
4.2	Basic Examples	105
4.2.1	Preparing for Connection of the LAN Host Computer.....	105
4.2.2	Specifying the SH7060 Operating Mode.....	107
4.2.3	Allocating Standard Emulation Memory and Specifying Attributes	108
4.2.4	Loading the User Program.....	109
4.2.5	Executing the Program	110
4.2.6	Setting a Software Breakpoint	112
4.2.7	Executing a Single Step.....	113
4.2.8	Setting Hardware Break Conditions	114
4.2.9	Displaying Trace Information.....	115
4.3	Application Examples	117
4.3.1	Break with Pass Count Condition	117
4.3.2	Conditional Trace	118
4.3.3	Parallel Mode.....	120
4.3.4	Searching Trace Information	122

Part II

Section 1	Emulator Functions.....	125
1.1	Overview	125
1.2	Specification	126
1.3	Realtime Emulation	136
1.3.1	Normal Mode.....	136
1.3.2	Cycle Reset Mode.....	137
1.3.3	Parallel Mode.....	139
1.4	Break Function	142
1.4.1	Hardware Break	142
1.4.2	Software Break	151
1.4.3	Forced Break.....	155
1.5	Realtime Trace Function	155
1.5.1	Trace Timing	155
1.5.2	Trace Condition Setting	157
1.5.3	Trace Display.....	162
1.6	Single-Step Function	163
1.6.1	Single-Step Execution	163
1.6.2	Setting Display Information.....	164
1.6.3	Termination of Single-Step Function	164
1.7	Execution Time Measurement.....	165
1.7.1	Execution Time Measurement.....	165
1.7.2	Subroutine Time Measurement and Number of Times Measurement	169
1.8	Trigger Output.....	174
1.9	SH7060 Control and Status Check	176
1.10	Emulation Monitoring Function	178
1.11	Assembly Function.....	180
1.11.1	Overview	180
1.11.2	Input Format	181
1.11.3	Disassembly.....	184
Section 2	Differences between the SH7060 and the Emulator.....	185
Section 3	SH7060 Function Support	187
3.1	Operating Mode Setting	187
3.2	Memory Space.....	190
3.2.1	Internal ROM Area	190
3.2.2	Internal RAM (X-RAM, Y-RAM) Area.....	191
3.2.3	Internal I/O Area.....	191
3.2.4	External Memory Area	191
3.3	Low Power-consumption Mode (Sleep, Software Standby, and Hardware Standby).....	200
3.3.1	Hardware Standby Mode	200
3.3.2	Sleep and Software Standby Modes	200

3.4	Interrupts	201
3.5	Control Input Signals (RES, BREQ)	201
3.6	Watchdog Timer (WDT)	202
3.7	Timer Pulse Unit (TPU), Motor Management Timer (MMT), and Compare Match Timer (CMT)	202
3.8	Serial Communication Interface (SCI)	202
3.9	DMA Controller (DMA)	202
3.10	Bus State Controller	202
3.11	User Break Controller (UBC)	203
3.12	I/O Port	203
3.13	PVcc	203
3.14	A/D Converter and D/A Converter	203
Section 4 User System Interface		205
Section 5 Troubleshooting		211
5.1	Internal System Test	211
5.2	Troubleshooting Procedure	214
Section 6 Command Input and Display		217
6.1	Command Syntax	217
6.1.1	Command Input Format	217
6.1.2	Help Function	217
6.1.3	Word Definition	218
6.2	Special Key Input	219
6.2.1	Command Execution and Termination	219
6.2.2	Display Control	219
6.2.3	Command Re-entry	220
6.2.4	Display Control	220
Section 7 Emulation Commands		221
7.1	Overview	221
7.2	Emulation Commands	223
7.2.1	.<register> [<register>]	224
7.2.2	ABORT [AB]	227
7.2.3	ALIAS [ALI]	228
7.2.4	ASSEMBLE [A]	230
7.2.5	BACKGROUND_INTERRUPT [BI]	232
7.2.6	BREAK [B]	237
7.2.7	BREAK_CONDITION_A,B,C [BCA, BCB, BCC]	240
7.2.8	BREAK_CONDITION_UBC [BCU]	247
7.2.9	BREAK_SEQUENCE [BS]	252

7.2.10	CHECK [CH]	256
7.2.11	CLOCK [CL]	258
7.2.12	CONFIGURATION [CNF]	260
7.2.13	CONVERT [CV]	262
7.2.14	DATA_CHANGE [DC]	264
7.2.15	DATA_SEARCH [DS]	266
7.2.16	DISASSEMBLE [DA]	268
7.2.17	DUMP [D]	271
7.2.18	END [E]	273
7.2.19	EXECUTION_MODE [EM]	274
7.2.20	FILL [F]	279
7.2.21	GO [G]	281
7.2.22	HELP [HE]	291
7.2.23	HISTORY [HT]	294
7.2.24	ID [ID]	295
7.2.25	MAP [MP]	296
7.2.26	MEMORY [M]	303
7.2.27	MODE [MD]	306
7.2.28	MOVE [MV]	309
7.2.29	MOVE_TO_RAM [MR]	310
7.2.30	PERFORMANCE_ANALYSIS1-8 [PA,1,2,3,4,5,6,7,8]	312
7.2.31	QUIT [Q]	323
7.2.32	RADIX [RX]	324
7.2.33	REGISTER [R]	326
7.2.34	RESET [RS]	327
7.2.35	RESULT [RT]	328
7.2.36	STATUS [ST]	330
7.2.37	STEP [S]	332
7.2.38	STEP_INFORMATION [SI]	338
7.2.39	STEP_OVER [SO]	341
7.2.40	TRACE [T]	345
7.2.41	TRACE_CONDITION_A,B,C [TCA,TCB,TCC]	352
7.2.42	TRACE_DISPLAY_MODE [TDM]	362
7.2.43	TRACE_MODE [TMO]	365
7.2.44	TRACE_SEARCH [TS]	368

Section 8	Data Transfer from Host Computer Connected by RS-232C Interface	373
8.1	Overview	373
8.2	Host-Computer Related Commands	374
8.2.1	INTFC_LOAD [IL]	376
8.2.2	INTFC_SAVE [IS]	378

8.2.3	INTFC_VERIFY [IV]	380
8.2.4	LOAD [L]	382
8.2.5	SAVE [SV]	384
8.2.6	VERIFY [V]	386

Section 9 Data Transfer from Host Computer Connected

	by LAN Interface	389
9.1	Overview	389
9.2	LAN Data Transfer	391
9.2.1	Setting the Data Transfer Environment	391
9.2.2	Data Transfer	392
9.2.3	Notes on FTP Interface	392
9.3	LAN Commands	393
9.3.1	ASC [ASC]	395
9.3.2	BIN [BIN]	396
9.3.3	BYE [BYE]	397
9.3.4	CD [CD]	398
9.3.5	CLOSE [CLOSE]	399
9.3.6	FTP [FTP]	400
9.3.7	LAN [LAN]	402
9.3.8	LAN_HOST [LH]	403
9.3.9	LAN_LOAD [LL]	404
9.3.10	LAN_SAVE [LSV]	406
9.3.11	LAN_VERIFY [LV]	408
9.3.12	LS [LS]	410
9.3.13	OPEN [OPEN]	411
9.3.14	PWD [PWD]	413
9.3.15	ROUTER [RTR]	414
9.3.16	STA [STA]	415
9.3.17	SUBNET [SN]	416
9.3.18	LOGOUT [LO]	417

Section 10 Error Messages.....419

10.1	Emulator Error Messages of E8000	419
10.2	IBM PC Interface Software Error Messages	429

Part III

Appendix A	Connectors	433
A.1	Serial Connector	433
A.2	Parallel Connector	434
A.3	LAN Connector	436

A.4 Serial Interface Cable	438
Appendix B Emulator External Dimensions and Weight.....	441
Appendix C Connecting the Emulator to the User System	443
C.1 Connecting to the User System.....	443
C.1.1 Connection Using the HS7065ECH81H.....	444
C.2 Precautions for User System Connection.....	448
Appendix D Memory Map	449

Figures

Part I

Figure 1.1	Emulator for the SH7060	4
Figure 2.1	Emulator Hardware Components	12
Figure 2.2	E8000 Station Front Panel	13
Figure 2.3	E8000 Station Rear Panel.....	14
Figure 2.4	Device Control Board	16
Figure 2.5	EV-Chip Board (HS7060EBK81H).....	17
Figure 2.6	User System Interface Cable	19
Figure 2.7	Emulator Software Components	20
Figure 2.8	System Configuration Using a LAN Interface	22
Figure 2.9	System Configuration Using an RS-232C or Bidirectional Parallel Interface	23
Figure 2.10	System Configuration Using a PC Interface Board.....	24
Figure 2.11	System Configuration Using a LAN Adapter	25
Figure 3.1	Emulator Preparation Flow Chart	28
Figure 3.2	Connecting the Device Control Board	30
Figure 3.3	Connecting Trace Cables to the E8000 Station.....	33
Figure 3.4	Connecting Trace Cables to the EV-Chip Board	35
Figure 3.5	User System Interface Cable Connector	36
Figure 3.6	External Probe Insertion Opening.....	38
Figure 3.7	External Probe Connector	39
Figure 3.8	Installing the Crystal Oscillator.....	41
Figure 3.9	Connecting the System Ground	43
Figure 3.10	Connecting the Frame Ground	44
Figure 3.11	Console Interface Switches	45
Figure 3.12	Allocatable Memory Area of PC Interface Board.....	49
Figure 3.13	PC Interface Board Switch.....	50
Figure 3.14	Installing the PC Interface Board	52
Figure 3.15	Connecting the E8000 Station to the PC Interface Board	54
Figure 3.16	Ethernet Interface	59
Figure 3.17	Cheapernet Interface	60
Figure 3.18	RS-232C Interface.....	61
Figure 3.19	Bidirectional Parallel Interface.....	62
Figure 3.20	IPW Window.....	63
Figure 3.21	File Menu and Setting Menu	64
Figure 3.22	Communication Setting Box	65
Figure 3.23	Screen Setting Box.....	66
Figure 3.24	Exit Menu.....	67
Figure 3.25	Power-On Procedures for LAN Interface.....	71
Figure 3.26	Power-On Procedures for RS-232C Interface	77
Figure 3.27	E8000 System Disk	91

Part II

Figure 1.1	Cycle Reset Mode	137
Figure 1.2	Trigger Signal Output Timing.....	138
Figure 1.3	Transition to Parallel Mode.....	139
Figure 1.4	Parallel Mode	140
Figure 1.5	Break with Address Bus Value	144
Figure 1.6	Break with Data Bus Value.....	145
Figure 1.7	Break with Read/Write.....	145
Figure 1.8	Break by Access Type.....	146
Figure 1.9	Break with Delay Count Specification.....	147
Figure 1.10	Break with Satisfaction Count Specification.....	148
Figure 1.11	Break with PC Value Specification.....	149
Figure 1.12	Break with Sequential Specification	151
Figure 1.13	Normal Break (Software Break)	152
Figure 1.14	Sequential Break	153
Figure 1.15	Sequential Break (Reset Point Specification)	154
Figure 1.16	External Probe Signal Trace.....	156
Figure 1.17	Free Trace Execution State	158
Figure 1.18	Subroutine Trace Execution State.....	159
Figure 1.19	Trace Acquisition Condition State	160
Figure 1.20	Trace Stop Condition Specification State	161
Figure 1.21	Subroutine Display.....	164
Figure 1.22	Normal Mode Time Measurement Range.....	165
Figure 1.23	Time Interval Measurement Mode 1	166
Figure 1.24	Time Interval Measurement Mode 2.....	167
Figure 1.25	Time Interval Measurement Mode 3.....	168
Figure 1.26	Time Measurement Mode 1	170
Figure 1.27	Time Measurement Mode 2	171
Figure 1.28	Time Measurement Mode 3	172
Figure 1.29	Pulse Output Timing	175
Figure 1.30	Assembly Function	180
Figure 4.1	Basic Bus Cycle	206
Figure 4.2	User System Interface Circuits.....	207
Figure 5.1	Troubleshooting PAD	215
Figure 7.1	Emulation Command Description Format	223
Figure 7.2	Display Range Specified by Pointers.....	346
Figure 8.1	Description Format of Host-Computer Related Command.....	374
Figure 9.1	LAN Command Description Format.....	393

Part III

Figure A.1	Serial Connector Pin Alignment at the Emulator Station.....	433
------------	---	-----

Figure A.2	Parallel Connector Pin Alignment at the Emulator Station	434
Figure A.3	LAN Connector Pin Alignment at the Emulator Station	436
Figure A.4	Serial Interface Cable	438
Figure A.5	Serial Interface Cable (Using Other Cables)	439
Figure B.1	External Dimensions and Weight of the E8000 Emulator	441
Figure B.2	External Dimensions and Weight of the EV-Chip Board	442
Figure C.1	Connection Using the HS7065ECH81H	445
Figure C.2	Restrictions on Component Installation	446
Figure C.3	Recommended Mount Pad Dimensions of the User System IC Socket	447
Figure C.4	Examples of Securing the Emulator Station	448

Tables

Part I

Table 1.1	Environmental Conditions.....	7
Table 1.2	E8000 Station Components (HS8000EST02H)	8
Table 1.3	Device Control Board Components (HS7060EDD81H).....	9
Table 1.4	EV-Chip Board Components.....	9
Table 1.5	Optional Component Specifications.....	10
Table 2.1	Contents of E8000 System Disk.....	21
Table 3.1	Console Interface Settings	46
Table 3.2	PC Interface Board Specifications.....	48
Table 3.3	Switch Settings for Memory Areas	51
Table 3.4	Personal Computer Interface Specifications.....	55
Table 3.5	Ethernet and Cheapernet Specifications	57
Table 3.6	Recommended Transceiver and Transceiver Cable	59
Table 3.7	Recommended BNC T-Type Connector and Thin-Wire Cable.....	61
Table 3.8	Emulator Monitor Commands.....	78
Table 3.9	Flash Memory Management Tool Commands	80

Part II

Table 1.1	SH7060 Functions	125
Table 1.2	Emulation Functions.....	126
Table 1.3	Host Computer Interface Functions.....	136
Table 1.4	Specifiable Hardware Break Conditions	143
Table 1.5	Maximum Specifiable Numbers in Trace Mode	157
Table 1.6	Maximum Number of Measurable Subroutines	169
Table 1.7	Execution Status Display.....	177
Table 1.8	Operating Status Display.....	178
Table 1.9	Assembler Directives.....	182
Table 1.10	Operand Descriptions	183
Table 2.1	Differences between Initial Values of the SH7060 and Emulator Registers	185
Table 3.1	SH7060 Operating Mode.....	188
Table 3.2	Clock Operating Mode Setting.....	189
Table 3.3	Memory Blocks in Extended Mode without ROM.....	192
Table 3.4	Memory Blocks in Extended Mode with ROM.....	196
Table 4.1	Bus Timing	205
Table 7.1	Emulation Commands	221
Table 7.2	Subcommands for Line Assembly.....	231
Table 7.3	Causes of BACKGROUND_INTERRUPT Command Termination	234
Table 7.4	Maximum Conditions for Each Break Type.....	240
Table 7.5	Specifiable Conditions (BREAK_CONDITION_A1-A8)	241

Table 7.6	Address Mask Specifications (BREAK_CONDITION_A,B,C)	244
Table 7.7	Mask Specifications (BREAK_CONDITION_A,B,C)	244
Table 7.8	Specifiable Conditions	248
Table 7.9	Mask Specifications (BREAK_CONDITION_UBC1,2)	250
Table 7.10	SH7060 Pin Test	256
Table 7.11	Saved Configuration Information	260
Table 7.12	Cycle Reset Times	282
Table 7.13	Restrictions for Realtime Emulation Modes	284
Table 7.14	Causes of GO Command Termination	287
Table 7.15	Execution Status Display	288
Table 7.16	List of Map Control Blocks (S Block)	298
Table 7.17	List of Map Control Blocks (L Block)	299
Table 7.18	MEMORY Command Options	304
Table 7.19	Operating Mode Selection Pin Status and Display	307
Table 7.20	Measurement Modes for Each Command	315
Table 7.21	Causes of STEP Command Termination	334
Table 7.22	Causes of STEP_OVER Command Termination	343
Table 7.23	Specifiable Conditions in Each Trace Mode	354
Table 7.24	Specifiable Conditions (TRACE_CONDITION_A)	356
Table 7.25	Address Mask Specifications (TRACE_CONDITION_A,B,C)	358
Table 7.26	Mask Specifications (TRACE_CONDITION_A,B,C)	359
Table 7.27	Shipment Defaults of TRACE_DISPLAY_MODE Command	363
Table 7.28	Display of Minimum Time Stamp Unit	366
Table 7.29	Specifiable Conditions (TRACE_SEARCH)	369
Table 7.30	Mask Specifications (TRACE_SEARCH)	371
Table 8.1	Host-Computer Related Commands	373
Table 9.1	LAN Commands	390
Table 10.1	Error Messages	420
Table 10.2	Host I/O Error Codes	425
Table 10.3	LAN I/O Error Messages	426
Table 10.4	Process Code for LAN I/O Error Messages	428
Table 10.5	Interface Software Error Messages	429

Part III

Table A.1	Signal Names and Usage of Serial Connector	433
Table A.2	Signal Names of Parallel Connector	435
Table A.3	Signal Names	437
Table C.1	User System Interface Cable and User Interfaces	443
Table D.1	Address Map (Internal ROM Disabled Mode)	449
Table D.2	Address Map (Internal ROM Enabled Mode)	450

Part I Overview

Section 1 Overview

1.1 Overview

This system is an efficient software and hardware development support tool for application systems using the SH7060 microcomputer developed by Hitachi, Ltd.

The SH7060 incorporates an interrupt controller, user break controller, bus state controller, DMA, timer pulse unit, motor management timer, watchdog timer, compare match timer, serial communication interface, A/D converter, D/A converter, I/O port, and memory as peripheral functions in addition to the high-speed CPU and the DSP.

The emulator operates on the user system in exactly the same way as the SH7060 and enables realtime emulation of the user system. The emulator also provides functions for efficient hardware and software debugging.

The emulator consists of an emulator (E8000) station, an SH7060 device control board, an evaluation chip board (hereafter referred to as an EV-chip board), and a user system interface cable. The user system is connected to the EV-chip board via the user system interface cable.

Installing the PC interface board (option: ISA bus, PCI bus, or PCMCIA bus) on the IBM PC enables connection with the IBM PC.

LAN adapter (option) or LAN board (option) are connected to the emulator via network. Connecting the LAN adapter enables debugging using the HDI (option). For details on PC interface boards (each for ISA bus, PCI bus or PCMCIA bus specifications) and LAN adapter, refer to their description notes.




Figure 1.1 Emulator for the SH7060

The emulator provides the following features:

- Realtime emulation of the SH7060 at 60 MHz
- A wide selection of emulation commands, promoting efficient system development
- On-line help functions to facilitate command usage without a manual
- Efficient debugging enabled by variable break functions and a mass-storage trace memory (128 kcycles)
- Command execution during emulation, for example
 - Trace data display
 - Emulation memory display and modification
- Measurement of subroutine execution time and count for evaluating the execution efficiency of user programs
- 4-Mbyte standard emulation memory for use as a substitute user-system memory
- An optional LAN board for interfacing with workstations, enabling high-speed downloading (1 Mbyte/min) of user programs

The LAN board contains Ethernet (10BASE5) and Cheapernet (10BASE2) interfaces.

- An optional LAN adapter for connecting to the emulator through 10BASE-T or 100BASE-Tx interface, enabling the SH7060 E8000 Hitachi Debugging Interface (option) can be loaded into the PC to enable:
 - Graphic display operations in a multi-window environment
 - Source-level debugging
- SH7060 Integration Manager (option) can be loaded into the workstation to enable:
 - Graphic display operations in a multi-window environment
 - Source-level debugging
 - Graphic display of trace information
- An optional PC board for interfacing with a PC, enabling high-speed downloading (1 Mbyte/min) of user programs
- SH7060 E8000 Hitachi Debugging Interface (option) can be loaded into the PC to enable:
 - Graphical display operations in a multi-window environment
 - Source-level debugging

1.2 Warnings

CAUTION

READ the following warnings before using the emulator product. Incorrect operation will damage the user system and the emulator product. The USER PROGRAM will be LOST.

1. Check all components with the component list after unpacking the emulator.
2. Never place heavy objects on the casing.
3. Observe the following conditions in the area where the emulator is to be used:
 - Make sure that the internal cooling fans on the sides of the E8000 station must be at least 20 cm (8") away from walls or other equipment.
 - Keep out of direct sunlight or heat. Refer to section 1.3, Environmental Conditions.
 - Use in an environment with constant temperature and humidity.
 - Protect the emulator from dust.
 - Avoid subjecting the emulator to excessive vibration. Refer to section 1.3, Environmental Conditions.
4. Protect the emulator from excessive impacts and stresses.
5. Before using the emulator's power supply, check its specifications such as power output, voltage, and frequency. For details of the power supply, refer to section 1.3, Environmental Conditions.
6. When moving the emulator, take care not to vibrate or otherwise damage it.
7. After connecting the cable, check that it is connected correctly. For details, refer to section 3, Preparation before Use.
8. Supply power to the emulator and connected parts after connecting all cables. Cables must not be connected or removed while the power is on.
9. For details on differences between the SH7060 and the emulator, refer to section 2, Differences between the SH7060 and the Emulator in Part II, Emulator Function Guide.

1.3 Environmental Conditions

CAUTION

The following environmental conditions must be satisfied when using the emulator. Failure to do so will damage the user system and the emulator. The USER PROGRAM will be LOST.

Observe the conditions listed in table 1.1 when using the emulator.

Table 1.1 Environmental Conditions

Item	Specifications
Temperature	Operating: +10 to +35°C Storage: -10 to +50°C
Humidity	Operating: 35 to 80% RH, no condensation Storage: 35 to 80% RH, no condensation
Vibration	Operating: 2.45 m/s ² max. Storage: 4.9 m/s ² max. Transportation: 14.7 m/s ² max.
AC input power	Voltage: AC100-120 V/200-240 V ± 10% Frequency: 50/60 Hz Power consumption: 200 VA
Ambient gases	There must be no corrosive gases present.

1.4 Components

The emulator consists of the E8000 station, device control board, and EV-chip board. Check all components after unpacking. If any component is missing, contact the sales office from which the emulator was purchased.

1.4.1 E8000 Emulator Station

Table 1.2 lists the E8000 station components.

Table 1.2 E8000 Station Components (HS8000EST02H)

Classification	Item	Quantity	Remarks
Hardware	E8000 station	1	Power supply, control board, and trace board are installed
	Trace cable	3	Length: 50 cm
	AC power cable	1	
	Serial cable	1	RS-232C interface
	Parallel cable	1	Conforms to IEEE-P1284
	Fuse	1	Spare (3 A or T3.15A corresponding to CE marking)
Manual	HS8000EST02H description notes	1	HS8000EST02HE

1.4.2 SH7060 Device Control Board and EV-Chip Board

Tables 1.3 and 1.4 list the device control board and EV-chip board components. For details, refer to each users manual.

Table 1.3 Device Control Board Components (HS7060EDD81H)

Classification	Item	Quantity	Remarks
Hardware	Device control board	1	One board, installed in the E8000 station
	SH7060 trace cable	1	Length: 50 cm
	External trigger cable	1	
Software	3.5-type floppy disk	1	E8000 system program
Manual	HS7060EDD81H description notes	1	HS7060EDD81HE

Table 1.4 EV-Chip Board Components

Classification	Item	Quantity	Remarks
Hardware	EV-chip board	1	Three boards (HS7060EBK81H) to be connected to the user system via the user system interface cable

1.4.3 Options

In addition to the E8000 station and EV-chip board components, the options listed in table 1.5 are also available. Refer to each option manual for details on these optional components.

Table 1.5 Optional Component Specifications

Item	Model Name	Specifications
LAN board	HS7000ELN02H	<ul style="list-style-type: none">• TCP/IP communications protocol• Ethernet (10BASE5)• Cheapernet (10BASE2)
User system interface cable for QFP-176	HS7065ECH81H	For SH7065 (QFP-176)
PC interface board	HS6000EIC01H	PCI bus (supported in the SH7060 E8000 Hitachi Debugging Interface (option) environment)
	HS6000EIP01H	PCMCIA bus (supported in the SH7060 E8000 Hitachi Debugging Interface (option) environment)
	HS6000EII01H	ISA bus (supported in the SH7060 E8000 Hitachi Debugging Interface (option) environment)
LAN adapter	HS6000ELN01H	<ul style="list-style-type: none">• TCP/IP communications protocol• 10BASE-T• 100BASE-Tx Can be used only under the HDI interface environment

Section 2 Components

2.1 Emulator Hardware Components

The emulator consists of an E8000 station, an SH7060 device control board, an SH7060 EV-chip board, and a user system interface cable, as shown in figure 2.1. The emulator station includes a serial-interface cable (RS-232C) and a parallel-interface cable (conforms to IEEE-P1284 and is for the ECP mode) for the host computer interface. By installing a LAN board (option) or a LAN adapter, the emulator can be connected to a workstation via the LAN interface. For details on the PC interface board (option; ISA bus, PCI bus, or PCMCIA bus specifications) and the LAN adapter, refer to the description notes on each product.




Figure 2.1 Emulator Hardware Components

2.1.1 E8000 Station Components

Front Panel:




Figure 2.2 E8000 Station Front Panel

1. POWER lamp: Is lit up when the E8000 station power is on.
2. RUN lamp: Is lit up when the user program is running.

Rear Panel:




Figure 2.3 E8000 Station Rear Panel

- | | |
|---|--|
| 1. Power switch: | Turning this switch to I (input) supplies power to the emulator (E8000 station and EV-chip board). |
| 2. Fuse box: | Contains a 3-A 250-V AC fuse. |
| 3. AC power connector: | For a AC100-120 V/200-240 V power supply. |
| 4. Cheapernet connector: | For a Cheapernet cable. Marked BNC. |
| 5. Ethernet connector: | For an Ethernet cable. Marked LAN. |
| 6. Parallel-interface connector: | For a parallel-interface cable with the host PCIF board. Conforms to IEEE-P1284 (ECP mode). Marked PARALLEL. |
| 7. PC interface cable connector: | For the PC interface cable which connects the PC to the E8000 station. Interfaces with the PC interface board in the host computer. Marked PCIF. |
| 8. Host interface switches: | For selecting the host interface. Specifies the connection of the LAN interface, RS-232C interface, or PC interface board. When the RS-232C interface is used, the data-bit length, stop-bit length, or parity-setting transfer rate can be switched. Marked SW1 and SW2 |
| 9. Serial-interface connector: | For RS-232C communication with a host PC. Marked SERIAL. |
| 10. Station to EV-chip board interface connector CN1: | For trace cable 1 which connects the E8000 station to the EV-chip board. |
| 11. Station to EV-chip board interface connector CN2: | For trace cable 2 which connects the E8000 station to the EV-chip board. |
| 12. Trace cable mis-insertion inhibiting seal: | Prevents a trace cable from being inserted into the wrong place. |
| 13. LAN-board slot: | For installing the optional LAN board. |
| 14. Control board slot: | For installing the control board. |
| 15. Trace board slot: | For installing the trace board. |
| 16. Device control board slot: | For installing the device control board (depends on the target device). |

2.1.2 Device Control Board Components




Figure 2.4 Device Control Board

- | | |
|--|--|
| <ol style="list-style-type: none"> 1. Station to EV-chip board interface connector CN4: 2. Station to EV-chip board interface connector CN3: 3. External probe connector: | <p>For trace cable 4 which connects the E8000 station to the EV-chip board.</p> <p>For trace cable 3 which connects the E8000 station to the EV-chip board.</p> <p>For connecting to the external probe.</p> |
|--|--|

4. Device control board slot:

For installing the device control board (depends on the target device).

2.1.3 EV-Chip Board Configuration

Each part of the name in the EV-chip board (HS7060EBK81H)* is shown below.




Figure 2.5 EV-Chip Board (HS7060EBK81H)

- | | |
|--|---|
| 1. Station to EV-chip board interface connector CN4: | For trace cable 4 which connects the emulator to the EV-chip board. |
| 2. Station to EV-chip board interface connector CN3: | For trace cable 3 which connects the emulator to the EV-chip board. |

- | | |
|--|--|
| 3. Station to EV-chip board interface connector CN2: | For trace cable 2 which connects the emulator to the EV-chip board. |
| 4. Station to EV-chip board interface connector CN1: | For trace cable 1 which connects the emulator to the EV-chip board. |
| 5. Crystal oscillator terminals: | For installing a crystal oscillator to be used as an external clock source for the SH7060. |
| 6. HS7060PWB20H: | Includes connectors for interfacing with the E8000 station. |
| 7. HS7060PWB30H: | Includes connectors (dedicated connectors) for interfacing with the user system interface cable. |
| 8. HS7060PWB40H: | The EV-chip dedicated board. |
| 9. Board connector: | For connecting HS7060PWB20H and HS7060PWB30H. |

Note: The generic term for items 1 to 9 above is HS7060EBK81H.

2.1.4 User System Interface Cable Configuration

Each part of the name in the user system interface cable (HS7065ECH81H) is shown below.




Figure 2.6 User System Interface Cable

- | | |
|---|---|
| 1. User system connector: | For connecting the user system. |
| 2. EV-chip board to user system interface cable connector UCN1: | For the EV-chip board connector UCN1 which connects the EV-chip board to the user system interface cable. |
| 3. EV-chip board to user system interface cable connector UCN2: | For the EV-chip board connector UCN2 which connects the EV-chip board to the user system interface cable. |
| 4. EV-chip board to user system interface cable connector UCN3: | For the EV-chip board connector UCN3 which connects the EV-chip board to the user system interface cable. |

2.2 Emulator Software Components

The emulator's software components are illustrated in figure 2.7. A 3.5-inch floppy disk is packaged together with the device control board. The system disk files are described in table 2.1.




Figure 2.7 Emulator Software Components

Table 2.1 Contents of E8000 System Disk

File Name	Description
E8000.SYS	E8000 system program. Controls the EV-chip board and processes commands, such as emulation commands. Loaded into the emulator memory when the system program is initialized.
SHDCT706.SYS	SH7060 control program. Controls the SH7060 in the EV-chip board. Loaded into the emulator memory when the system program is initialized.
SHCNF706.SYS	Configuration file. Contains SH7060 operating mode and MAP information. Loaded with the system program.
IPW.EXE	Interface program. Operates on the Microsoft® Windows® 95 of the PC, and communicates with the emulator.
DIAG.SYS	Diagnostic program. Loaded into the emulator memory for testing and maintenance.
SETUP.CC*	Program to load files. Loads files E8000.SYS, SHDCT706.SYS, and SHCNF706.SYS to the emulator memory.

Note: See section 3.7, System Program Installation.

2.3 System Configuration

The E8000 station can be connected to the host computer via a LAN interface (optional LAN board), an RS-232C interface, a bidirectional parallel interface, or a PC interface board.

2.3.1 System Configuration Using a LAN Interface

By installing an optional LAN board in the E8000 station, the emulator can communicate with a workstation using a LAN interface. The LAN board contains connectors for both Cheapernet (10BASE2) and Ethernet (10BASE5). The system configuration using a LAN interface is shown in figure 2.8.




Figure 2.8 System Configuration Using a LAN Interface

Cheapernet Interface: This is achieved by connecting a coaxial cable (referred to as the Cheapernet thin-wire cable) between the BNC connector on the LAN board and the workstation.

Ethernet Interface: This is achieved by connecting transceivers and transceiver cables between the D-SUB connector on the LAN board and the workstation.

2.3.2 System Configuration Using an RS-232C or Bidirectional Parallel Interface

Using an RS-232C interface or a bidirectional parallel interface, the E8000 station can be connected to a personal computer. Figure 2.9 shows the system configuration using the RS-232C or bidirectional parallel interface.




Figure 2.9 System Configuration Using an RS-232C or Bidirectional Parallel Interface

2.3.3 System Configuration Using a PC Interface Board

The E8000 station can be connected to a personal computer via a PC interface board (options: ISA bus, PCI bus, or PCMCIA bus). Install the PC interface board to the extension slot of the personal computer, and connect the interface cable supplied with the PC interface board to the E8000 station. Figure 2.10 shows the system configuration using the PC interface board. For information on using the PC interface board, refer to the description notes of the PC interface board in use.




Figure 2.10 System Configuration Using a PC Interface Board

2.3.4 System Configuration Using a LAN Adapter

The E8000 station can be connected to a workstation via the LAN adapter. For description on using the LAN adapter, refer to its description notes. Figure 2.11 shows the system configuration using the LAN adapter.




Figure 2.11 System Configuration Using a LAN Adapter

Section 3 Preparation before Use

3.1 Emulator Preparation

CAUTION

Read the reference sections shaded in figure 3.1 and the following warnings before using the emulator. Incorrect operation will damage the user system and the emulator. The USER PROGRAM will be LOST.

Unpack the emulator and prepare it for use as follows. Here, the LAN board, PC interface board (ISA bus), RS-232C, and bidirectional parallel interface cable are described. For other preparations such as the PCI bus, PCMCIA bus, or LAN adapter, refer to the description notes.




Figure 3.1 Emulator Preparation Flow Chart

3.2 Emulator Connection

3.2.1 Connecting the Device Control Board

At shipment, the device control board is packed separately from the E8000 station. Connect the device control board to the E8000 station according to the following procedure. Also, use the following procedure to connect them after remove the device control board from the E8000 station to change the device control board.

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

1. Check that the emulator power switch is turned off. Ensure that the power lamp on the left side of the E8000 station's front panel is not lit.
2. Remove the AC power cable of the E8000 station from the outlet (if the cable is connected to the outlet).
3. Remove the back panel from the E8000 station. For the slot to which the device control board is to be connected, DCONT is marked.
4. Connect the device control board to the E8000 station. When connecting the board, prevent the upper or lower side of the board from lifting off the connector. Alternately tighten the screws on both sides of the board.




Figure 3.2 Connecting the Device Control Board

3.2.2 Connecting the EV-Chip Board

At shipment, the EV-chip board is packed separately from the E8000 station. Use the following procedure to connect the EV-chip board to the E8000 station, or to disconnect them when moving the emulator:

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.


1. Check that the emulator power switch is turned off. Ensure that the power lamp on the left side of the E8000 station's front panel is not lit.
2. Remove the AC power cable of the E8000 station from the outlet (if the cable is connected to the outlet).

WARNING

When connecting the cable, ensure that the upper or lower side of the cable does not lift off the connector.

Alternately tighten the screws on both sides of the cable while gradually pushing the cable toward the connector.

Failure to do so will result in a FIRE HAZARD, damage the user system and emulator, and will result in PERSONAL INJURY. The USER PROGRAM will be LOST.



3. Connect the trace cables into the station to EV-chip board interface connectors (CN1, CN2, CN3, and CN4) on the E8000 station's rear panel. Confirm that the shape of the trace-cable plug matches that of the station to EV-chip board interface connector before connecting. Also note which trace cable is connected to which E8000-station connector so that the other end of the trace cable is connected to the matching connector number on the EV-chip board. After the connection is completed, alternately tighten the screws on both sides of the trace cable to prevent the upper or lower side of the trace cable from lifting off the connector. Figure 3.3 shows how to correctly connect the trace cables to the E8000 station connectors.




Figure 3.3 Connecting Trace Cables to the E8000 Station

Note: At shipment, the trace cable screws are colored to prevent an insertion error (CN1: red, CN2: yellow, CN3: blue, CN4: black). In addition, the trace cables, CN1 and CN4, and CN2 and CN3, to be connected to the E8000 station are bound into two respective bundles, and the opposite ends of the trace cables CN1, CN2, CN3 and CN4, to be connected to the EV-chip board, are bound into a single bundle. Check the number of cables bound into a bundle and the colors for connectors when connecting the cables.

CAUTION

Make sure the connector shapes and numbers are correctly matched when connecting trace cables to the station to EV-chip interface connectors. Failure to do so will damage the connectors.

4. Connect the trace cables to the station to EV-chip board interface connectors CN1, CN2, CN3 and CN4 on the EV-chip board. Confirm that each trace cable connected to a connector on the E8000 station is also connected to its corresponding station to EV-chip board interface connector on the EV-chip board. Connect the cables using the same method as in step 3. Figure 3.4 shows how to connect the trace cables to the EV-chip board interface connectors.




Figure 3.4 Connecting Trace Cables to the EV-Chip Board

3.2.3 Connecting the User System Interface Cable

For connecting the user system interface cable, refer to the E8000 SH7060 Series QFP-176 User System Interface Cable HS7065ECH81H Manual.




Figure 3.5 User System Interface Cable Connector

WARNING

Always switch OFF the user system and the emulator product before the USER SYSTEM INTERFACE CABLE is connected to or removed from any part. Before connecting, make sure that pin 1 on both sides are correctly aligned. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator product or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

3.2.4 Connecting the External Probe

CAUTION

Check the external probe direction and connect the external probe to the emulator station correctly. Incorrect connection will damage the probe or connector.

Connect an external probe to the external probe connector on the device control board through the external probe insertion opening of the emulator station's rear panel. This enables external signal tracing and break detection of the multiemulator. Figures 3.6 and 3.7, respectively, show the external probe insertion opening and the external probe connector.

Pin No.	Probe Name	Signal Name	Remarks
1	1	Probe input 0	Synchronous break input pin
2	2	Probe input 1	
3	3	Probe input 2	
4	4	Probe input 3	
5	5	RUN/break status signal	RUN state identification output pin
6	T	Trigger output	Trigger mode output pin
7	G	GND	Connection pin for GND
8	G		





Figure 3.7 External Probe Connector

3.2.5 Selecting the Clock

This emulator supports three types of clock for the SH7060: a crystal oscillator attached on the EV-chip board, external clock input from the user system, and the emulator internal clock. The clock is specified with the CLOCK command. However, when the user system is initialized in clock operating modes 6 or 7 (CKIO input), the SH7060 clock is input only from the CKIO pin.

This emulator can use a clock source of up to 60 MHz (quadruple of external clock frequency 15 MHz) as the SH7060 clock input.



Crystal Oscillator: A crystal oscillator is not supplied with the emulator. Use one that has the same frequency as that of the user system. When using a crystal oscillator as the SH7060 clock source, the frequency must be from 8 to 15 MHz.

CAUTION

Always switch OFF the emulator and user system before connecting or disconnecting the CRYSTAL OSCILLATOR. The USER PROGRAM will be LOST.

Use the following procedure to install the crystal oscillator:

1. Check that the emulator power switch is turned off. Ensure that the power lamp on the left side of the E8000 station's front panel is not lit.
2. Attach the crystal oscillator into the terminals on the EV-chip board (figure 3.8).




Figure 3.8 Installing the Crystal Oscillator

3. Turn on the user system power and then the emulator power. X (crystal oscillator) will then be automatically specified in the CLOCK command.

Using the crystal oscillator enables execution of the user program at the user system's operating frequency, even when the user system is not connected.

External Clock: Use the following procedure to select the external clock.

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting the EV-CHIP BOARD and the USER SYSTEM. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

1. Check that the emulator power switch is turned off. Ensure that the power lamp on the left side of the E8000 station's front panel is not lit.
2. Connect the EV-chip board to the user system and supply a clock through the EXTAL pin from the user system.
3. Turn on the user system power and then the emulator power. U (external clock) will then be automatically specified in the CLOCK command.

Emulator Internal Clock: Specify 7.5 (7.5 MHz) or 15 (15 MHz) with the CLOCK command.

Reference:

When the emulator system program is initiated, the emulator automatically selects the SH7060 clock source according to the following priority:

1. External clock when supplied from the user system
2. Crystal oscillator when attached to the EV-chip board
3. 7.5-MHz emulator internal clock

Note: The clock is always input from the CKIO pin in clock operating modes 6 or 7.

3.2.6 Connecting the System Ground

WARNING

Separate the frame ground from the signal ground at the user system. Failure to do so will result in a FIRE HAZARD or ELECTROCUTION and will damage the user system and the emulator or will result in PERSONAL INJURY.

The emulator's signal ground is connected to the user system's signal ground via the EV-chip board. In the E8000 station, the signal ground and frame ground are connected (figure 3.9). At the user system, connect the frame ground only; do not connect the signal ground to the frame ground.




Figure 3.9 Connecting the System Ground

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator. The USER PROGRAM will be LOST.

If it is difficult to separate the signal ground from the frame ground, insert the user system power cable and the emulator's power cable into the same outlet (figure 3.10) so that the ground lines of the cables are maintained at the same ground potential.

The user system must be connected to an appropriate ground so as to minimize noise and the adverse effects of ground loops. When connecting the EV-chip board and the user system, confirm that the ground pins of the EV-chip board are firmly connected to the user system's ground.




Figure 3.10 Connecting the Frame Ground

To change the console interface settings, turn switches S1 to S8 on or off in the console interface switches SW1 and SW2. Table 3.1 lists the console interface settings and the corresponding setting states.

Note: Be sure to turn off the power supply of the E8000 station before changing the settings of console interface switches SW1 and SW2.

Table 3.1 Console Interface Settings *¹

Transfer Rate (SW2)	S3	S2	S1
2400 bps	OFF	OFF	OFF
4800 bps	OFF	OFF	ON
9600 bps	OFF	ON	OFF (Setting at shipment)
19200 bps	OFF	ON	ON
38400 bps	ON	OFF	OFF

Stop-bit Length (SW2)	S4
1 bit	OFF (Setting at shipment)
2 bits	ON

Bit Length (SW2)	S5
7 bits	OFF
8 bits	ON (Setting at shipment)

Parity (SW2)	S6
None	OFF (Setting at shipment)
Parity	ON

Even/odd Parity (SW2)	S7
1 bit	OFF (Setting at shipment)
2 bits	ON

Note: Effective only with a parity.

Table 3.1 Console Interface Settings (cont)

Flow Control (Protocol) (SW2)	S8
CTS, RTS	OFF
X-ON/OFF	ON (Setting at shipment)

Automatic System Program Initiation (Quit & Warm Start) (SW1)	S4
NO	OFF (Setting at shipment)
YES	ON

Console/LAN/PC Interface (SW1) *2	S7	S8
Console	OFF	OFF (Setting at shipment)
LAN	OFF	ON
PC interface board	ON	ON*3

- Notes:**
- 1. Switches S1, S2, S3, S5, and S6 of SW1 are not used. Use these switches with the off state. Console interface settings must be performed before the E8000 station power is turned on.**
 - 2. If the settings of the console interface (S7 and S8 of SW1) are incorrect, the initiation of the E8000 station cannot be confirmed on the screen. After turning off the E8000 station power, correct the interface settings. See section 3.5, Power-On Procedure for Emulator.**
 - 3. When the PC interface board (ISA bus, PCI bus, or PCMCIA bus) or LAN adapter is used, set S7 and S8 in SW1 to ON.**

3.3.1 PC Interface Board Specifications

Table 3.2 lists the PC interface board specifications.

Table 3.2 PC Interface Board Specifications

Item	Specifications
Available personal computer	ISA-bus specification PC, or compatible machine
System bus	ISA-bus specification
Memory area	16 kbytes
Memory area setting	Can be set at every 16 kbytes in the range from H'C0000 to H'EFFFF with a switch.

3.3.2 Switch Settings of the PC Interface Board

Memory-area Setting: The PC interface board uses a 16-kbyte memory area on the PC. The memory area to be used must be allocated to the memory area on the PC with a switch on the PC interface board. Any 16 kbytes in the range of H'C0000 to H'EFFFF can be allocated (figure 3.12). Addresses to be allocated must not overlap the memory addresses of other boards. An overlap will cause incorrect operation.




Figure 3.12 Allocatable Memory Area of PC Interface Board

Switch Setting: A rotary switch is installed on the PC interface board (figure 3.13). The switch is used to set the memory-area allocation. Table 3.3 lists the switch setting states. The switch setting at emulator shipment is No. 4 (memory area H'D0000 to H'D3FFF).




Figure 3.13 PC Interface Board Switch

Table 3.3 Switch Settings for Memory Areas

Switch Setting	Memory Area	Switch Setting	Memory Area
0	H'C0000 to H'C3FFF	8	H'E0000 to H'E3FFF
1	H'C4000 to H'C7FFF	9	H'E4000 to H'E7FFF
2	H'C8000 to H'CBFFF	A	H'E8000 to H'EBFFF
3	H'CC000 to H'CEFFF	B	H'EC000 to H'EFFFF
4 (setting at shipment)	H'D0000 to H'D3FFF	C	Not used
5	H'D4000 to H'D7FFF	D	Not used
6	H'D8000 to H'DBFFF	E	Not used
7	H'DC000 to H'DFFFF	F	Not used

Note: When C to F of the switch are set, memory areas cannot be allocated. Set one of 0 to B.

3.3.3 Installing the PC Interface Board

WARNING

Always switch OFF the PC and peripheral devices connected to the PC before installing the PC interface board. Failure to do so will result in a FIRE HAZARD and will damage the PC, interface board, and peripheral devices, or will result in PERSONAL INJURY.

Remove the cover of the PC and install the PC interface board in the ISA-bus specification extension slot. Tighten the screw after confirming that the PC interface cable can be connected to the board.




Figure 3.14 Installing the PC Interface Board

3.3.4 Connecting the E8000 Station to the PC Interface Board

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator, or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

Before using the emulator, connect the E8000 station to the PC interface board with the PC interface cable supplied, as shown in figure 3.15.




Figure 3.15 Connecting the E8000 Station to the PC Interface Board

3.3.5 Connecting to a Serial Interface/Parallel Interface

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

This section describes how to set the personal computer interface when the emulator is connected to a personal computer. The personal computer connector (marked SERIAL) is located on the E8000 station's rear panel. Connecting this connector to a personal computer via the RS-232C interface cable enables data transfer between the emulator and the personal computer. Table 3.4 lists the personal computer interface specifications.

The system program can be loaded to the E8000 station memory with the bidirectional parallel interface. At this time, confirm that the printer driver has been set by checking the PC settings. Use a personal computer to which the bidirectional parallel interface can be applied. See section 3.7, System Program Installation.

Table 3.4 Personal Computer Interface Specifications

Item	Specifications
Signal level	RS-232C High: +5 to +15 V Low: -5 to -15 V
Transfer rate	2400/4800/9600/19200/38400 BPS (bits per second)
Synchronization method	Asynchronous method
Start-bit length	1 bit
Data-bit length	7/8 bits
Stop-bit length	1/2 bits
Parity	Even/odd or none
Control method	X-ON/X-OFF control, RTS/CTS control

Personal Computer Interface Settings at Emulator Start Up: When the emulator is turned on, or when the emulator system program is initiated, the personal computer interface settings are determined by the console interface switches in the same way as in the console interface (the control method will be X-ON/X-OFF control).

Changing the Personal Computer Interface Settings: The transfer rate, data-bit length, stop-bit length, parity, and control method can be changed with the console interface switch. For the personal computer connector pin assignments and signal names, refer to Appendix A, Connectors.

3.3.6 Connecting to a LAN Interface

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

The LAN board for the emulator supports Ethernet (10BASE5) and Cheapernet (10BASE2) interfaces conforming to Ethernet specifications V2.0. The LAN board communicates with a workstation according to the TCP/IP protocol, and the workstation transfers files and commands according to the FTP/TELNET protocol. The LAN board specifications at each layer of the OSI model are as follows.

Physical and Data Link Layers: The LAN board communicates with Ethernet and Cheapernet. Table 3.5 shows the Ethernet and Cheapernet specifications.

Table 3.5 Ethernet and Cheapernet Specifications

Item	Ethernet	Cheapernet
Transfer rate	10 Mbits/second	10 Mbits/second
Maximum distance between segments	500 m	185 m
Maximum network length	2500 m	925 m
Maximum number of nodes in one segment	100	30
Minimum distance between nodes	2.5 m	0.5 m
Network cable	Diameter: 0.4 inch (1.02 cm) 50-Ω shielded coaxial cable	Diameter: 0.25 inch (0.64 cm) 50-Ω shielded coaxial cable (RG-58A/U)
Network connector	N-type connector	BNC connector
Transceiver cable	Diameter: 0.38 inch (0.97 cm) Ethernet cable to be connected to the 15-pin D-SUB connector	

Network Layer:

- IP (Internet Protocol)
 - Transmits and receives data in datagram format.
 - Does not support IP options.
 - Does not have subnet mask functions when HS7000ELN01H is used. Supports subnet mask functions when HS7000ELN02H is used.
 - Does not support broadcast communications.
- ICMP (Internet Control Message Protocol)
 - Supports only echo reply functions.
- ARP (Address Resolution Protocol)
 - Calculates Ethernet addresses from IP addresses by using broadcast communications.

Transport Layer:

- TCP (Transmission Control Protocol)
 - Logically connects the emulator to the workstation.
- UDP (User Datagram Protocol)
 - Not supported.

Session, Presentation, and Application Layers:

- FTP (File Transfer Protocol)
The emulator operates as a client.
- TELNET (Teletype Network)
The emulator operates as a server.

Note: The emulator communicates through routers or gateways for the HS7000ELN02H, but not for the HS7000ELN01H.

3.3.7 System Connection Examples

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD and will damage the user system and the emulator or will result in PERSONAL INJURY. The USER PROGRAM will be LOST.

System configuration examples are shown below.

Ethernet Interface: The LAN board of the emulator has a 15-pin D-SUB connector for the Ethernet transceiver cables. Figure 3.16 shows an example of the Ethernet system configuration. Use commercially available Ethernet transceivers and transceiver cables. Table 3.6 shows a recommended transceiver and transceiver cable.

Note: When using the LAN interface, refer to section 3.5.1, Power-On Procedures for LAN Interface, and set the IP address.




Figure 3.16 Ethernet Interface

Table 3.6 Recommended Transceiver and Transceiver Cable

Item	Product Type	Manufacturer
Transceiver	HBN-200 series	Hitachi Cable, Ltd.
Transceiver cable	HBN-TC-100	Hitachi Cable, Ltd.

For setting up the Ethernet interface, refer to the LAN board user's manual.

Cheapernet Interface: The LAN board of the emulator incorporates a transceiver and a BNC connector for a Cheapernet interface. Figure 3.17 shows an example of the Cheapernet system configuration. Use a commercially available Cheapernet BNC T-type connector with a characteristic impedance of 50Ω and a RG-58A/U thin-wire cable or its equivalent. Table 3.7 shows a recommended BNC T-type connector and thin-wire cable.

Note: If a connector or a cable with a characteristic impedance other than 50Ω is used, the impedance mismatch will cause incorrect data transmission and reception.




Figure 3.17 Cheapernet Interface

Table 3.7 Recommended BNC T-Type Connector and Thin-Wire Cable

Item	Product Type	Manufacturer
BNC T-type connector	HBN-TA-JPJ	Hitachi Cable, Ltd.
Thin-wire cable	HBN-3D2V-LAN	Hitachi Cable, Ltd.

For setting up Cheapernet, refer to the LAN board user's manual.

RS-232C Interface: Figure 3.18 shows the E8000 station connected to the personal computer via an RS-232C for a serial interface.




Figure 3.18 RS-232C Interface

Parallel Interface: Figure 3.19 shows the E8000 station connected to a personal computer via a parallel cable for a parallel interface. The parallel interface enables higher-speed installation of the system program and higher-speed load, save, or verification of the user program as compared with the RS-232C interface.

Note: When using the parallel interface, connect not only the parallel interface cable but also the RS-232C cable. It is impossible to use only the bidirectional parallel interface cable.




Figure 3.19 Bidirectional Parallel Interface

3.4 Operation Procedures of Interface Software IPW

Interface software IPW is used when the emulator is connected to the host computer via the RS-232C interface. Interface software IPW runs on the Microsoft® Windows® 95.

3.4.1 Installation and Initiation of Interface Software IPW

Make a copy of file IPW.EXE in the system disk to a folder. The directory containing the copied folder will become the current directory. Double clicking the IPW icon initiates interface software IPW and displays the IPW window shown in figure 3.20.




Figure 3.20 IPW Window

Note: Microsoft and Windows are registered trademarks of Microsoft Corporation.

3.4.2 Interface Software IPW Settings

The procedures for operating interface software IPW are shown in the following. Figure 3.21 shows the File menu and Setting menu locations in the interface software IPW display.




Figure 3.21 File Menu and Setting Menu

1. Clicking COMM in the Setting menu displays the Communication Setting box (figure 3.22). The Communication Setting box can also be displayed by pressing (Alt) + S keys and then the C key. Set the communications conditions to be the same as those of the DIP switches on the E8000 station rear panel.




Figure 3.22 Communication Setting Box

2. Selecting Screen in the Setting menu displays the Screen Setting box (figure 3.23). The Screen Setting box can also be displayed by pressing (Alt) + S keys and then the S key.




Figure 3.23 Screen Setting Box

3. Clicking Exit in the File menu terminates interface software IPW. Interface software IPW can also be terminated by pressing (Alt) + F keys and then the X key (figure 3.24). Note that in the following conditions a termination request is ignored and interface software IPW will not be terminated.
- File transfer between the emulator and host computer
 - Automatic command input from a file




Figure 3.24 Exit Menu

Note: Set communication setting and screen setting in the Setting menu immediately after IPW initiation because they are not saved at IPW termination.

3.4.3 Debugging Support Functions

Interface software IPW supports the following two debugging functions.

- Automatic command input from a host computer file
- Logging acquisition

The start of automatic command input or start and end of logging acquisition can be specified when the emulator is in command input wait state (the emulator prompt is # or :).

Automatic Command Input: The file from which commands are to be input (command file) is specified with < and <file name> when the emulator is in command input wait state. Do not insert a space between < and <file name>.

Example: `:<FILENAME (RET)`

Commands are sequentially read from the specified command file and transferred to the emulator. As in the following example, when the command file is specified, commands in that file are sequentially executed. Commands requiring further input, such as the MEMORY command, can be read from a file and executed.

Example:

```
File contents:  f 400000 43ffff 0:w
                m 400000;l
                aaaaaaaaa
                55555555
                12345678
                .
                d 400000;l
```

```
Execution results:  :f 400000 43ffff 0;l
                   :m 400000;l
                   00400000 00000000 ? aaaaaaaaa
                   00400004 00000000 ? 55555555
                   00400008 00000000 ? 12345678
                   0040000C 00000000 ? .
                   :d 400000;l
                   <ADDRESS>          < D A T A >      <ASCII CODE>
                   00400000 AAAAAAAA 55555555 12345678 00000000 "...UUUU.4Vx..."
                   00400010 00000000 00000000 00000000 00000000 "..."
                   00400020 00000000 00000000 00000000 00000000 "..."
```

The command file reading does not terminate until the end of the file is detected, or the (CTRL) + C keys are pressed. If the (CTRL) + C keys are pressed, the command being executed is terminated and the message below is displayed. According to the input reply, command file reading is continued or terminated.

INTFC ERROR - STOP COMMAND CHAIN? (Y/N) : *(a) (RET)*

- (a) Y: Terminate
- N: Continue

Logging: When logging acquisition is specified, not only are command inputs, execution results, and error messages afterwards the specification displayed on the console, but they are output to the file specified with FILENAME.

Logging is specified with > and characters when the emulator is in command input wait state. Do not insert a space between > and characters.

- To overwrite FILENAME:
:>*FILENAME (RET)*
- To add to FILENAME:
:>>*FILENAME (RET)*
- To terminate logging to FILENAME:
:>- *(RET)*

To overwrite the existing file, enter Y when the following message is displayed.

INTFC ERROR - FILE ALREADY EXISTS
OVERWRITE? (Y/N) : *(a) (RET)*

- (a) Y: Overwrites the existing file with the new file
- N: Terminates command execution

Addresses during load, save, or verification cannot be logged.

3.5 Power-On Procedures for Emulator

The emulator power-on procedures differ in each system configuration. Power on the emulator in the appropriate way for the system configuration, as shown below.

3.5.1 Power-On Procedures for LAN Interface

Figure 3.25 shows the power-on procedures when the LAN interface is used.




Figure 3.25 Power-On Procedures for LAN Interface

The following describes the power-on procedures when using the LAN interface.

1. Check that S7 and S8 in console interface switch SW1 on the E8000 station rear panel are turned off (to the right).
2. Run interface software IPW.EXE on the host computer connected to the emulator via the RS-232C interface.
3. Turn on the power switch at the E8000 station rear panel.
4. The emulator waits for an emulator monitor command.
5. Specify the emulator IP address.

The optional LAN board supports the TCP/IP protocol. When the host computer is connected to the emulator via the LAN interface, the IP address (internet address) of the emulator must be specified with emulator monitor command L.

Press L and then the (RET) key. The set IP address is displayed. Make sure the IP address is correct. The 32-bit IP address, which is generally expressed in hexadecimal, is displayed in four bytes in decimal. For example, when the IP address has been specified as H'80010101 (H' represents hexadecimal), the emulator will display the IP address as follows and wait for a new IP address input.

```
: IP ADDRESS = 128.1.1.1 : _
```

Enter a new IP address to change the displayed IP address. When changing the IP address with emulator monitor command L, restart the emulator.

The host name and IP address of the emulator must be specified in the network database for the host computer. Normally, the network management tool of the host computer is used. For details, refer to the host computer user's manual.

6. Define the subnet mask value when using the LAN board (HS7000ELN02H).

When the F command (flash memory management tool initiation) is entered while the emulator waits for an emulator monitor command, the emulator displays prompt FM> and waits for a flash memory management tool command (refer to table 3.9).

```
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? F (RET)
FM>
```

Next define the subnet mask value.

FM> *SN* <subnet mask value>;*C* (*RET*)

Enter Q (RET) to terminate the flash memory management tool.

FM> *Q* (*RET*)

7. Set the routing information with the flash memory management tool command RTR when the LAN board HS7000ELN02H is used to connect the host computer in a different network to the emulator. A maximum of ten routing information can be defined. Enter the number to be defined, and then the IP address and the network number of the router.

FM> *RTR* (*RET*)

*** NO ENTRY DATA

PLEASE SELECT NO. (1-10/L/E/Q/X) ? *1* (*RET*)

01 IP ADDRESS ? <router IP address> (*RET*)

01 NET ID ? <network number> (*RET*)

Enter E (RET) and terminate the RTR command to enable the input contents and save the settings in the emulator.

PLEASE SELECT NO. (1-10/L/E/Q/X) ? *E* (*RET*)

LAN CONFIGURATION FILE WRITE OK (Y/N) ? *Y* (*RET*)

FM>_

Enter Q (RET) to terminate the flash memory management tool.

FM> *Q* (*RET*)

8. Store the host name and IP address of the host computer in the emulator.

To transfer data between the host computer and emulator, initiate the FTP server to connect the host computer to the emulator. Before the FTP server is initiated, the host name and IP address of the host computer must be stored in the emulator flash memory. The following describes how to specify the host name and IP address.

When the F command (flash memory management tool initiation) is entered while the emulator waits for an emulator monitor command, the emulator displays prompt FM> and waits for a flash memory management tool command (refer to table 3.9).

```
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? F (RET)
FM>
```

Next enter the LH command, and the following message is displayed.

```
FM> LH (RET)
NO <HOST NAME> <IP ADDRESS> NO <HOST NAME> <IP ADDRESS>
01 xxxxxx xxx.xxx.xxx.xxx 02 xxxxxx xxx.xxx.xxx.xxx
03 xxxxxx xxx.xxx.xxx.xxx 04 xxxxxx xxx.xxx.xxx.xxx
05 xxxxxx xxx.xxx.xxx.xxx 06 xxxxxx xxx.xxx.xxx.xxx
07 xxxxxx xxx.xxx.xxx.xxx 08 xxxxxx xxx.xxx.xxx.xxx
09 xxxxxx xxx.xxx.xxx.xxx
E8000 IP ADDRESS = xxx.xxx.xxx.xxx
PLEASE SELECT NO.(1-9/L/E/Q/X) ? _
```

Up to nine pairs of host names and IP addresses can be specified. Input a number from 1 to 9. The emulator prompts the host name. Enter a name with up to 15 characters. After that, the emulator prompts the IP address.

PLEASE SELECT NO.(1-9/L/E/Q/X) ? **1 (RET)**

01 HOST NAME xxxxxx <name of host computer> (RET)

01 IP ADDRESS xxx.xxx.xxx.xxx <IP address of host computer> (RET)

After the IP address has been specified, the emulator will prompt for another selection number. When connecting more than one host computer, continue specifying the host names and IP addresses. To confirm the specifications, enter L (RET) as follows.

PLEASE SELECT NO.(1-9/L/E/Q/X) ? **L (RET)**

NO	<HOST NAME>	<IP ADDRESS>	NO	<HOST NAME>	<IP ADDRESS>
01	xxxxxx	xxx.xxx.xxx.xxx	02	xxxxxx	xxx.xxx.xxx.xxx
03	xxxxxx	xxx.xxx.xxx.xxx	04	xxxxxx	xxx.xxx.xxx.xxx
05	xxxxxx	xxx.xxx.xxx.xxx	06	xxxxxx	xxx.xxx.xxx.xxx
07	xxxxxx	xxx.xxx.xxx.xxx	08	xxxxxx	xxx.xxx.xxx.xxx
09	xxxxxx	xxx.xxx.xxx.xxx			

E8000 IP ADDRESS = xxx.xxx.xxx.xxx

PLEASE SELECT NO.(1-9/L/E/Q/X) ? _

To terminate input, enter E, Q, or X followed by (RET).

Entering E (RET) saves the new specifications in the emulator flash memory, initiates the LAN board, and terminates LH command execution.

PLEASE SELECT NO.(1-9/L/E/Q/X) ? **E (RET)**

LAN CONFIGURATION FILE WRITE OK (Y/N) ? **Y (RET)**

FM>

Entering Q (RET) saves the new specifications in the emulator flash memory without initializing the LAN board, and terminates LH command execution.

PLEASE SELECT NO.(1-9/L/E/Q/X) ? **Q (RET)**

LAN CONFIGURATION FILE WRITE OK (Y/N) ? **Y (RET)**

FM>

Entering X (RET) terminates LH command execution without saving the new specifications.

PLEASE SELECT NO.(1-9/L/E/Q/X) ? **X (RET)**

FM>

When the emulator waits for a flash memory management tool command (prompt FM>), entering Q (RET) terminates the flash memory management tool.

```
FM> Q (RET)
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? _
```

9. Turn off the E8000 station.
10. Check that S7 and S8 in console interface switch SW1 on the E8000 station rear panel are turned off (to the right) and on (to the left), respectively.
11. Turn on the power switch at the E8000 station rear panel.
12. Execute the TELNET command on the host computer.
13. The following messages are displayed and the internal system tests are executed.

```
E8000 MONITOR (HS8000EST02SR) Vm.n
Copyright (C) Hitachi, Ltd. 1995
Licensed Material of Hitachi, Ltd.
```

```
TESTING
RAM      0123
```

14. If no error occurs, the emulator waits for an emulator monitor command.

```
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? _
```

Refer to section 3.6.1, Emulator Monitor Initiation, for details on operations after emulator power-on and section 3.8, E8000 System Program Initiation, for details on emulator system initiation.

3.5.2 Power-On Procedures for RS-232C Interface

Figure 3.26 shows the power-on procedures when the RS-232C interface is used.




Figure 3.26 Power-On Procedures for RS-232C Interface

Refer to section 3.6.1, Emulator Monitor Initiation, for details on operations after emulator power-on and section 3.8, E8000 System Program Initiation, for details on emulator system initiation.

3.6 Emulator Monitor Commands

3.6.1 Emulator Monitor Initiation

The emulator supports the four monitor commands listed in table 3.8. These commands initiate the E8000 system program, manage flash memory, set an IP address for LAN interface, and execute the diagnostic program. After turned on, the emulator displays the following monitor initiation message and waits for an emulator monitor command input.

Display Message:

```
E8000 MONITOR (HS8000EST02SR) Vm.n
Copyright (C) Hitachi, Ltd. 1995
Licensed Material of Hitachi, Ltd.
```

```
TESTING
```

```
RAM      0123
```

```
START E8000
```

```
S:START E8000
```

```
F:FLASH MEMORY TOOL
```

```
L:SET LAN PARAMETER
```

```
T:START DIAGNOSTIC TEST
```

```
(S/F/L/T) ? _
```

Table 3.8 Emulator Monitor Commands

Command	Function
S	E8000 system program initiation
F	Flash memory management tool initiation
L	Emulator IP address setting
T	Diagnostic program initiation

3.6.2 S [S]

Initiates the E8000 system program

Command Format

- Initiation S (RET)

Description

- Initiation
Initiates the E8000 system program.

Example

To initiate the E8000 system program:

```
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
  (S/F/L/T) ? S (RET)

SH7060 E8000 (HS7060EDD81SF) Vm.n
Copyright (C) Hitachi, Ltd. 1998
Licensed Material of Hitachi, Ltd.

CONFIGURATION FILE LOADING
HARDWARE REGISTER READ/WRITE CHECK
FIRMWARE SYSTEM LOADING
EMULATOR FIRMWARE TEST
** RESET BY E8000 !
CLOCK = 7.5MHz
MODE = 12 (MD5-0=1F)
REMAINING EMULATION MEMORY LB=4096KB
:
```

F

3.6.3 F [F]

Initiates the flash memory management tool

Command Format

- Flash memory management tool F (RET)

Description

- Flash memory management tool
Initiates the flash memory management tool. The flash memory management tool can use the commands listed in table 3.9.

Table 3.9 Flash Memory Management Tool Commands

Command	Function
DIR	Displays system file loading status
LH	Defines the host name and IP address of the host computer to be connected
Q	Terminates the flash memory management tool
RTR	Defines routing information for remote network
SL	Loads the E8000 system program
SN	Defines the subnet mask value

Note: The RTR and SN commands can be used only when the LAN board HS7000ELN02H is used.

Example

To initiate the flash memory management tool:

```
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? F (RET)
FM>
```

DIR [DIR] Displays system file loading status

Command Format

- Display DIR (RET)

Description

- Display
Displays system-file loading status. Displays OK for correctly loaded system file, NG for abnormally loaded on, and NO for not loaded.

Example

To display system file loading status:

```
FM>DIR (RET)  
<FILE ID> <STATUS>  
SYS        OK  
CONF       OK  
LAN        NO  
FIRM       OK  
TRON       NO  
DIAG       OK  
INI        OK  
MON        OK  
FM>
```

LH

LH [LH] Defines the host name and IP address of the host computer

Command Format

- Definition LH (RET)

Description

- Definition
Defines the host name and IP address of the host computer. Enter the host name and IP address as follows after the specified number is entered and the emulator prompts them:

PLEASE SELECT NO. (1-9/L/E/Q/X) ? *<definition number>* (RET)

01 HOSTNAME xxxxxx *<host name>* (RET)

01 IP ADDRESS xxx.xxx.xxx.xxx *<IP address>* (RET)

- Display
Entering L (RET) displays the list of the defined host computer.
- Initiation
Entering E (RET) saves the new specifications in the emulator flash memory, and initiates the LAN board. Entering Q (RET) saves the new specifications in the emulator flash memory without initializing the LAN board, and terminates LH command execution. Entering X (RET) terminates LH command execution without saving the new specifications.

Example

To define the host name of the host computer as host and its IP address as 128.1.1.1:

```
FM>LH (RET)
PLEASE SELECT NO.(1-9/L/E/Q/X) ? 1 (RET)
01 HOST NAME xxxxxx          host (RET)
01 IP ADDRESS xxx.xxx.xxx.xxx 128.1.1.1 (RET)
PLEASE SELECT NO.(1-9/L/E/Q/X) ? L (RET)
NO <HOST NAME> <IP ADDRESS>      NO <HOST NAME> <IP ADDRESS>
01 host          128.1.1.1        02
03                                     04
05                                     06
07                                     08
09
      E8000 IP ADDRESS = xxx.xxx.xxx.xxx
PLEASE SELECT NO.(1-9/L/E/Q/X) ? E (RET)
LAN CONFIGURATION FILE WRITE OK (Y/N) ? Y (RET)
FM>
```

Q

Q [Q] Terminates the flash memory management tool

Command Format

- Termination Q (RET)

Description

- Termination
Terminates the flash memory management tool.

Example

To terminate the flash memory management tool:

```
FM>Q (RET)
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ?
```

RTR [RTR] Defines the remote network routing information

Command Format

- Definition RTR (RET)

Description

- Definition

Defines the remote network routing information. Enter the IP address and network number as follows after the specified number is entered and the emulator prompts them:

FM> **RTR (RET)**

PLEASE SELECT NO. (1-10/L/E/Q/X) ? *<definition number>* (RET)

IP ADDRESS ? *<router IP address>* (RET)

NET ID ? *<network number>* (RET)

- Display

Entering L (RET) displays the list of the defined host computer.

- Initiation

Entering E (RET) saves the new specifications in the emulator flash memory, and initiates the LAN board. Entering Q (RET) saves the new specifications in the emulator flash memory without initializing the LAN board, and terminates LH command execution. Entering X (RET) terminates LH command execution without saving the new specifications.

Example

To define router IP address 128.1.2.1 for network number 128.1.2.0 as the routing information:

FM>**RTR (RET)**

PLEASE SELECT NO. (1-10/L/E/Q/X) ? **1 (RET)**

IP ADDRESS ? **128.1.2.1 (RET)**

NET ID ? **128.1.2.0 (RET)**

PLEASE SELECT NO. (1-10/L/E/Q/X) ? **L (RET)**

NO <IP-ADDRESS>	<NET-ID>	NO <IP-ADDRESS>	<NET-ID>
-----------------	----------	-----------------	----------

01 128.1.2.1	128.1.2.0
--------------	-----------

PLEASE SELECT NO. (1-10/L/E/Q/X) ? **E (RET)**

LAN CONFIGURATION FILE WRITE OK (Y/N) ? **Y (RET)**

FM>

SL

SL [SL] **Loads the system program**

Command Format

- Load SL (RET)

Description

- Load
Loads the system program.

Example

To load the system program:

```
FM>SL (RET)
SELECT LOAD No. (1:PC or 2:WS) ? 1 (RET)
SELECT INTERFACE (1:RS-232C or 2:PARALLEL) ? 2 (RET)
LOAD E8000 SYSTEM FILE OK (Y/N) ? Y (RET)
INPUT COMMAND : #B:A:\E8000.SYS (RET)
LOAD CONFIGURATION FILE OK (Y/N) ? Y (RET)
INPUT COMMAND : #B:A:\SHCNF706.SYS (RET)
LOAD FIRMWARE FILE OK (Y/N) ? Y (RET)
INPUT COMMAND : #B:A:\SHDCT706.SYS (RET)
LOAD ITRONDEBUGGER FILE OK (Y/N) ? N (RET)
LOAD DIAGNOSTIC FILE OK (Y/N) ? N (RET)
FM>
```

SN [SN] Defines the subnet mask value

Command Format

- Definition SN <subnet mask value>;[C] (RET)
- Display SN (RET)

Description

- Definition

Defines the subnet mask value.

FM>SN <*subnet mask value*> (**RET**)

FM>

- Save

Saves the setting specifications in the E8000 station when the C option is specified.

FM>SN <subnet mask value>; **C** (**RET**)

LAN CONFIGURATION FILE WRITE OK (Y/N) ? **Y** (**RET**)

FM>

- Display

Displays the subnet mask value.

FM>SN (**RET**)

SUB-NET-MASK xxx. xxx. xxx. xxx (H'xx. H'xx. H'xx. H'xx)

Examples

1. To define 255.255.255.0 as the subnet mask value and save the setting specifications in the E8000 station:

```
FM>SN 255.255.255.0;C (RET)
```

```
LAN CONFIGURATION FILE WRITE OK (Y/N) ? Y (RET)
```

```
FM>
```

SN

2. To display the subnet mask value:

```
FM>SN (RET)
SUB-NET-MASK 255.255.255.0 (H'FF.H'FF.H'FF.H'00)
FM>
```

3.6.4 L [L]

Sets the emulator IP address

Command Format

- Setting L (RET)

Description

- Setting
Sets the emulator IP address.

Example

To set the IP address of the E8000 station to 128.1.1.1:

```
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
  (S/F/L/T) ? L (RET)
E8000 IP ADDRESS = 0.0.0.0 : 128.1.1.1 (RET)
```

T

3.6.5 T [T]

Initiates the diagnostic program

Command Format

- Initiation T (RET)

Description

- Initiation
Initiates the diagnostic program.

Example

To initiate the emulator diagnostic program:

```
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
  (S/F/L/T) ? T (RET)

E8000 TEST & MAINTENANCE PROGRAM (DIAG.SYS)
Version No. =x.xx      xx/xx/1999
Copyright (c) Hitachi, LTD. 1999
Please, key in TEST PARAMETER
OPERETOR TEST EXECUTE (Y/N) ?
```

3.7 System Program Installation

3.7.1 E8000 System Disk

The emulator contains one floppy disk.




Figure 3.27 E8000 System Disk

The E8000 system disk with a 1.44-Mbyte format is for PC. This floppy disk contains the following six files:

- E8000.SYS
- SHCNF706.SYS
- SHDCT706.SYS
- SETUP.CC
- IPW.EXE
- DIAG.SYS

E8000.SYS, SHCNF706.SYS, and SHDCT706.SYS are system programs that must be installed to the emulator flash memory with emulator monitor command F (flash memory management tool initiation). SETUP.CC is a file for writing the system programs via the parallel interface. IPW.EXE is a file containing interface software that runs on the Microsoft® Windows® 95, and must be installed to the host computer. It is used when the host computer and the RS-232C interface is connected.

3.7.2 Installation

To use the emulator, the E8000 system program must be installed in the emulator flash memory. Load the E8000 system program to flash memory with the system program writing file or with the flash memory management tool using the emulator monitor commands.

Automatic System Program Load by Bidirectional Parallel Interface: If the emulator is connected to the host computer via the bidirectional parallel interface and the E8000 system disk is inserted in drive A of the host computer, the E8000 system program can be automatically loaded with the system program writing file SETUP.CC in the following procedures. It takes approximately one minute.

Operations

Display Message

- | | |
|---|--|
| 1. Initiate IPW in the E8000 system floppy disk. | |
| 2. Power on the emulator. For details on the power-on procedures, refer to section 3.5.2, Power-On Procedures for RS-232C Interface. | |
| 3. Emulator monitor command prompt | START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? _ |
| 4. Enter <A:\SETUP.CC (RET) in the monitor command input wait state. | (S/F/L/T) ? <A:\SETUP.CC (RET) |
| 5. After the system program writing file completes loading the system program, the emulator re-enters the monitor command input wait state. | START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? _ |
| 6. Installation is completed. | |

Manual System Program Load by Bidirectional Parallel Interface: To use the emulator, files E8000.SYS, SHCNF706.SYS, and SHDCT706.SYS must be installed in the emulator flash memory.

If the emulator is connected to the host computer via the bidirectional parallel interface, the E8000 system program can be loaded with the following procedures. Note that the E8000 system disk is assumed to be inserted in drive A of the host computer. It takes approximately one minute.

Operations	Display Message
1. Initiate IPW in the E8000 system floppy disk.	
2. Power on the emulator. For details on the power-on procedures, refer to section 3.5.2, Power-On Procedures for RS-232C Interface.	
3. Emulator monitor command prompt	<pre>START E8000 S:START E8000 F:FLASH MEMORY TOOL L:SET LAN PARAMETER T:START DIAGNOSTIC TEST (S/F/L/T) ? _</pre>
4. Enter F (RET) to initiate the flash memory management tool. The emulator displays prompt FM> and waits for a flash memory management tool command.	<pre>(S/F/L/T) ? F (RET) FM></pre>
5. Enter SL (RET) to load the system program.	<pre>FM> SL (RET)</pre>
6. Enter 1 (RET) to select PC as the host computer type, and 2 (RET) to select parallel interface as the interface method.	<pre>SELECT LOAD No. (1:PC or 2:WS) ? 1 (RET) SELECT INTERFACE (1:RS-232C or 2:PARALLEL) ? 2 (RET)</pre>
7. Enter Y (RET) to allow system program E8000.SYS to be loaded. Then enter the parallel transfer command to load E8000.SYS in drive A on the host computer to the emulator flash memory.	<pre>LOAD E8000 SYSTEM FILE OK (Y/N) ? Y (RET) INPUT COMMAND : #B:A:\E8000.SYS (RET) :COMPLETED</pre>

Operations

8. Enter Y (RET) to allow configuration file SHCNF706.SYS to be loaded. Then enter the parallel transfer command to load SHCNF706.SYS in drive A on the host computer to the emulator flash memory.
9. Enter Y (RET) to allow firmware file SHDCT706.SYS to be loaded. Then enter the parallel transfer command to load SHDCT706.SYS in drive A on the host computer to the emulator flash memory.
10. Enter N (RET) not to load the ITRON debugger.
11. Enter N (RET) not to load the diagnostic program.
12. Enter DIR (RET) to check whether the necessary files have been loaded.
13. Enter Q (RET) to terminate the flash memory management tool.
14. Installation is completed.

Display Message

```
LOAD CONFIGURATION FILE OK (Y/N) ? Y
(RET)
INPUT COMMAND : #B:A:\SHCNF706.SYS (RET)

:COMPLETED

LOAD FIRMWARE FILE OK (Y/N) ? Y (RET)
INPUT COMMAND : #B:A:\SHDCT706.SYS (RET)

:COMPLETED

LOAD ITRON DEBUGGER FILE OK (Y/N) ? N
(RET)

LOAD DIAGNOSTIC FILE OK (Y/N) ? N (RET)

FM> DIR (RET)
<FILE ID> <STATUS>
SYS      OK
CONF     OK
LAN      NO
FIRM     OK
TRON     NO
DIAG     NO
INI      OK
MON      OK

FM> Q (RET)
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? _
```

Manual System Program Load by RS-232C Interface: To use the emulator, files E8000.SYS, SHCNF706.SYS, and SHDCT706.SYS must be installed in the emulator flash memory.

If the emulator is connected to the host computer via the RS-232C interface, the E8000 system program can be loaded with the following procedures. Note that the E8000 system disk is assumed to be inserted in drive A of the host computer. It takes approximately 20 minutes.

Operations

Display Message

- | | |
|--|--|
| <ol style="list-style-type: none"> 1. Initiate IPW in the E8000 system floppy disk. 2. Power on the emulator. For details on the power-on procedures, refer to section 3.5.2, Power-On Procedures for RS-232C Interface. 3. Emulator monitor command prompt | <pre>START E8000 S:START E8000 F:FLASH MEMORY TOOL L:SET LAN PARAMETER T:START DIAGNOSTIC TEST (S/F/L/T) ? _</pre> |
| <ol style="list-style-type: none"> 4. Enter F (RET) to initiate the flash memory management tool. The emulator displays prompt FM> and waits for a flash memory management tool command. | <pre>(S/F/L/T) ? F (RET) FM></pre> |
| <ol style="list-style-type: none"> 5. Enter SL (RET) to load the system program. | <pre>FM> SL (RET)</pre> |
| <ol style="list-style-type: none"> 6. Enter 1 (RET) to select PC as the host computer type, and 1 (RET) to select RS-232C (serial) interface as the interface method. | <pre>SELECT LOAD No. (1:PC or 2:WS) ? 1 (RET) SELECT INTERFACE (1:RS-232C or 2:PARALLEL) ? 1 (RET)</pre> |
| <ol style="list-style-type: none"> 7. Enter the directory containing the system file. In this example, A:\ (RET) is entered. | <pre>INPUT SYSTEM DIRECTORY : A:\ (RET)</pre> |
| <ol style="list-style-type: none"> 8. Enter Y (RET) to allow system program E8000.SYS to be loaded in the emulator flash memory. Then enter system program file name E8000.SYS. | <pre>LOAD E8000 SYSTEM FILE OK (Y/N) ? Y (RET) INPUT FILE NAME : E8000.SYS (RET) COMPLETED</pre> |

Operations

9. Enter Y (RET) to allow configuration file SHCNF706.SYS to be loaded in the emulator flash memory. Then enter configuration file name SHCNF706.SYS.
10. Enter Y (RET) to allow firmware file SHDCT706.SYS to be loaded in the emulator flash memory. Then enter firmware file name SHDCT706.SYS.
11. Enter N (RET) not to load the ITRON debugger.
12. Enter N (RET) not to load the diagnostic program.
13. Enter DIR (RET) to check whether the necessary files have been loaded.
14. Enter Q (RET) to terminate the flash memory management tool.
15. Installation is completed.

PDisplay Message

```
LOAD CONFIGURATION FILE OK (Y/N) ? Y (RET)
INPUT FILE NAME : SHCNF706.SYS (RET)
COMPLETED

LOAD FIRMWARE FILE OK (Y/N) ? Y (RET)
INPUT FILE NAME : SHDCT706.SYS (RET)
COMPLETED

LOAD ITRON DEBUGGER FILE OK (Y/N) ? N (RET)

LOAD DIAGNOSTIC FILE OK (Y/N) ? N (RET)

FM> DIR (RET)
<FILE ID> <STATUS>
SYS      OK
CONF     OK
LAN      NO
FIRM     OK
TRON     NO
DIAG     NO
INI      OK
MON      OK

FM> Q (RET)
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? _
```

Manual System Program Load by LAN Interface: To use the emulator, files E8000.SYS, SHCNF706.SYS, and SHDCT706.SYS must be installed in the emulator flash memory.

If the emulator is connected to the host computer via the LAN interface, the E8000 system program can be loaded with the following procedures. Transfer all files on the system floppy disk to the host computer using the FTP before installation. For details on the transfer method, refer to the host-computer user's manual. It takes approximately one minute.

Operations	Display Message
1. Power on the emulator. For details on the power-on procedures, refer to section 3.5.1, Power-On Procedures for LAN Interface. Confirm the emulator monitor command prompt is displayed.	START E8000 S:START E8000 F:FLASH MEMORY TOOL L:SET LAN PARAMETER T:START DIAGNOSTIC TEST (S/F/L/T) ? _
2. Enter F (RET) to initiate the flash memory management tool. The emulator displays prompt FM> and waits for a flash memory management tool command.	(S/F/L/T) ? F (RET) FM>
3. Enter SL (RET) to load the system program.	FM> SL (RET)
4. Enter 2 (RET) to select WS as the host computer type since the LAN interface is used.	SELECT LOAD No. (1:PC or 2:WS) ? 2 (RET)
5. Enter the host computer name. In this example, hostname is entered.	INPUT SYSTEM LOADING HOST NAME : hostname (RET)
6. Enter the user name. In this example, username is entered.	INPUT USER NAME : username (RET)
7. Enter the password. In this example, password is entered.	INPUT PASS WORD : password (RET)
8. Enter the directory containing the system file. In this example, (RET) is entered to select the current directory of the host computer.	INPUT SYSTEM DIRECTORY : (RET)

Operations

9. Enter Y (RET) to allow system program E8000.SYS to be loaded in the emulator flash memory. Then enter system program file name E8000.SYS.

10. Enter Y (RET) to allow configuration file SHCNF706.SYS to be loaded in the emulator flash memory. Then enter configuration file name SHCNF706.SYS.

11. Enter Y (RET) to allow firmware file SHDCT706.SYS to be loaded in the emulator flash memory. Then enter firmware file name SHDCT706.SYS.

12. Enter N (RET) not to load the ITRON debugger.

13. Enter N (RET) not to load the diagnostic program.

14. Enter DIR (RET) to check whether the necessary files have been loaded.

15. Enter Q (RET) to terminate the flash memory management tool.

16. Installation is completed.

Display Message

```
LOAD E8000 SYSTEM FILE OK (Y/N) ? Y  
(RET)  
INPUT FILE NAME : E8000.SYS (RET)  
COMPLETED
```

```
LOAD CONFIGURATION FILE OK (Y/N) ? Y  
(RET)  
INPUT FILE NAME : SHCNF706.SYS (RET)  
COMPLETED
```

```
LOAD FIRMWARE FILE OK (Y/N) ? Y (RET)  
INPUT FILE NAME : SHDCT706.SYS (RET)  
COMPLETED
```

```
LOAD ITRON DEBUGGER FILE OK (Y/N) ? N  
(RET)
```

```
LOAD DIAGNOSTIC FILE OK (Y/N) ? N (RET)
```

```
FM> DIR (RET)  
<FILE ID> <STATUS>  
SYS      OK  
CONF     OK  
LAN      NO  
FIRM     OK  
TRON     NO  
DIAG     NO  
INI      OK  
MON      OK
```

```
FM> Q (RET)  
START E8000  
S:START E8000  
F:FLASH MEMORY TOOL  
L:SET LAN PARAMETER  
T:START DIAGNOSTIC TEST  
(S/F/L/T) ? _
```

3.8 E8000 System Program Initiation

When the emulator is turned on while S4 in DIP SW1 is turned off (to the right) and a manual system program load method is selected, the emulator enters monitor command input wait state, and the E8000 system program must be loaded and initiated by monitor commands. If S4 in DIP SW1 has been turned on (to the left) and the automatic system program load method is selected, the E8000 system program is automatically loaded and initiated.

3.8.1 Initiation on Emulator Monitor

If S is entered, followed by (RET), when the emulator is in monitor command input wait state, the E8000 system program in the emulator flash memory is initiated.

Display at E8000 System Program Initiation:

START E8000

S:START E8000

F:FLASH MEMORY TOOL

L:SET LAN PARAMETER

T:START DIAGNOSTIC TEST

(S/F/L/T) ? S (**RET**)

SH7060 E8000 (HS7060EDD81SF) Vm.n

Copyright (C) Hitachi, Ltd. 1998

Licensed Material of Hitachi, Ltd.

CONFIGURATION FILE LOADING

HARD WARE REGISTER READ/WRITE CHECK

FIRMWARE SYSTEM LOADING

EMULATOR FIRMWARE TEST

** RESET BY E8000 !

CLOCK = 7.5MHz

MODE = 12 (MD5-0=1F)

REMAINING EMULATION MEMORY LB=4096KB

:

3.8.2 Automatic Initiation of E8000 System Program

If S4 in DIP SW1 has been turned on (to the left) and the automatic system program load method is selected, the E8000 system program is automatically loaded and initiated, and the emulator waits for an emulation command.

Display at Power On:

(Power on)

E8000 MONITOR (HS8000EST02SR) Vm.n
Copyright (C) Hitachi, Ltd. 1995
Licensed Material of Hitachi, Ltd.

TESTING
RAM 0123

SH7060 E8000 (HS7060EDD81SF) Vm.n
Copyright (C) Hitachi, Ltd. 1998
Licensed Material of Hitachi, Ltd.

CONFIGURATION FILE LOADING
HARD WARE REGISTER READ/WRITE CHECK
FIRMWARE SYSTEM LOADING
EMULATOR FIRMWARE TEST
** RESET BY E8000 !
CLOCK = 7.5MHz
MODE = 12 (MD5-0=1F)
REMAINING EMULATION MEMORY LB=4096KB

:

If the E8000 system program is automatically initiated without being loaded to the emulator flash memory, after displaying an error message, the emulator enters monitor command input wait state. Make sure to load the E8000 system program to the emulator flash memory before initiation.

*** E8000 SYSTEM PROGRAM NOT FOUND

START E8000

S:START E8000

F:FLASH MEMORY TOOL

L:SET LAN PARAMETER

T:START DIAGNOSTIC TEST

(S/F/L/T) ? _

Section 4 Operating Examples

4.1 Emulator Operating Examples

This section covers explanations on how to operate the emulator using examples. Sections 4.2, Basic Examples and 4.3, Application Examples are based on the following user program. These examples assume that the emulator is connected to the host computer by a LAN interface and is used with a TELNET connection.

ADDR	CODE	MNEMONIC	OPERAND
01001000	E00A	MOV	#0A,R0
01001002	E101	MOV	#01,R1
01001004	E201	MOV	#01,R2
01001006	D405	MOV.L	0100101C,R4
01001008	6323	MOV	R2,R3
0100100A	321C	ADD	R1,R2
0100100C	2426	MOV.L	R2,@-R4
0100100E	6133	MOV	R3,R1
01001010	70FF	ADD	#FF,R0
01001012	8800	CMP/EQ	#00,R0
01001014	8BF8	BF	01001008
01001016	0009	NOP	
01001018	AFFE	BRA	01001018
0100101A	0009	NOP	
0100101C	0100	.DATA.W	0100
0100101E	FFFC	.DATA.W	FFFC

Store the user program in the host computer before initiating the emulator and download it to the emulator. In these examples, the IP address is set to 128.1.1.1.

CAUTION

In these examples, the IP address is set to 128.1.1.1 to 128.1.1.10. For the actual host computer, an IP address available on the network connected to the emulator must be specified. If an unavailable IP address is specified, the network will have problems.

4.2 Basic Examples

4.2.1 Preparing for Connection of the LAN Host Computer

The following host name and IP address are examples. Specify the actual host computer name and IP address of the host computer.

Operations

Display Message

1. Specify the host name and IP address of the host computer to which the emulator is to be connected by the LAN interface. Enter the F command to initiate the flash memory management tool in the monitor command input wait state.

```
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? F (RET)
FM>_
```

2. Enter LH (RET) to store the host name and IP address of the host computer.

```
FM>LH (RET)
NO <HOST NAME> <IP ADDRESS>      NO <HOST>
01                                02
03                                04
05                                06
07                                08
09
```

3. Enter 1 as the selection number, HITACHI (RET) as the host name, and 128.1.1.10 (RET) as the IP address. After that, the emulator prompts the user to select another number.

```
      E8000 IP ADDRESS = 128.1.1.1
PLEASE SELECT NO.(1-9/L/E/Q/X) ? _
PLEASE SELECT NO.(1-9/L/E/Q/X) ? 1 (RET)
01 HOST NAME  HOST_A    ? HITACHI (RET)
01 IP ADDRESS 128.1.1.1 ? 128.1.1.10 (RET)
PLEASE SELECT NO.(1-9/L/E/Q/X) ? _
```

4. Enter E (RET) to enable the settings and to exit interactive mode.

```
PLEASE SELECT NO.(1-9/L/E/Q/X) ? E (RET)
```

5. The emulator confirms whether to save the settings in the configuration file with the above settings.

```
LAN CONFIGURATION FILE WRITE OK (Y/N) ? _
```

6. Enter Y (RET) to save the settings.

```
CONFIGURATION FILE WRITE OK (Y/N) ? Y (RET)
FM>
```

7. Enter Q (RET) to terminate the flash memory management tool and enter the monitor command input wait state.

FM>Q (**RET**)

```
START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? _
(S/F/L/T) ? S (RET)
```

8. Enter S (RET) to re-initiate the emulator. The emulator is re-initiated, and waits for an emulation command.

```
SH7060 E8000 (HS7060EDD81SF) Vm.n
Copyright (C) Hitachi, Ltd. 1998
Licensed Material of Hitachi, Ltd.
```

```
CONFIGURATION FILE LOADING
HARDWARE REGISTER READ/WRITE CHECK
FIRMWARE SYSTEM LOADING
EMULATOR FIRMWARE TEST
** RESET BY E8000 !
CLOCK = 7.5MHZ
MODE = 11 (MD5-0=3F)
REMAINING EMULATION MEMORY LB=4096KB
```

4.2.2 Specifying the SH7060 Operating Mode

Specify the emulator operating mode by the following procedures:

Operations

Display Message

- | | |
|--|--|
| 1. Enter MODE;C (RET) to specify the emulator operating mode. | : <i>MODE;C (RET)</i> |
| 2. The message shown on the right is displayed. | E8000 MD(MD5-0) = 01 ? _ |
| 3. To select operating mode H'9 of the SH7060, for example, enter 9 (RET). | E8000 MD(MD5-0) = 01 ? 9 (RET) |
| 4. After the above entry has been completed, the emulator asks if the mode settings should be stored in the flash memory. To store the mode settings, enter Y (RET). After that, the emulator operates in the mode specified above whenever initiated. If N (RET) is entered, MODE command execution terminates without storing the mode settings, and the emulator enters emulation command input wait state. | CONFIGURATION STORE OK (Y/N) ? Y (RET) |
| 5. When Y (RET) is entered, the E8000 system program automatically terminates and the message in the right appears. | START E8000
S:START E8000
F:FLASH MEMORY TOOL
L:SET LAN PARAMETER
T:START DIAGNOSTIC TEST
(S/F/L/T) ? _ |
| 6. To re-initiate the E8000 system program, enter S (RET). | (S/F/L/T) ? S (RET) |

4.2.3 Allocating Standard Emulation Memory and Specifying Attributes

To load the user program to memory and run the user program, allocate standard emulation memory by the following procedures:

Operations

1. Enter MAP 01000000 0103FFFF;S (RET) to allocate standard emulation memory to addresses H'01000000 to H'0103FFFF.
2. The message shown on the right, which indicates that memory allocation has been completed is displayed.
3. Enter MAP (RET) to display the attributes of all the memory areas.

Display Message

```
:MAP 01000000 0103FFFF;S (RET)
```

```
REMAINING EMULATION MEMORY LB=3072KB/SB0-  
3=0768KB
```

```
:MAP (RET)
```

```
01000000-0103FFFF;S
```

```
ROM AREA = 00000000-0003FFFF
```

```
X-RAM AREA = FFFF8000-FFFF8FFF
```

```
Y-RAM AREA = FFFFA000-FFFFAFFF
```

```
INTERNAL I/O = FFFF0000-FFFF13FF
```

```
REMAINING EMULATION MEMORY LB=3072KB/SB0-  
3=0768KB
```

4.2.4 Loading the User Program

Connect the emulator to the host computer using the FTP server and load the user program by the following procedures. This example assumes that in host computer HITACHI, the user name is defined as E8000 and its password as MAX60MHZ.

Operations

Display Message

- | | |
|--|---|
| 1. Enter FTP HITACHI (RET) to connect the emulator to the host computer using the FTP server. | : FTP HITACHI (RET) |
| 2. The emulator asks for the user name. Enter E8000 (RET). | Username: E8000 (RET) |
| 3. The emulator asks for the password. Enter MAX60MHZ (RET). | Password: MAX60MHZ (RET) |
| 4. The message shown on the right, which indicates that the emulator and the host computer have been connected, is displayed. The prompt becomes FTP>. | login command success
FTP> |
| 5. To load program PROGRAM.MOT, enter LAN_LOAD ;S:PROGRAM.MOT (RET). This example assumes that the load module is S type. | FTP> LAN_LOAD ;S:PROGRAM.MOT (RET) |
| 6. While loading, the address to which the program is being loaded is displayed, as shown on the right. | LOADING ADDRESS = xxxxxxxxx |
| 7. When the program has been loaded, the start address of the program (TOP ADDRESS) and its end address (END ADDRESS) are displayed. | TOP ADDRESS = 01001000
END ADDRESS = 0100101F |
| 8. Entering BYE (RET) terminates the FTP server connection. The message shown on the right is displayed. | FTP> BYE (RET)
bye command success
: |

4.2.5 Executing the Program

Execute the loaded program by the following procedures:

Operations

Display Message

1. Set the initial values of the registers. Enter `.SP (RET)` to set the stack pointer (SP register) to `H'0100FFFC`.
: **.SP (RET)**
R15(SP)=23000000 ? 0100FFFC
2. The emulator asks for the program counter value. Enter `1001000 (RET)` as the program counter value.
PC=04000040 ? 1001000
3. The emulator then asks for the status register value. In this example, other registers need not to be set or changed, therefore, enter `.(RET)` to exit this interactive mode.
SR=000000F0:****00000000000****----IIII00-- ? .
4. Enter `GO (RET)` to execute the loaded program from the address pointed to by the PC. While the program is executed, the current program counter value is displayed.
: **GO (RET)**
**PC=01001018

5. Enter the (BREAK) key to terminate program execution. The contents of the program counter, status register, control registers, general registers R0 to R15, and DSP registers are displayed at GO command termination. RUN-TIME shows the duration of program execution from GO command execution to (BREAK) key entry. BREAK KEY shows that execution has been terminated because the (BREAK) key was entered.

```
(BREAK)
PC=01001018 SR=000000F1:****000000000000****-----IIII00-T
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000
PR=00000000 RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 00000059 00000090 00000059 0F0FFFD8
00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000
00000000 00000000 0100FFFC
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
RUN-TIME=D'0000H:00M:05S:109873US:600NS
+++ :BREAK KEY
:
```

4.2.6 Setting a Software Breakpoint

Execution of the GO command can be stopped immediately before executing a particular address by setting a software breakpoint by the following procedures:

Operations

Display Message

1. Enter BREAK 1001010 (RET) to terminate the GO command immediately before executing the instruction at address H'1001010.
2. Restart program execution from address H'1001000. This can be done in two ways: one is to first set the program counter to H'1001000, then enter the GO command to execute the program, and the other is to enter the start address directly.
3. The GO command execution terminates immediately before the instruction at address H'1001010 is executed. The data shown on the right is displayed. BREAKPOINT shows that the GO command execution was terminated due to a software breakpoint.

:**BREAK 1001010 (RET)**

:**.PC 1001000 (RET)**
:**GO (RET)**

or

:**GO 1001000 (RET)**

```
PC=01001010 SR=000000F1:****000000000000****----IIIII00-T
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000
PR=00000000 RS=00000000 RE=00000000 MOD=00000000
R0-7 0000000A 00000001 00000002 00000001 0F0FFFFC
00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000
00000000 00000000 0100FFFFC
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
RUN-TIME=D'0000H:00M:00S:000020US:800NS
+++ :BREAKPOINT
```

:

4.2.7 Executing a Single Step

A single step can be executed using the single-step function by the following procedures:

Operations

1. The program counter points to the next address to be executed when the GO command terminates. Entering STEP (RET) here executes only a single instruction.
2. The information shown on the right is displayed. 01001010 ADD #FF,R0 shows the address and mnemonic code executed by the STEP command, and STEP NORMAL END shows that single-step execution has terminated.
3. To repeat single-step execution, enter only (RET). This can be repeated until another command is executed.

Display Message

:STEP (RET)

```
PC=01001012 SR=000000F1:****000000000000****----IIIII0-T
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000
PR=00000000 RS=00000000 RE=00000000 MOD=00000000
R0-7 00000009 00000001 00000002 00000001 0F0FFFC
00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000
00000000 00000000 0100FFFC
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
01001010          ADD          #FF,R0
+++STEP NORMAL END
```

:

:(RET)

```
PC=01001014 SR=000000F0:****000000000000****----IIIII0--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000
PR=00000000 RS=00000000 RE=00000000 MOD=00000000
R0-7 00000009 00000001 00000002 00000001 0F0FFFC
00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000
00000000 00000000 0100FFFC
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
01001012          CMP/EQ         #00,R0
+++STEP NORMAL END
```

4.2.8 Setting Hardware Break Conditions

Various hardware break conditions can be specified by the following procedures:

Operations

Display Message

1. Enter BREAK- (RET) to cancel the software breakpoint.
2. To confirm the cancellation, execute the BREAK command (enter BREAK (RET)).
*** 45: NOT FOUND shows that no software breakpoint is set.
3. To specify that program execution should terminate when data is written to address H'100FFF8, enter
BREAK_CONDITION_UBC1
A=100FFF8 W (RET).
4. Enter GO 1001000 (RET) to start executing the program from address H'1001000.
5. When the break condition is satisfied, the information shown on the right is displayed. BREAK CONDITION UBC1 shows that GO command execution has terminated because the break condition was satisfied.

: **BREAK- (RET)**

: **BREAK (RET)**
*** 45: NOT FOUND
:

: **BREAK_CONDITION_UBC1 A=100FFF8 W (RET)**

: **GO 1001000 (RET)**

```

PC=01001014 SR=000000F0:****000000000000****----IIII00--
GER=00000000 VER=00000000 MACH=00000000 MACL=00000000
PR=00000000 RS=00000000 RE=00000000 MOD=00000000
R0-7 00000009 00000001 00000002 00000001 0100FFF8
00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000
00000000 00000000 0100FFFC
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
RUN-TIME=D' 0000H:00M:00S:000020US:800NS
+++ :BREAK CONDITION UBC1
:

```

4.2.9 Displaying Trace Information

Trace information acquired during program execution can be displayed in various ways as follows:

Operation

Display Message

1. To display the instruction mnemonic information, enter TRACE (RET).

: TRACE (RET)

IP	ADDR	MNEMONIC	OPERAND
*-D'000009	01001000	MOV	#0A,R0
*-D'000008	01001002	MOV	#01,R1
*-D'000007	01001004	MOV	#01,R2
*-D'000006	01001006	MOV.L	0100101C,R4
*-D'000005	01001008	MOV	R2,R3
*-D'000004	0100100A	ADD	R1,R2
*-D'000003	0100100C	MOV.L	R2,@-R4
*-D'000002	0100100E	MOV	R3,R1
*-D'000001	01001010	ADD	#FF,R0
* D'000000	01001012	CMP/EQ	#00,R0

2. To display the trace information in bus-cycle units, enter TRACE ;B (RET).

: TRACE ;B (RET)

BP	AB	DB	MA	RW	STS	NMI	RES	BRQ	VCC	PRB
-D'000008	01001000	E00AE101	EXT	R	PRG	1	1	1	1	1111
-D'000007	01001004	E201D405	EXT	R	PRG	1	1	1	1	1111
*	01001000				MOV				#0A,R0	
-D'000006	01001008	6323321C	EXT	R	PRG	1	1	1	1	1111
*	01001002				MOV				#01,R1	
*	01001004				MOV				#01,R2	
-D'000005	0100100C	24266133	EXT	R	PRG	1	1	1	1	1111
*	01001006				MOV.L				0100101C,R4	
*	01001008				MOV				R2,R3	
-D'000004	0100101C	0100FFFC	EXT	R	DAT	1	1	1	1	1111
-D'000003	01001010	70FF8800	EXT	R	PRG	1	1	1	1	1111
*	0100100A				ADD				R1,R2	
*	0100100C				MOV.L				R2,@-R4	
-D'000002	01001014	8BF80009	EXT	R	PRG	1	1	1	1	1111
*	0100100E				MOV				R3,R1	
-D'000001	0100FF8	00000002	EXT	W	DAT	1	1	1	1	1111
*	01001010				ADD				#FF,R0	
D'000000	01001018	AFFE0009	EXT	R	PRG	1	1	1	1	1111
*	01001012				CMP/EQ				#00,R0	

3. To temporarily stop the trace information display, enter (CTRL) + S. To continue the trace information display, enter (CTRL) + Q.
(CTRL) + S and (CTRL) + Q are also effective with other information displays.

:TRACE ;B (RET)
(CTRL) + S (stops trace information display)
(CTRL) + Q (restarts trace information display)

4.3 Application Examples

4.3.1 Break with Pass Count Condition

The pass count condition can be set to a breakpoint by the following procedures:

Operations

Display Message

1. Enter `BREAK 1001012 5 (RET)` to terminate program execution immediately after address H'1001012 is passed five times.
: ***BREAK 1001012 5 (RET)***
2. To start execution from address H'1001000, enter `GO 1001000 (RET)`.
: ***GO 1001000 (RET)***
3. When address H'1001012 is passed five times, the data shown on the right is displayed and `GO` command execution terminates.
PC=01001012 SR=000000F0:****00000000000****----IIII00--
GER=00000000 VBR=00000000 MACH=00000000 MACL=00000000
PR=00000000 RS=00000000 RE=00000000 MOD=00000000
R0-7 00000005 00000008 0000000D 00000008 0100FFFB
00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000
00000000 00000000 0100FFFC
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
RUN-TIME=D'0000H:00M:00S:000126US:400NS
+++BREAKPOINT
:
4. Entering `BREAK (RET)` displays the breakpoint address, the specified count, and the pass count, as shown on the right. The pass count is cleared when the `GO` command is entered again.
: ***BREAK (RET)***
<ADDR> <CNT> <PASS>
01001012 0005 0005
:

4.3.2 Conditional Trace

The acquisition of trace information during program execution can be limited by the following procedures:

Operations

Display Message

1. Enter BREAK - (RET) to cancel the breakpoint set in the example of section 4.3.1, Break with Pass Count Condition.

:BREAK - (RET)

2. Enter TRACE_CONDITION_A1 A=1001010:1001014 ;R (RET) to get trace information only while the program counter is between addresses H'1001010 and H'1001014.

:TRACE_CONDITION_A1 A=1001010:1001014;R (RET)

3. Enter GO 1001000 (RET) to start executing the program, then the (BREAK) key to terminate the program execution.

:GO 1001000(RET)

```

PC=01001018 SR=000000F1:****000000000000****----IIII00-T
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000
PR=00000000 RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 00000059 00000090 00000059 0100FFD4
00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000
00000000 00000000 0100FFFC
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
RUN-TIME=D'0000H:00M:00S:882769US:60QNS
+++ :BREAK KEY

```

4. Enter TRACE ;B (RET) to display the trace information acquired under the specified condition.

:TRACE;B (RET)

BP	AB	DB	MA	RW	STS	NMI	RES	BRQ	VCC	PRB
-D'000019	01001010	70FF8800	EXT	R	PRG	1	1	1	1	1111
-D'000018	01001014	8BF80009	EXT	R	PRG	1	1	1	1	1111
*	01001010				ADD			#FF,R0		
*	01001014				BF			01001008		

5. Enter

: *TRACE_CONDITION_A1* - (*RET*)

TRACE_CONDITION_A1 -

(*RET*) to cancel the trace
acquisition condition.

4.3.3 Parallel Mode

During program execution in parallel mode, the memory contents can be displayed or modified by the following procedures:

Operations

Display Message

1. After executing the GO command, enter (RET) to move to parallel mode.
:GO 1001000 (RET)
** PC = xxxxxxxxx
(RET)
(Moves to parallel mode)
2. Enter DUMP 1002000 100200F (RET) to display the memory contents from addresses H'1002000 to H'100200F in parallel mode.
#DUMP 1002000 100200F (RET)
(Dump display)
. . .
3. Enter MEMORY 1001019 FD (RET) to modify the memory contents of address H'1001019 to H'FD in parallel mode.
#MEMORY 1001019 FD (RET)
_
4. To exit from parallel mode, enter END (RET).
#END (RET)
** PC = xxxxxxxxx
5. To terminate program execution, enter the (BREAK) key.
** PC = xxxxxxxxx
(BREAK)
** PC = xxxxxxxxx
PC=01001016 SR=000000F1:****000000000000****----IIIII00-T
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000
PR=00000000 RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 00000059 00000090 00000059 0100FFD4
00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000
00000000 00000000 0100FFFC
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
RUN-TIME=D'0000H:01M:39S:174372US:800NS
+++BREAK KEY
: _

6. Enter DISASSEMBLE 1001000 100101F (RET) to confirm that the program has been changed by memory modification in parallel mode.

:DISASSEMBLE 1001000 100101F (RET)

ADDR	CODE	MNEMONIC	OPERAND
01001000	E00A	MOV	#0A,R0
01001002	E101	MOV	#01,R1
01001004	E201	MOV	#01,R2
01001006	D405	MOV.L	0100101C,R4
01001008	6323	MOV	R2,R3
0100100A	321C	ADD	R1,R2
0100100C	2426	MOV.L	R2,@-R4
0100100E	6133	MOV	R3,R1
01001010	70FF	ADD	#FF,R0
01001012	8800	CMP/EQ	#00,R0
01001014	8BF8	BF	01001008
01001016	0009	NOP	
01001018	AFFD	BRA	01001016
0100101A	0009	NOP	
0100101C	0100	.DATA.W	0100
0100101E	FFFC	.DATA.W	FFFC

4.3.4 Searching Trace Information

A particular part of the acquired trace information can be searched for, using the TRACE_SEARCH command as follows:

Operation

Enter TRACE_SEARCH A=1001018 (RET)
to display the parts of trace information in
which the address bus value is H'1001018.

Display Message

: *TRACE_SEARCH A=1001018 (RET)*

	BP	AB	DB	MA	RW	STS	NMI	RES	BRQ	VCC	PRB
-D'	004093	01001018	AFFD0009	EXT	R	PRG	1	1	1	1	1111
-D'	004090	01001018	AFFD0009	EXT	R	PRG	1	1	1	1	1111
-D'	004087	01001018	AFFD0009	EXT	R	PRG	1	1	1	1	1111
	.	.	.								

Part II Emulator Function Guide

Section 1 Emulator Functions

1.1 Overview

This system is an efficient software and hardware development support tool for application systems using the SH7060 microcomputer developed by Hitachi, Ltd.

The SH7060 incorporates an interrupt controller, user break controller, bus state controller, DMA, timer pulse unit, motor management timer, watchdog timer, compare match timer, serial communication interface, A/D converter, D/A converter, I/O port, and memory as peripheral functions in addition to the high-speed CPU and the DSP.

Table 1.1 SH7060 Functions

Item		Specification
Support device		SH7060
Maximum controllable memory size		4 Gbytes
Maximum external bus width		32 bits
Internal ROM		256 kbytes
Internal RAM (X-RAM/Y-RAM)		4 kbytes/4 kbytes
DMA		4 ch
Interrupt controller		Nine external interrupt factors (NMI, IRQ0-IRQ7)
User break controller		1 ch
Bus state controller		Internal
Timer pulse unit		6 ch
Motor management timer		1 ch
Watchdog timer		1 ch
Compare match timer		2 ch
A/D converter		10 bits x 4 ch x 2
D/A converter		8 bits x 2 ch
Serial communication interface	Asynchronous/ clock synchronous	3 ch
I/O port		Common I/O pins: 107 Input-only pins: 8

The emulator operates on the user system in exactly the same way as the SH7060 and enables realtime emulation of the user system with functions for debugging hardware and software.

The emulator consists of an emulator (E8000) station, an evaluation chip board (hereafter referred to as an EV-chip board), and a user system interface cable. The user system is connected to the EV-chip board via the user system interface cable.

1.2 Specification

The main features of the emulator are its emulation functions and its host computer interface functions, as listed in tables 1.2 and 1.3, respectively.

Table 1.2 Emulation Functions

Command Type	Command	Function	Reference Section
Realtime emulation	GO	<p>Performs realtime emulation in the following cases. The operating frequency is 60 MHz at max.</p> <ul style="list-style-type: none"> Executes until a hardware or software break condition is satisfied, or until the (CTRL) + C or (BREAK) key is pressed. Cycle-reset mode: Inputs the RES signal to the SH7060 periodically. This mode is effective to observe waveforms after reset. Parallel mode: Displays trace data and modifies memory contents during emulation. 	7.2.21
	EXECUTION_MODE	Specifies execution mode.	7.2.19

Table 1.2 Emulation Functions (cont)

Command Type	Command	Function	Reference Section
Break condition setting	BREAK_ CONDITION_ UBC	Sets hardware break conditions (1). <ul style="list-style-type: none">• Normal break: Execution is forcibly stopped when the specified conditions are satisfied (four points).<ul style="list-style-type: none">— Address bus value or data bus value— PC (program counter) value— CPU/DMA— Read/write condition— Pass count specification (for BREAK_CONDITION_UBC1 only)• Mask specification for address and data conditions<ul style="list-style-type: none">— Bit-by-bit specification is enabled for address, PC, or data conditions.• Specification of the satisfaction sequence up to four points	7.2.8
	BREAK_ CONDITION_ A,B,C	Sets hardware break conditions (2). <ul style="list-style-type: none">• Execution is forcibly stopped when the specified conditions are satisfied (a maximum of 24 points).<ul style="list-style-type: none">— Address bus value or data bus value— Access type— Read/write condition— Delay count (1 channel)— Pass count specification (8 channels)— External probe value— System control signals— NOT condition	7.2.7

Table 1.2 Emulation Functions (cont)

Command Type	Command	Function	Reference Section
Break condition setting (cont)	BREAK_ CONDITION_ A,B,C (cont)	External probe trigger signal Output when either B channel (8 channels) or the break controller (4 channels) of SH7060 is matched.	7.2.7
	BREAK	Sets software break conditions. <ul style="list-style-type: none">• Sets up to 255 breakpoints.• Sets pass count.	7.2.6
Trace data acquisition and display	TRACE	Displays execution instruction mnemonic. Displays the following data for each bus cycle: <ul style="list-style-type: none">• Address bus value or data bus value• Access area and status• Instruction mnemonic• SH7060 I/O control signals• External probe value• Time stamp (20 ns, 1.6 μs, 52 μs)	7.2.40

Table 1.2 Emulation Functions (cont)

Command Type	Command	Function	Reference Section
Trace data acquisition and display (cont)	TRACE_ CONDITION_ A,B,C	Sets, displays, and cancels trace condition. <ul style="list-style-type: none">• Traces data only when a condition is satisfied (a maximum of 24 points).<ul style="list-style-type: none">— Address bus value (NOT condition)— Read/write condition— Access type— External probe value— System control signal— NOT condition— Delay count• Stops trace when a trace stop condition is satisfied (a maximum of 24 points).<ul style="list-style-type: none">— Address bus value or data bus value— Read/write condition— Access type— External probe value— System control signals— NOT condition— Delay count• Subroutine trace (a maximum of 16 points)	7.2.41

Table 1.2 Emulation Functions (cont)

Command Type	Command	Function	Reference Section
Trace data acquisition and display (cont)	TRACE_ CONDITION_ A,B,C (cont)	<ul style="list-style-type: none">• Low pulse is output from the trigger output pin when conditions are satisfied. <p>— Address bus value or data bus value</p> <p>— Read/write condition</p> <p>— Access type</p> <p>— External probe value</p> <p>— System control signals</p> <p>— NOT condition</p> <p>— Delay count</p>	7.2.41
	TRACE_ SEARCH	Searches for trace data.	7.2.44
	TRACE_MODE	Sets and displays trace information acquisition mode	7.2.43

Table 1.2 Emulation Functions (cont)

Command Type	Command	Function	Reference Section
Performance	PERFORMANC E_ANALYSIS 1 to 8	<p>A maximum of eight measurement modules</p> <p>Time intervals: 20 ns (6 hours), 406 ns (124 hours), and 1.6 μs (488 hours)</p> <p>A maximum of 65,535 execution count measurements</p> <ul style="list-style-type: none"> • Subroutine measurement — Subroutine execution count — Access count to specified area in the subroutine — Access count from a subroutine (parent) to another subroutine (child) • Time measurement — GO-POINT time — POINT-POINT time 	7.2.30

Table 1.2 Emulation Functions (cont)

Command Type	Command	Function	Reference Section
Single-step execution	STEP, STEP_OVER, STEP_ INFORMATION	<p>Executes one step at a time, and displays the following.</p> <ul style="list-style-type: none"> • Instruction mnemonic • Memory contents • Register contents <p>Displays the above data for a specified routine until a specified address is reached.</p> <p>The above operations are performed for a specified number of steps or until a specified address is reached.</p> <p>Selects the displayed information of the single-step execution time.</p> <p>Executes subroutine as a single step.</p>	7.2.37, 7.2.39, 7.2.38

Table 1.2 Emulation Functions (cont)

Command Type	Command	Function	Reference Section
Memory access	MEMORY, DUMP	Displays or modifies memory contents. <ul style="list-style-type: none"> • Displays or modifies memory contents in 1-, 2-, or 4-byte units. • DUMP displays fixed points of memory contents. 	7.2.26, 7.2.17
	MAP	Specifies memory attributes of emulation memory in 256-kbyte or 1-Mbyte units. <ul style="list-style-type: none"> • User memory • Write protected • Access prohibited • Emulation memory Standard: 4 Mbytes provided 	7.2.25
	FILL	Writes data in specified pattern.	7.2.20
	DATA_SEARCH, DATA_CHANGE	Searches for and replaces data in specified pattern.	7.2.15, 7.2.14
Clock selection	CLOCK	<ul style="list-style-type: none"> • Selects emulator internal clock EML (7, 15) (7.5 MHz, 15 MHz). • Selects user system clock USER (U) (2 to 15 MHz). • Selects oscillator of EV-chip board XTAL (X) (8 to 15 MHz). • CKIO input mode 	7.2.11
Register access	REGISTER, <register>	Displays and modifies SH7060 register contents.	7.2.33
Line assembly	ASSEMBLE	Assembles instruction mnemonics and writes them to the specified address.	7.2.4
Disassembly	DISASSEMBLE	Disassembles memory contents.	7.2.16

Table 1.2 Emulation Functions (cont)

Command Type	Command	Function	Reference Section
Execution time measurement	GO	Measures GO command execution time. <ul style="list-style-type: none">• Measures total run time.• Measures execution time from BREAK_CONDITION_UBC2 condition satisfaction to BREAK_CONDITION_UBC1 condition satisfaction.• Measures execution time from BREAK_CONDITION_UBC4 condition satisfaction to BREAK_CONDITION_UBC3 condition satisfaction.	7.2.21
Test functions	FILL	Reads or writes the specified data to the memory.	7.2.20
	CHECK	Tests SH7060 input signals.	7.2.10
Command input		<ul style="list-style-type: none">• Automatically inputs from file• Enables editing with cursor keys.• Copies immediately preceding line.• Copies operand of previous command.	
	RADIX	Enables value input in binary, octal, hexadecimal, or ASCII characters. (Default can be specified.)	7.2.32
Results display	RESULT	Displays emulation results.	7.2.35

Table 1.2 Emulation Functions (cont)

Command Type	Command	Function	Reference Section
Others	MOVE, MOVE_TO_RAM	Transfers memory contents. <ul style="list-style-type: none">• Memory to memory• ROM to memory	7.2.28, 7.2.29
	CONVERT	Converts number display. <ul style="list-style-type: none">• Displays in binary, octal, decimal, or hexadecimal.	7.2.13
	STATUS	Displays emulator operating status.	7.2.36
	GO	Monitors emulation. <ul style="list-style-type: none">• Monitors emulation status periodically and displays the emulation status.	7.2.21
	RESET	Inputs RES signal to SH7060.	7.2.34
	MODE	Sets and displays the SH7060 operating mode.	7.2.27
	HELP	Displays all commands.	7.2.22
	HISTORY	Displays the history of the input command.	7.2.23
	ALIAS	Alias function <ul style="list-style-type: none">• Defines aliases.	7.2.3
	ID	Displays versions of the system program.	7.2.24
	ABORT	Stops emulation in parallel mode.	7.2.2
	END	Cancels parallel mode.	7.2.18
	QUIT	Quits system program.	7.2.31

Table 1.3 Host Computer Interface Functions

Command Type	Command	Function	Reference Section
Serial interface	INTFC_LOAD	Loads program from host computer.	8.2.1
	INTFC_SAVE	Saves program in host computer.	8.2.2
	INTFC_VERIFY	Verifies memory contents against host computer files.	8.2.3
Bi-directional parallel interface	LOAD	Loads program from host computer.	8.2.4
	SAVE	Saves program in host computer.	8.2.5
	VERIFY	Verifies memory contents against host computer files.	8.2.6

1.3 Realtime Emulation

The emulator enables realtime emulation with a clock frequency of 60 MHz for the SH7060 with no wait states. Realtime emulation consists of the following three modes:

- Normal mode: Executes only emulation.
- Cycle reset mode: Forcibly inputs the RES signal to the SH7060 periodically.
- Parallel mode: Enables the user to display and modify memory and display trace information during user program execution.

The user can select the mode which best suits the user's debugging needs. The following describes each of these modes.

1.3.1 Normal Mode

Normal Mode Function: This mode executes only user program emulation. Until a break condition is satisfied, the emulator executes the user program. When a hardware break condition or software break condition is satisfied, the emulator stops the program execution. When a number of times or sequential break for the software break condition is specified, the emulator stops, only for a moment, the program execution every time the specified address is passed, and then resumes program execution.

Normal Mode Specification: Specifying no option with the GO command sets normal mode.

1.3.2 Cycle Reset Mode

Cycle Reset Mode Function: The emulator periodically inputs the RES signal to the SH7060 during realtime emulation and repeats the execution from the reset state. When the RES signal is input to the SH7060, a low-level pulse is output to the trigger output probe concurrently. This function is useful to observe the waveform from the initial state, such as power-on-reset, to a specified time.




Figure 1.1 Cycle Reset Mode

Cycle Reset Mode Specification: Set "R=n" as a GO command option to specify cycle reset mode. For details, refer to section 7.2.21, GO.

Emulation Stop: In cycle reset mode, hardware break conditions and software break conditions are invalid. To stop emulation, press the (CTRL) + C keys or the (BREAK) key.

Trigger Signal Output Timing in Cycle Reset Mode: In cycle reset mode, the RES signal is output to the SH7060 regardless of the SH7060 operating status when the time specified by the command has elapsed. Figure 1.2 shows the timing in which the TRIG signal is output to the trigger output probe in cycle reset mode.




Figure 1.2 Trigger Signal Output Timing

1.3.3 Parallel Mode

Parallel Mode Function: In parallel mode, the emulator can display and modify memory or display trace information during realtime emulation. However, during memory contents display or modification, realtime emulation cannot be performed.

Parallel Mode Specification: Parallel mode can be activated during GO command realtime emulation by any of the following methods as shown in figure 1.3.

- Press the (RET) key
- Press the space key
- Satisfy a trace stop condition specified by the TRACE_CONDITION_A,B,C command

If any of the above occurs, the emulator will display a prompt (#) and enter parallel mode command input wait state. Emulation, however, continues without interruption. Input the END (E) command to return to the normal mode. Input the ABORT (AB) command to stop user program execution in the parallel mode.




Figure 1.3 Transition to Parallel Mode




Figure 1.4 Parallel Mode

Note that debugging differs in parallel mode operation depending on the method used to activate it, as follows.

- By pressing the (RET) key or satisfying a trace stop condition
 - The emulator stops acquiring trace information as soon as parallel mode is entered.
 - The emulator can execute multiple commands entered by the user in parallel mode. The parallel mode continues even after the command execution is terminated.
 - The END command terminates the parallel mode and returns the emulator to normal mode (displays the current PC). At this time, the emulator restarts trace information acquisition.
- By pressing the space key
 - The emulator continues trace information acquisition; however, while the emulator executes the TRACE, TRACE_CONDITION_A,B,C or TRACE_SEARCH command, it acquires no trace information.
 - In parallel mode, the emulator returns to normal mode after one command execution and displays the current PC. At this time, if trace information acquisition has stopped, the emulator restarts acquisition.

Commands usable in parallel mode are listed in table 7.1.

Notes: 1. When memory (standard emulation memory) or internal I/O is accessed with the MEMORY command, DUMP command, or DISASSEMBLE command in parallel mode, there are some restrictions with respect to user program execution.

- **Standard emulation memory**

When accessing standard emulation memory in parallel mode, the user program temporarily halts. This pause lasts for about 546 μ s during user system clock operation. Therefore, realtime emulation cannot be performed.

- **Internal ROM/RAM and I/O**

When accessing internal ROM/RAM or I/O, the user program temporarily halts. This pause lasts for about 546 μ s during user system clock operation. Therefore, realtime emulation cannot be performed.

- **In the above two cases, the emulator pauses at the following timing.**

- **MEMORY command: At each memory access**

- **DUMP command: In 16-byte units**

- **DISASSEMBLE command: In 4-byte units**

2. During execution of the TRACE, TRACE_SEARCH, or TRACE_CONDITION_A,B,C command, the emulator stops trace information acquisition.

3. The emulator cannot enter parallel mode when executing emulation in the following modes:

- **Cycle reset mode (R option of GO command)**

- **Time measurement mode (I1, I2, or I3 option of GO command)**

1.4 Break Function

The following four methods are useful to stop emulation. The break function can be used regardless of the SH7060's operating mode.

- Hardware break: Caused by the SH7060's signal status as specified
- Software break: Caused by a program counter
- Forced break: Caused by pressing the (CTRL) + C keys or the (BREAK) key
- Write protect/guarded break: Caused by writing to a write-protected area or accessing guarded area

1.4.1 Hardware Break

A hardware break can be specified using the BREAK_CONDITION_UBC command or BREAK_CONDITION_A,B,C commands. Specifiable break conditions are listed in table 1.4.

Table 1.4 Specifiable Hardware Break Conditions

Condition	BREAK_ CONDI- TION _UBC1	BREAK_ CONDI- TION _UBC2	BREAK_ CONDI- TION _UBC3	BREAK_ CONDI- TION _UBC4	BREAK_ CONDI- TION _A(1 to 8)	BREAK_ CONDI- TION _B(1 to 8)	BREAK_ CONDI- TION _C(1 to 8)
Address condition	○	○	○	○	○	○	○
Data condition	○	○	○	○	○	○	
Read/ write condition	○	○	○	○	○	○	
Access type specification	○	○	○	○	○	○	○
Probe condition					○	○	
External interrupt condition					○	○	
Pass count	○					○	
Delay count specifi- cation *						○	
Sequential break	○	○	○	○			

Note: Only the BREAK_CONDITION_B7 can be specified for the delay count specification.

Address Bus Value: A break occurs when the SH7060 address bus value matches the specified condition.




Figure 1.5 Break with Address Bus Value

Data Bus Value: A break occurs when the SH7060 data bus value matches the specified condition. The emulator checks both program fetch and data access for the condition.

The data size must be selected from longword access (LD), word access (WD), or byte access (D).




Figure 1.6 Break with Data Bus Value

Read/Write Condition: A break occurs when the SH7060's RW signal levels match the specified conditions. Usually, the read/write condition is specified together with the address or data conditions.




Figure 1.7 Break with Read/Write

Access Type Condition: A break occurs when the SH7060's bus cycle matches the specified conditions.




Figure 1.8 Break by Access Type

Delay Count and Number of Times Break Condition is Satisfied: These functions can only be specified with the `BREAK_CONDITION_UBC1*` and `BREAK_CONDITION_B7` commands. Note that these functions cannot be specified together; specify one function at a time.

In delay count specification, a break occurs when the above break condition (address bus value, data bus value, or read/write condition) is satisfied and the emulator executes the bus cycle for a specified number of times (65,535 max). When specifying this condition, specify it in combination with any of the above break conditions.

Note: For the `BREAK_CONDITION_UBC1` command, only a satisfaction count can be specified.




Figure 1.9 Break with Delay Count Specification

In satisfaction count specification, a break occurs when the above break condition (address bus value, data bus value, or read/write condition) is satisfied for a specified number of times (65,535 max). When specifying this condition, specify it in combination with any of the above break conditions.




Figure 1.10 Break with Satisfaction Count Specification

PC Value (BREAK_CONDITION_UBC1 to 4): A break occurs when the SH7060 program counter (PC) value satisfies the specified condition. The break timing depends on the ;P option setting as follows:

- PC value without option ;P (PC=1000): Break after execution
A break occurs after the instruction at the specified address is executed.
- PC value followed by option ;P (PC=1000;P): Break before execution
A break occurs before the instruction at the specified address is executed.




Figure 1.11 Break with PC Value Specification

Sequential Break Condition (BREAK_CONDITION_UBC1 to 4): In sequential break mode, a break occurs when hardware break conditions UBC4 to UBC1 have been satisfied in that order. Depending on the number of specified conditions, three sequential break modes are available.

- Sequential break mode 1
When conditions are satisfied in the order of UBC2 and UBC1, a break occurs.
- Sequential break mode 2
When conditions are satisfied in the order of UBC3, UBC2, and UBC1, a break occurs.
- Sequential break mode 3
When conditions are satisfied in the order of UBC4, UBC3, UBC2, and UBC1, a break occurs.

Specify break conditions with the BREAK_CONDITION_UBC1 to 4* command. In this case, specifiable conditions are address bus values, data bus values, or read/write conditions. One reset point can be specified, and specifiable conditions are address bus values.

When executing the user program, specify the mode option of the GO command as a sequential break option (;SB1 to SB3). Unless the option is specified, a sequential break does not occur. In this case, a break occurs whenever each break condition is satisfied.

- Sequential break mode
When break condition UBC2 and then break condition UBC1 are satisfied, a break occurs.

Note: When the sequential break option (;SB) of the GO command is specified while the BREAK_CONDITION_UBC1 or 2, or both are not specified, the error message below will be output. At this time, a user program will not be executed.

***** 35:CAN NOT USE THIS MODE**




Figure 1.12 Break with Sequential Specification

1.4.2 Software Break

The contents at the specified address are replaced with a break instruction. The program execution stops when the break instruction is executed. The replaced instruction at the address is not executed. After the GO command is executed, the contents at the specified address will be replaced with a break instruction and the user program will be executed. When the user program execution stops, the break instruction will be replaced again with the contents at the specified address. Therefore, the contents at the specified address can be accessed immediately after the user program execution, using the DISASSEMBLE command or the DUMP command. However, note that a break instruction will be read if the memory contents at the break address are accessed in the parallel mode.

No software break must be specified immediately after a delayed branch instruction (at a slot instruction). If specified, a slot invalid instruction interrupt will occur at the branch instruction execution, and a break will not occur.

The software break can be performed in the following two ways:

- Normal break
- Sequential break

Normal Break: A break occurs before executing the breakpoint instruction specified with the BREAK command. At this time, the following can be specified:

- Number of break points: 255 points (max.)
- Number of times the break condition is satisfied: A break occurs after executing the breakpoint instruction a specified number of times. The maximum number to specify is 65,535 (H'FFFF).




Figure 1.13 Normal Break (Software Break)

Note: When the satisfaction count is specified in normal break, emulator firmware performs processing every time the program passes the break condition address. As a result, the program will not operate in realtime. When the program passes the break condition address, the emulator executes the instruction at the address for one step then returns to program execution. At this time, the BREAK_CONDITION_UBC4 becomes invalid because the BREAK_CONDITION_UBC4 is used to perform the step execution of the break address.

Sequential Break: A sequential break occurs (seven pass points max) when certain conditions are satisfied in a specified order. A reset point can be specified in addition to these pass points.

If the reset point is passed, all sequential break conditions up to that point become invalid and the emulator rechecks from the first break condition.

Figure 1.14 illustrates the usual sequential break and figure 1.15 describes a sequential break when a reset point is specified.




Figure 1.14 Sequential Break




Figure 1.15 Sequential Break (Reset Point Specification)

Note: When specifying the sequential break (BREAK_SEQUENCE), emulator firmware performs processing every time the program passes the pass point or reset point. As a result, the program will not operate in realtime. When the program passes the pass point or reset point, the emulator executes the instruction at the address for one step then returns to program execution. Accordingly, the BREAK_CONDITION_UBC4 settings are invalid at pass point or reset point execution.

1.4.3 Forced Break

Pressing the (CTRL) + C keys or the (BREAK) key stops program execution.

1.5 Realtime Trace Function

The emulator can trace SH7060 external bus information during realtime emulation without affecting the user system. The emulator can fetch external bus information of the SH7060 address or data, and the external probe value up to 131,070 bus cycles. Trace information is referenced with the TRACE command. Display of this information enables a check on executed program.

Trace information:

- Address bus: 32 bits
- Data bus: 32 bits
- External probe: Four
- Time stamp value: 32 bits
- SH7060 control I/O signal: 28

Emulator displays trace information in the following methods:

- Displays the trace information in bus cycle units.
- Searches for the specified information and displays it. Use the TRACE_SEARCH command.

1.5.1 Trace Timing

Trace information is acquired in trace memory synchronized with falling edges in the T2 cycles of the CK signal.

Note: Because external probe signal input is not synchronized with the CK signal, it may not be possible to log all the changes in the external probe signal.

In each bus cycle, the clock number is the number of clock (CK) cycles between the end of the previous bus cycle and the end of the current bus cycle. Figure 1.16 shows an example of the external probe signal trace.




Figure 1.16 External Probe Signal Trace

Example:

- External probe signal
 - Trace information is sampled at falling edges in the T2 cycles of CK (figure 1.16 (1)).
 - When the external probe signal changes between samplings, it cannot be reflected in the trace data (figure 1.16 (2)).
 - When a sampling edge coincides with a change in the external probe signal, the trace contents are undefined (figure 1.16 (3)).
- Clock number
 - Three clock cycles are traced in bus cycle (A).

1.5.2 Trace Condition Setting

The user can specify the following five conditions with the TRACE_CONDITION_A,B,C commands. For details, refer to section 7.2.41, TRACE_CONDITION_A,B,C. Table 1.5 shows the maximum specifiable numbers in trace mode.

- Free trace
- Subroutine trace
- Range trace
- Trace stop (parallel mode)
- Subroutine range trace

Table 1.5 Maximum Specifiable Numbers in Trace Mode

	TRACE_ CONDITION_A	TRACE_ CONDITION_B	TRACE_ CONDITION_C	Total
Subroutine trace	—	8	8	16
Range trace	8	8	8	24
Subroutine range trace	—	4	—	4
Trace stop (Parallel mode)	8	8	8	24

Free Trace: In free trace when the user program is executed as a result of the GO, STEP, or STEP_OVER command, tracing is carried out continuously for a maximum of the latest 131,070 bus cycles until a break condition is satisfied. When no parameter is given with the TRACE_CONDITION_A,B,C commands, the default is free trace. Figure 1.17 illustrates the free trace operation.




Figure 1.17 Free Trace Execution State

Subroutine Trace: When a subroutine trace is specified, the emulator acquires operand accesses and instructions between a specified start address and end address. However, when the specified subroutine calls another subroutine, the called subroutine is not traced. Figure 1.18 illustrates the operation of the subroutine trace.




Figure 1.18 Subroutine Trace Execution State

Range Trace: When a range trace is specified, the emulator only traces at points where specified conditions are satisfied. The following conditions can be specified.

- Address bus value (range specification and NOT condition available)
- Read/write condition
- Access type (program-fetch cycle and program-execution cycle)

Figure 1.19 illustrates the trace acquisition condition.




Figure 1.19 Trace Acquisition Condition State

Trace Stop (Parallel Mode): When a trace stop condition is specified, the emulator acquires trace information until the specified condition is satisfied. At this point, trace acquisition stops and the emulator prompts for command input in parallel mode, although realtime emulation does not stop. Refer to section 1.3.3, Parallel Mode, for details. Once the trace stop conditions have been satisfied and the trace information has been displayed, the user can specify the trace stop condition again. The user can specify the following conditions.

- Address bus or data bus value
- Read/write condition
- Access type (DAT, DMA)
- External probe value
- NOT condition
- Delay count (H'1 to H'FFFF)

Figure 1.20 shows the trace stop condition specification.




Figure 1.20 Trace Stop Condition Specification State

Subroutine Range Trace: Trace information is acquired only when the instructions and operands are accessed in the specified subroutine under the specified condition. The subroutine and condition can be specified with the TRACE_CONDITION_A,B,C commands.

1.5.3 Trace Display

The user can display trace information using the TRACE command. There are three display formats, as follows.

Instruction Display: Only the executed instruction will be displayed in mnemonics from the trace information.

Bus Cycle Display: Trace information is displayed in bus cycle units.

Search Display: The emulator searches for specified trace information and displays all the appropriate bus cycles. In this case, use the TRACE_SEARCH command.

1.6 Single-Step Function

In addition to realtime emulation, effective debugging is facilitated by the single-step function. This function displays the following information every time a program instruction is executed.

- SH7060 control registers (PC, PR, SR, GBR, VBR, RS, RE, MOD, MACH, MACL)
- SH7060 general registers (R0 to R15)
- DSP registers of SH7060 (DSR, A0G, A0, A1G, A1, M0, M1, X0, X1, Y0, Y1)
- Instruction address
- Instruction mnemonic
- Memory contents
- Termination cause

1.6.1 Single-Step Execution

Single-step execution has three modes: one in which all the instructions are displayed, one in which only branch instructions are displayed, and another in which instructions of a subroutine executed at first are displayed. To execute this function, use the STEP command, or to execute a subroutine in a single step, use the STEP_OVER command.

Displaying All Instructions: The emulator displays the information shown in section 1.6, Single-Step Function, after every instruction.

Branch Instruction Display: The information is only displayed at branch instructions listed below.

BT, BF, BRA, BSR, JMP, JSR, BT/S, BF/S, BRAF, BSRF, TRAPA, RTS, RTE

Subroutine Display: When a subroutine is called, the information for the subroutine executed at first is displayed.




Figure 1.21 Subroutine Display

This function interrupts the execution state display at the JSR, BSR, or BSRF instruction in the designated subroutine and resumes the execution state display when the instruction placed immediately after the JSR, BSR, or BSRF instruction is executed. After that, if another JSR, BSR, or BSRF instruction is executed, the execution state display is interrupted.

Subroutine Step Execution: When executing a JSR, BSR, or BSRF instruction, the emulator treats the called subroutine as a single step. All other instructions are executed one at a time. This function is valid only in the user RAM or the emulation memory area.

1.6.2 Setting Display Information

The user can set the information displayed at each instruction using the STEP_INFORMATION command. For details, refer to section 7.2.38, STEP_INFORMATION.

1.6.3 Termination of Single-Step Function

The single-step function stops after executing a specified number of steps from the specified start address (or the current PC address). The user can stop execution by specifying a stop address. However, the specified address must be at the start of an instruction. If the second byte of an instruction is specified (not the start of an instruction), the single-step function will not stop and execution continues for the specified number of steps.

1.7 Execution Time Measurement

1.7.1 Execution Time Measurement

GO to BREAK Time: The user can measure the user program execution time by specifying with the GO command. In this mode, the emulator measures the total execution time from when the user program is started with the GO command to when it is stopped by a break.




Figure 1.22 Normal Mode Time Measurement Range

Time Interval Measurement Mode 1: The emulator measures the elapsing between the satisfaction of hardware break conditions 2 (BREAK_CONDITION_UBC2) and 1 (BREAK_CONDITION_UBC1).




Figure 1.23 Time Interval Measurement Mode 1

In this mode, even if break condition 2 is satisfied, a break does not occur. A break occurs after the hardware break condition 2 and then break condition 1 are satisfied.

Even if break condition 2 is satisfied many times before break condition 1, the emulator measures the time from the first occasion on which break condition 2 is satisfied. When this mode is specified, PC breaks are invalid.

Time Interval Measurement Mode 2: In this mode, the time intervals between the satisfaction of break condition 2 (BREAK_CONDITION_UBC2) and break condition 1 (BREAK_CONDITION_UBC1) are added together by repeatedly executing the function of time interval measurement mode 1. This mode is selected by specifying option I2 with the GO command. In time interval measurement mode 1, a break occurs after the hardware break condition 2 and then break condition 1 are satisfied. However, in this mode, even if break condition 1 is satisfied, a break does not occur. When this mode is specified, PC breaks are invalid.




Figure 1.24 Time Interval Measurement Mode 2

Time Interval Measurement Mode 3: In this mode, the time intervals between the satisfaction of BREAK_CONDITION_UBC4 and BREAK_CONDITION_UBC3, and between the satisfaction of BREAK_CONDITION_UBC2 and BREAK_CONDITION_UBC1 are independently measured. The time intervals measured are added together by repeatedly executing the function which is the same as that of time interval measurement mode 1 using BREAK_CONDITION_UBC2 and BREAK_CONDITION_UBC1. Likewise, the time intervals measured are added together using BREAK_CONDITION_UBC4 and BREAK_CONDITION_UBC3. This mode is selected by specifying option I3 with the GO command.

In time interval measurement mode 1, a break occurs after the hardware break condition 2 and then break condition 1 are satisfied. However, in this mode, even if break condition 1 or 3 is satisfied, a break does not occur. When this mode is specified, PC breaks are invalid.




Figure 1.25 Time Interval Measurement Mode 3

1.7.2 Subroutine Time Measurement and Number of Times Measurement

The subroutine time and number of times the subroutines are executed can be measured based on the total program execution time by the PERFORMANCE_ANALYSIS command. Specify the subroutine to be measured with start and end addresses. The maximum number of subroutines which can be measured is shown in table 1.6.

Table 1.6 Maximum Number of Measurable Subroutines

Measurement Mode	Maximum Number of Measurable Subroutines
Time measurement mode 1	8
Time measurement mode 2	8
Time measurement mode 3	4
Access count to specified area	4
Number of nested subroutine calls	4

The measurement results are displayed in the following three ways:

- Numerical ratio of total execution time and specified subroutine execution time
- Bar graph indicating the ratio of total execution time and specified subroutine execution time
- Numerical value of specified subroutine execution time

For details on the PERFORMANCE_ANALYSIS command, refer to section 7.2.30, PERFORMANCE_ANALYSIS.

Time Measurement Mode 1: The execution time and count of the subroutine specified by the start address and end address.

- Execution count measurement

This is counted up in the end address every time the start address of the specified subroutine is passed.

- Execution time measurement

The measurement result does not include the execution time of the subroutine called by the specified subroutine (between the start address and end address).




Figure 1.26 Time Measurement Mode 1

Time Measurement Mode 2: The execution time and count of the subroutine specified by the start address and end address.

- Execution count measurement

This is counted up in the end address every time the start address of the specified subroutine is passed.

- Execution time measurement

The measurement result includes the execution time of the subroutine called by the specified subroutine (between the start address and end address).




Figure 1.27 Time Measurement Mode 2

Time Measurement Mode 3: The execution time and count of the subroutine specified by the start address and end address. The combination of the channels is fixed as follows:

- 1 and 2
- 3 and 4
- 5 and 6
- 7 and 8




Figure 1.28 Time Measurement Mode 3

- Execution count measurement
This is counted up in the end address every time the start address of the specified subroutine is passed.
- Execution time measurement
The measurement starts from the program fetch cycles of the start address range and ends with the program fetch cycles of the end address range. Accordingly, the execution time of a subroutine called during this period is included.

Specified Count Access Range: The count that the data in the user specification area has been accessed is measured in the subroutine specified by the start address and end address. The combination of the channels is the same as that for time measurement mode 3. In this case, this is measured in subroutine time measurement mode 1.

Subroutine-Call Count Measurement Mode: The access count to a subroutine (child) is measured during subroutine (parent) execution. The combination of the channels is the same as that for time measurement mode 3. In this case, this is measured in subroutine (parent) time measurement mode 1.

Maximum/Minimum Subroutine Time Detection Function: The maximum/minimum subroutine time can be measured by the time measurement mode 2 of PERFORMANCE_ANALYSIS_1,2,3,4. This measures the maximum/minimum execution time for a subroutine specified by the start address and end address.

Timeout Function: This compares a measured value and a user specification time during user specified subroutine execution.

- User specification time < Measured value
User program execution breaks.
- User specification time > Measured value
Execution time is measured.

1.8 Trigger Output

During user program execution, the emulator outputs a low-level pulse from the trigger output probe under the following two conditions.

- Trace condition satisfaction
- Hardware break condition satisfaction

When using this pulse as an oscilloscope trigger input signal, it becomes easy to adjust the user system hardware. For example, wave forms can be seen when the user program goes to a specified point.

Trace Condition Satisfaction: When the trigger output is specified using the TRGB and TRGU options of the EXECUTION_MODE command, a low-level pulse is output from the trigger output probe at bus cycles corresponding to the specified condition. The trigger signal is output from the end of the corresponding bus cycle until the end of the next bus cycle. If the conditions are satisfied in consecutive bus cycles, the trigger output remains low.

Hardware Break Condition Satisfaction: During emulation, a low-level pulse is output from the trigger output pin at the end of the bus cycle during which the hardware break condition is satisfied. The trigger signal is output from the end of the corresponding bus cycle until the end of the next bus cycle. If the conditions are satisfied in consecutive bus cycles, the trigger output remains low.

Note: No pulse is output from the trigger output probe when a software break condition is satisfied. In addition, a low-level pulse output timing and pulse width differ depending on each condition.




Figure 1.29 Pulse Output Timing

1.9 SH7060 Control and Status Check

The emulator is capable of switching the clock signal supplied to the SH7060, outputting strobe signals when the emulation memory is accessed, checking normal operation, and displaying the execution state. This function is effective for debugging the user system hardware.

Clock Switching: The emulation clock can be supplied from the user system clock (hereafter referred to as the user clock), the crystal oscillator installed on the emulator pod, and the internal clock (7.5 MHz or 15 MHz). To switch the clock, refer to section 7.2.11, CLOCK, and note the following. In addition, refer to section 3.2.5, Selecting the Clock in part I, E8000 Guide.

- When the clock is switched, the emulator inputs a RES signal to the SH7060. This initializes the registers.
- When the user switches to the user clock and the user clock signal is not supplied, an error message is displayed and the internal clock is selected instead.
- When initiating the emulator system program, the emulator selects the SH7060 clock automatically in the following order:
 - When an external clock is supplied from the user system, selects the user clock
 - When a crystal oscillator is installed to the emulator pod, selects the crystal oscillator
 - Selects the emulation clock (7.5 MHz)

Note: When the system is initialized, the clock operating mode that has been set is selected. However, if the system is initialized in clock operating mode 7 and there is no input from CKIO, the emulator waits for the clock input and normal initialization will fail. Check the CKIO input and reinitialize the system.

Check of the I/O signals: The emulator checks the connection with the user system at system initiation. By this check, abnormalities such as short circuits of a user system interface signal can be detected. The signals to be checked are as follows:

RES, BREQ, WAIT, IRQ0 to IRQ7, and NMI

The CHECK command can check the same signals that are checked at system initiation. For details, refer to section 7.2.10, CHECK.

Emulator Execution Status Display: The emulator can display execution status information listed in table 1.7. To display the execution status, use the STATUS command. For details, refer to section 7.2.36, STATUS.

Table 1.7 Execution Status Display

Display Command	Description
MODE=xx	SH7060 operating mode
RADIX=xx	Radix type
BREAK=xx	Number of breakpoints specified with the BREAK command
HOST=xx	Host-computer interface condition
CLOCK=xx	Type of clock (7.5 MHz, 15 MHz, USER, or XTAL)
EML_MEM=S:xx	Remaining standard emulation memory
STEP_INFO=REG: (a)	• Register information displayed by the STEP command
A: (b)	• Address range displayed by the STEP command
SP: (c)	• Display size for stack contents

1.10 Emulation Monitoring Function

The SH7060 emulator monitors the emulation status such as memory accesses or user program execution. Two kinds of status are monitored.

- SH7060 operating status
- User system power and clock status

SH7060 Operating Status: When executing the program with the GO command, the emulator monitors the operating status. When the status changes, the operating status display is updated. The update interval can be selected from no display, 200 ms, and 2 s with the MON option of the EXECUTION_MODE command. With this function, the user can observe the progress of the program. The operating status display and its meaning are shown in table 1.8. For details, refer to the description on operating status display, in section 7.2.21, GO.

Table 1.8 Operating Status Display

Display	Meaning
** RUNNING	The user program execution is initiated. This message is displayed once when GO command execution is started or when parallel mode is canceled. Note that this message will be deleted when **PC=xxxxxxx is displayed.
** PC=xxxxxxx	During user program execution, the program fetch address is displayed according to the time interval specified with the MON option in the EXECUTION_MODE command.
** VCC DOWN	User system Vcc (power voltage) is 2.6 V or less. The MCU is not operating correctly. (Displayed only when the user clock is selected.)
** RESET	The MCU has been reset. RES signal is low.
** WAIT A = xxxxxxxx	WAIT signal is low. The address bus value is displayed. Not displayed during refresh cycles.
** TOUT A = xxxxxxxx	The address bus value is displayed. The MCU stops for 1.28 ms or longer.
** BACK	BACK signal is low.
** SOFTWARE STANDBY	The MCU is in the software standby state.
** SLEEP	The MCU is in the sleep state.

User System Power and Clock Status: The emulator monitors the user system power and clock status. If the user system power is off or the clock stops when the SH7060 clock is set to USER

with the CLOCK command, the emulator executes the following operation according to the emulator status.

- Notes:**
- 1. If the user system power is turned off (Vcc is 2.6 V or lower), this is detected before the clock stop is detected.**
 - 2. Clock stop means that only the clock stops and the user system power remains on.**

- During user program execution
 - When the user system is turned off (Vcc is 2.6 V or lower), ** VCC DOWN is displayed. When the power is turned on again, the emulation restarts and current position of PC in the user program is displayed.
 - When the clock stops (Vcc is 2.6 V or lower), USER SYSTEM NOT READY (NO CLOCK) is displayed and the emulator system program stops. To operate the emulator again, restart the system program.
- During command input wait state
 - When the user system is turned off (Vcc is 2.6 V or lower), USER SYSTEM NOT READY (NO CLOCK) is displayed and the SH7060 operating clock is switched to the internal 7.5-MHz clock and the emulator waits for command input. A RES signal is input to the SH7060, and the internal registers are initialized. USER SYSTEM NOT READY (NO CLOCK) is displayed after the user system has been turned off and one command has been executed.
 - When the clock stops (Vcc is 2.6 V or lower), USER SYSTEM NOT READY (NO CLOCK) is displayed and the emulator system terminates. Restart the emulator in order to continue emulation.

1.11 Assembly Function

1.11.1 Overview

The ASSEMBLE command enables line assembly as shown in figure 1.30.




Figure 1.30 Assembly Function

Line assembly: Assembly-language source is input from the console line by line.

Refer to section 7.2.4, ASSEMBLE, for command initiation instructions.

1.11.2 Input Format

The basic instruction format is as follows.

<instruction mnemonic>[Δ<operand>,...Δ][;<comment>] (RET)

<instruction mnemonic>: Any instruction mnemonic described in the SH7060 Series Programming Manual and any assembler directive listed in table 1.9 can be used.

<operand>: Any mnemonic described in the SH-Series Programming Manual can be used (table 1.10).

<comment>: A character string after a semicolon (;) is considered to be a comment.

[]: Items within square brackets ([]) can be omitted. However, some <operand> values for specific instructions are required.

Δ: Indicates a space.

Notes: 1. Continuation lines cannot be input.

2. The default for radix of constants is set by the RADIX command.

Table 1.9 Assembler Directives

Directive	Operand	Description
Δ.DATA[s]Δ	<value>[,<value>...]	<ul style="list-style-type: none">Reserves an area for initialized fixed-length data. The size of the area is equal to the unit length given by s: B (byte), W (word) or L (longword). Default size is L.If any <value> exceeds the capacity of the size code (s), an error occurs.A line can contain up to 40 bytes.
Δ.RES[s]Δ	<value>	<ul style="list-style-type: none">Reserves data areas. The number of areas is given by <value>. The size of each area is given by s: B (byte), W (word) or L (longword). Default size is L.Up to 4,294,967,295-byte area can be reserved at one time.

Table 1.10 Operand Descriptions

Format	Addressing Mode	Remarks	
Rn	Register direct	Rn:	General register name (SP can be specified instead of R15)
SR		SR:	Status register
GBR		GBR:	Global base register
VBR		VBR:	Vector base register
MACH		MACH:	Multiply and accumulate register
MACL		MACL:	Multiply and accumulate register
PR		PR:	Procedure register
SSR		SSR:	Saving status register
SPC		SPC:	Saving program counter
@Rn	Register indirect	Rn:	General register name
@Rn+	Register indirect with post-incrementation	Rn:	General register name
@-Rn	Register indirect with pre-decrementation	Rn:	General register name
@(disp, Rn)	Register indirect with displacement	disp:	Displacement value
		Rn:	General register name
@(R0, Rn)	Register indirect with index	R0,Rn:	General register name
@(disp, GBR)	GBR indirect with displacement	disp:	Displacement value
		GBR	Global base register
@(R0, GBR)	GBR indirect with index	R0:	General register name
		GBR	Global base register
@(disp, PC)	PC relative with displacement	disp:	Displacement value
		PC	PC value within vector address table
aaaa	PC relative	aaaa:	Address value (Usable with BF, BT, BRA, and BSR instructions)
#imm	Immediate	imm:	Immediate data value

Notes: 1. For the address value, immediate data value and displacement values, the formula (addition or subtraction) can be used. However, disassemble is displayed only in address value.

2. If the immediate data value is different from the specified operation size, an error occurs.

1.11.3 Disassembly

The emulator has a disassembly function to display user program contents in mnemonics. This function is performed with the DISASSEMBLE command and enables to debug without referencing to a program list. For details, refer to section 7.2.16, DISASSEMBLE.

Section 2 Differences between the SH7060 and the Emulator

When the emulator system is initiated, or when the emulator resets the SH7060 as a result of a command, such as the CLOCK command switching the clock or the RESET command, note that the general registers and part of the control registers are initialized.

Table 2.1 Differences between Initial Values of the SH7060 and Emulator Registers

Status	Register	Emulator	SH7060
Emulator initiation (power-on)	PC	Reset vector address value	Reset vector address value
	R0 to R14	H'00000000	Undefined
	R15 (SP)	Stack pointer address value	Stack pointer address value
	SR	H'000000F0	H'00000XFX*
	PR	H'00000000	Undefined
	VBR	H'00000000	H'00000000
	GBR	H'00000000	Undefined
	MACH	H'00000000	Undefined
	MACL	H'00000000	Undefined
	DSR	H'00000000	Undefined
	MOD	H'00000000	Undefined
	RS, RE	H'00000000	Undefined
	A0, A1	H'00000000	Undefined
	M0, M1	H'00000000	Undefined
	X0, X1	H'00000000	Undefined
	Y0, Y1	H'00000000	Undefined
	A0G, A1G	H'00	Undefined

Note: X is an undefined value.

The emulator's user system interface is provided with pull-up resistors and a buffer, causing the signals to be delayed slightly. Also, the pull-up resistors will change high-impedance signals to high-level signals. Adjust the user system hardware accordingly. Refer to section 4, User System Interface.

The emulator for the SH7060 can use an operating frequency of 60 MHz or lower. Note, however, that the emulator cannot use an operating frequency higher than 60 MHz. If the operating frequency is set to higher than 60 MHz, correct emulation cannot be guaranteed.

Section 3 SH7060 Function Support

The SH7060 has ten operating modes. The emulator does not support operating modes F0, F1, F2, F3, and F7. This section describes how the emulator supports the SH7060 functions.

Note: The crystal oscillator connected to the crystal oscillator terminals X0 and X1 on the EV-chip board is connected to the oscillator on the EV-chip board to perform clock oscillation. This clock source is input to the EXTAL pin of the SH7060. Note that the crystal oscillator cannot be directly connected to the EXTAL and XTAL pins of the SH7060.

3.1 Operating Mode Setting

The emulator can select the operating mode and the bus width in the CS0 area. The operating mode is set by the MODE command.

Each SH7060 operating mode can be set by mode setting pins (FWE and MD0 to MD2) as shown in table 3.1. In the emulator, two methods for specifying the operating mode are used: one is the E8000 mode in which the desired operating mode can be set regardless of the setting of the mode setting pins on the user system, and the other is the user mode in which the operating mode is determined by the setting of the mode setting pins on the user system. For details, refer to section 7.2.27, MODE. When the user system is not connected, the E8000 mode is automatically selected. The emulator can also read the mode setting pin status of the user system in E8000 mode without affecting the emulator SH7060 operating mode.

Table 3.1 SH7060 Operating Mode

Operating Mode	Mode Name	Pin Setting							Internal ROM	CS0 Bus Width (Bits)
		FWE	MD5	MD4	MD3	MD2	MD1	MD0		
0	Single chip mode	0	Used to select the clock operating mode			0	0	0	Enabled	—
1	MCU mode 1	0				0	0	1	Enabled	8/16/32
2	MCU mode 2	0				0	1	0	Disabled	32
3	MCU mode 3	0				0	1	1	Disabled	16
4	MCU mode 4	0				1	0	0	Disabled	8
F0	User program mode (single chip)	1				0	0	0	Enabled	—
F1	User program mode	1				0	0	1	Enabled	8/16/32
F2	Boot mode (single chip)	1				0	1	0	Enabled	—
F3	Boot mode	1				0	1	1	Enabled	8/16/32
F7	PROM mode (writer mode)	0 or 1				1	1	1	Enabled	—
Other than the above	Reserved (must not be set)								—	—

- Notes:
1. An operating mode specified using the MODE command will be valid only after the emulator is re-initiated. Therefore, the emulator must be reset after specifying an operating mode. At this time, emulator specifications such as emulation memory attributes and breakpoint settings will not be saved.
 2. This emulator does not support operating modes F0, F1, F2, F3, and F7.

Table 3.2 Clock Operating Mode Setting

Mode No.	Pin Setting			Clock Input/ Output		Initial Value Compared with Clock (When Input Clock is 1)									
	MD5	MD4	MD3	Supply Source	Output	PLL Circuit 1	PLL Circuit 2	Initial State of CKIO Pin	Initial State of CK Pin	CKM	CKP	CKE	CKIO	CK	
0	0	0	0	EXTAL or	CKIO or CK	ON (×2)	ON (×2)	Output	Output	×1	×1	×1	×2	×1	
1	0	0	1	crystal oscillator						×4	×2	×2	×2	×2	
2	0	1	0			ON (×1)	ON (×4)	Output	Output	×1	×1	×1	×4	×1	
3	0	1	1								×4	×2	×4	×4	×2
4	1	0	0				OFF	ON (×4)	Hi-Z	Output	×1	×1	×1	×4	×1
5	1	0	1								×4	×2	×2	×4	×2
6	1	1	0	CKIO	CK	ON (×2)	OFF	Input	Output	×2	×1	×1	×1	×1	
7	1	1	1			ON (×1)				×1	×1	×1	×1	×1	

In the emulator, the operating mode previously set is saved in the configuration file on the flash memory of the E8000 station. At initialization, the emulator initiates the system with the operating mode or clock mode specified with the MODE command.

Note: When the clock operating mode is switched to modes 6 or 7 from modes 0 to 5, be sure to turn the power of the E8000 station off and on to avoid collision between the CKIO output and the CKIO input from the user system. In clock operating modes 6 or 7, if the user power supply is turned off, turn off the power supply of the E8000 station and turn it back on with the user power system.

3.2 Memory Space

The SH7060 has a 4-Gbyte memory space in its architecture. Standard emulation memory (4 Mbytes) can be set in 1-Mbyte or 256-kbyte units to the memory space. Areas that are not set as emulation memory are set as user system memory. For details, refer to section 7.2.25, MAP.

- U: User system memory
- S: Standard emulation memory

The area which is set as standard emulation memory can be independently specified as a write-protected area or an access-prohibited (guarded memory) area. In addition, a write-protected area or an access-prohibited (guarded memory) area can each be allocated to the user system memory in 1-Mbyte units.

- W: Write-protected
- G: Access-prohibited (guarded)

The above attribute settings are valid in the external memory area only; they are invalid in the internal ROM, internal X-RAM and Y-RAM (referred to as internal RAM), and internal I/O area.

3.2.1 Internal ROM Area

The emulator includes substitute RAM for the SH7060 internal ROM. The substitute RAM is accessed if an attempt is made to access the internal ROM, regardless of the MAP command attribute settings.

In addition, the internal ROM area access differs between user program execution and the emulator commands.

- Access in user program execution: Read only, write disabled (user program execution is terminated if attempted.)
- Access with the emulation command: Read/write enabled

Therefore, the internal ROM contents can be changed or an object program can be loaded using commands such as MEMORY and LOAD, but they cannot be rewritten from the user program. If this is attempted, the user program execution is terminated.

The internal ROM area is accessed in one state.

3.2.2 Internal RAM (X-RAM, Y-RAM) Area

The emulator uses the internal RAM of the SH7060. The internal RAM can be accessed both with the user program and with the emulator command in one state.

3.2.3 Internal I/O Area

If an attempt is made to access the internal I/O area, the internal I/O area in the SH7060 installed in the emulator is accessed regardless of the memory attribute set with the MAP command. In addition, the user program is not terminated even if the internal I/O area is written to or accessed by the user program while the attribute setting is write-protected (attribute W) or access prohibited (attribute G). To break the user program when the internal I/O area is written to or accessed, use the BREAK_CONDITION_UBC1,2,3,4 or BREAK_CONDITION_A,B,C commands.

The internal I/O area can be read from or written to by the user program or with emulator commands. When writing to the internal I/O area with an emulator command (MEMORY command), the following warning message is displayed and the emulator starts writing without verifying.

```
*** 86: INTERNAL AREA
```

3.2.4 External Memory Area

The SH7060 external memory area can be set with all memory attributes that the emulator supports. Memory corresponding to the allocated attributes can be accessed by the user program or with emulator commands.

The emulator controls memory areas in memory block units as shown in tables 3.3 and 3.4. The user system memory and the emulation memory in the emulator cannot be allocated in the same block.

Table 3.3 Memory Blocks in Extended Mode without ROM

Register	Bit	Capacity	Address	Space Type	Memory Type
EMRA	SB0	256 kbytes	H'00000000-H'0003FFFF	CS0	Normal space/ burst ROM/ multiplexed I/O space
		256 kbytes	H'80000000-H'8003FFFF		
	SB1	256 kbytes	H'00040000-H'0007FFFF		
		256 kbytes	H'80040000-H'8007FFFF		
	SB2	256 kbytes	H'00080000-H'000BFFFF		
		256 kbytes	H'80080000-H'800BFFFF		
	SB3	256 kbytes	H'000C0000-H'000FFFFF		
		256 kbytes	H'800C0000-H'800FFFFF		
	SB4	256 kbytes	H'00100000-H'0013FFFF		
		256 kbytes	H'80100000-H'8013FFFF		
	SB5	256 kbytes	H'00140000-H'0017FFFF		
		256 kbytes	H'80140000-H'8017FFFF		
	SB6	256 kbytes	H'00180000-H'001BFFFF		
		256 kbytes	H'80180000-H'801BFFFF		
	SB7	256 kbytes	H'001C0000-H'001FFFFF		
		256 kbytes	H'801C0000-H'801FFFFF		
	SB8	—	—		
		—	—		
	SB9	2 Mbytes	H'00200000-H'003FFFFF		
		2 Mbytes	H'80200000-H'803FFFFF		
	SB10	2 Mbytes	H'00400000-H'005FFFFF		
		2 Mbytes	H'80400000-H'805FFFFF		
	SB11	2 Mbytes	H'00600000-H'007FFFFF		
		2 Mbytes	H'80600000-H'807FFFFF		
	SB12	2 Mbytes	H'00800000-H'009FFFFF		
		2 Mbytes	H'80800000-H'809FFFFF		
	SB13	2 Mbytes	H'00A00000-H'00BFFFFF		
		2 Mbytes	H'80A00000-H'80BFFFFF		
	SB14	2 Mbytes	H'00C00000-H'00DFFFFF		
		2 Mbytes	H'80C00000-H'80DFFFFF		
	SB15	2 Mbytes	H'00E00000-H'00FFFFFF		
		2 Mbytes	H'80E00000-H'80FFFFFF		

Table 3.3 Memory Blocks in Extended Mode without ROM (cont)

Register	Bit	Capacity	Address	Space Type	Memory Type
EMRB	LBB0	—	—	CS0	Normal space/ burst ROM/ multiplexed I/O space
		—	—		
LBB1	16 Mbytes	H'01000000-H'01FFFFFF	H'81000000-H'81FFFFFF	CS1	Normal space/ burst ROM/ multiplexed I/O space
		H'81000000-H'81FFFFFF			
LBB2	16 Mbytes	H'02000000-H'02FFFFFF	H'82000000-H'82FFFFFF	CS1	Normal space/ burst ROM/ multiplexed I/O space
		H'82000000-H'82FFFFFF			
LBB3	16 Mbytes	H'03000000-H'03FFFFFF	H'83000000-H'83FFFFFF	CS1	Normal space/ burst ROM/ multiplexed I/O space
		H'83000000-H'83FFFFFF			
LBB4	16 Mbytes	H'04000000-H'04FFFFFF	H'84000000-H'84FFFFFF	CS1	Normal space/ burst ROM/ multiplexed I/O space
		H'84000000-H'84FFFFFF			
LBB5	16 Mbytes	H'05000000-H'05FFFFFF	H'85000000-H'85FFFFFF	CS1	Normal space/ burst ROM/ multiplexed I/O space
		H'85000000-H'85FFFFFF			
LBB6	16 Mbytes	H'06000000-H'06FFFFFF	H'86000000-H'86FFFFFF	CS1	Normal space/ burst ROM/ multiplexed I/O space
		H'86000000-H'86FFFFFF			
LBB7	16 Mbytes	H'07000000-H'07FFFFFF	H'87000000-H'87FFFFFF	CS1	Normal space/ burst ROM/ multiplexed I/O space
		H'87000000-H'87FFFFFF			
LBB8	16 Mbytes	H'08000000-H'08FFFFFF	H'88000000-H'88FFFFFF	CS2	Normal space/ burst ROM/ multiplexed I/O space
		H'88000000-H'88FFFFFF			
LBB9	16 Mbytes	H'09000000-H'09FFFFFF	H'89000000-H'89FFFFFF	CS2	Normal space/ burst ROM/ multiplexed I/O space
		H'89000000-H'89FFFFFF			
LBB10	16 Mbytes	H'0A000000-H'0AFFFFFF	H'8A000000-H'8AFFFFFF	CS2	Normal space/ burst ROM/ multiplexed I/O space
		H'8A000000-H'8AFFFFFF			
LBB11	16 Mbytes	H'0B000000-H'0BFFFFFF	H'8B000000-H'8BFFFFFF	CS2	Normal space/ burst ROM/ multiplexed I/O space
		H'8B000000-H'8BFFFFFF			
LBB12	16 Mbytes	H'0C000000-H'0CFFFFFF	H'8C000000-H'8CFFFFFF	CS3	Normal space/ burst ROM/ multiplexed I/O space
		H'8C000000-H'8CFFFFFF			
LBB13	16 Mbytes	H'0D000000-H'0DFFFFFF	H'8D000000-H'8DFFFFFF	CS3	Normal space/ burst ROM/ multiplexed I/O space
		H'8D000000-H'8DFFFFFF			
LBB14	16 Mbytes	H'0E000000-H'0EFFFFFF	H'8E000000-H'8EFFFFFF	CS3	Normal space/ burst ROM/ multiplexed I/O space
		H'8E000000-H'8EFFFFFF			
LBB15	16 Mbytes	H'0F000000-H'0FFFFFFF	H'8F000000-H'8FFFFFFF	CS3	Normal space/ burst ROM/ multiplexed I/O space
		H'8F000000-H'8FFFFFFF			

Table 3.3 Memory Blocks in Extended Mode without ROM (cont)

Register	Bit	Capacity	Address	Space Type	Memory Type
EMRC	LBC0	16 Mbytes	H'10000000-H'10FFFFFF	CS8	Normal space/ burst ROM/ multiplexed I/O space
		16 Mbytes	H'90000000-H'90FFFFFF		
LBC1	LBC1	16 Mbytes	H'11000000-H'11FFFFFF		
		16 Mbytes	H'91000000-H'91FFFFFF		
LBC2	LBC2	16 Mbytes	H'12000000-H'12FFFFFF		
		16 Mbytes	H'92000000-H'92FFFFFF		
LBC3	LBC3	16 Mbytes	H'13000000-H'13FFFFFF		
		16 Mbytes	H'93000000-H'93FFFFFF		
LBC4	LBC4	16 Mbytes	H'14000000-H'14FFFFFF	CS9	Normal space/ burst ROM/ multiplexed I/O space
		16 Mbytes	H'94000000-H'94FFFFFF		
LBC5	LBC5	16 Mbytes	H'15000000-H'15FFFFFF		
		16 Mbytes	H'95000000-H'95FFFFFF		
LBC6	LBC6	16 Mbytes	H'16000000-H'16FFFFFF		
		16 Mbytes	H'96000000-H'96FFFFFF		
LBC7	LBC7	16 Mbytes	H'17000000-H'17FFFFFF		
		16 Mbytes	H'97000000-H'97FFFFFF		
LBC8	LBC8	16 Mbytes	H'18000000-H'18FFFFFF	CS6	Normal space/ peripheral device space
		16 Mbytes	H'98000000-H'98FFFFFF		
LBC9	LBC9	16 Mbytes	H'19000000-H'19FFFFFF		
		16 Mbytes	H'99000000-H'99FFFFFF		
LBC10	LBC10	16 Mbytes	H'1A000000-H'1AFFFFFF		
		16 Mbytes	H'9A000000-H'9AFFFFFF		
LBC11	LBC11	16 Mbytes	H'1B000000-H'1BFFFFFF		
		16 Mbytes	H'9B000000-H'9BFFFFFF		
LBC12	LBC12	16 Mbytes	H'1C000000-H'1CFFFFFF	CS7	Normal space/ peripheral device space
		16 Mbytes	H'9C000000-H'9CFFFFFF		
LBC13	LBC13	16 Mbytes	H'1D000000-H'1DFFFFFF		
		16 Mbytes	H'9D000000-H'9DFFFFFF		
LBC14	LBC14	16 Mbytes	H'1E000000-H'1EFFFFFF		
		16 Mbytes	H'9E000000-H'9EFFFFFF		
LBC15	LBC15	16 Mbytes	H'1F000000-H'1FFFFFFF		
		16 Mbytes	H'9F000000-H'9FFFFFFF		

Table 3.3 Memory Blocks in Extended Mode without ROM (cont)

Register	Bit	Capacity	Address	Space Type	Memory Type
EMRD	LBD0	16 Mbytes	H'40000000-H'40FFFFFF	CS4	DRAM/ synchronous DRAM
		16 Mbytes	H'C0000000-H'C0FFFFFF		
	LBD1	16 Mbytes	H'41000000-H'41FFFFFF		
		16 Mbytes	H'C1000000-H'C1FFFFFF		
	LBD2	16 Mbytes	H'42000000-H'42FFFFFF		
		16 Mbytes	H'C2000000-H'C2FFFFFF		
	LBD3	16 Mbytes	H'43000000-H'43FFFFFF		
		16 Mbytes	H'C3000000-H'C3FFFFFF		
	LBD4	16 Mbytes	H'44000000-H'44FFFFFF	CS5	DRAM/ synchronous DRAM
		16 Mbytes	H'C4000000-H'C4FFFFFF		
	LBD5	16 Mbytes	H'45000000-H'45FFFFFF		
		16 Mbytes	H'C5000000-H'C5FFFFFF		
	LBD6	16 Mbytes	H'46000000-H'46FFFFFF		
		16 Mbytes	H'C6000000-H'C6FFFFFF		
	LBD7	16 Mbytes	H'47000000-H'47FFFFFF		
		16 Mbytes	H'C7000000-H'C7FFFFFF		
	LBD8	16 Mbytes	H'48000000-H'48FFFFFF	CS10	DRAM/ synchronous DRAM
		16 Mbytes	H'C8000000-H'C8FFFFFF		
	LBD9	16 Mbytes	H'49000000-H'49FFFFFF		
		16 Mbytes	H'C9000000-H'C9FFFFFF		
	LBD10	16 Mbytes	H'4A000000-H'4AFFFFFF		
		16 Mbytes	H'CA000000-H'CAFFFFFF		
	LBD11	16 Mbytes	H'4B000000-H'4BFFFFFF		
		16 Mbytes	H'CB000000-H'CBFFFFFF		
	LBD12	16 Mbytes	H'4C000000-H'4CFFFFFF	CS11	DRAM/ synchronous DRAM
		16 Mbytes	H'CC000000-H'CCFFFFFF		
	LBD13	16 Mbytes	H'4D000000-H'4DFFFFFF		
		16 Mbytes	H'CD000000-H'CDFFFFFF		
	LBD14	16 Mbytes	H'4E000000- H'4EFFFFFF		
		16 Mbytes	H'CE000000-H'CEFFFFFF		
	LBD15	16 Mbytes	H'4F000000-H'4FFFFFFF		
		16 Mbytes	H'CF000000-H'CFFFFFFF		

Table 3.4 Memory Blocks in Extended Mode with ROM

Register	Bit	Capacity	Address	Space Type	Memory Type
—	—	16 Mbytes	H'00000000-H'00FFFFFF	—	Internal ROM
		16 Mbytes	H'80000000-H'80FFFFFF		
EMRA	SB0	256 kbytes	H'01000000-H'0103FFFF	CS0	Normal space/ burst ROM/ multiplexed I/O space
		256 kbytes	H'81000000-H'8103FFFF		
	SB1	256 kbytes	H'01040000-H'0107FFFF		
		256 kbytes	H'81040000-H'8107FFFF		
	SB2	256 kbytes	H'01080000-H'010BFFFF		
		256 kbytes	H'81080000-H'810BFFFF		
	SB3	256 kbytes	H'010C0000-H'010FFFFFFF		
		256 kbytes	H'810C0000-H'810FFFFFFF		
	SB4	256 kbytes	H'01100000-H'0113FFFF		
		256 kbytes	H'81100000-H'8113FFFF		
	SB5	256 kbytes	H'01140000-H'0117FFFF		
		256 kbytes	H'81140000-H'8117FFFF		
	SB6	256 kbytes	H'01180000-H'011BFFFF		
		256 kbytes	H'81180000-H'811BFFFF		
	SB7	256 kbytes	H'011C0000-H'011FFFFFFF		
		256 kbytes	H'811C0000-H'811FFFFFFF		
	SB8	—	—		
		—	—		
	SB9	2 Mbytes	H'01200000-H'013FFFFFFF		
		2 Mbytes	H'81200000-H'813FFFFFFF		
	SB10	2 Mbytes	H'01400000-H'015FFFFFFF		
		2 Mbytes	H'81400000-H'815FFFFFFF		
	SB11	2 Mbytes	H'01600000-H'017FFFFFFF		
		2 Mbytes	H'81600000-H'817FFFFFFF		
	SB12	2 Mbytes	H'01800000-H'019FFFFFFF		
		2 Mbytes	H'81800000-H'819FFFFFFF		
	SB13	2 Mbytes	H'01A00000-H'01BFFFFFFF		
		2 Mbytes	H'81A00000-H'81BFFFFFFF		
	SB14	2 Mbytes	H'01C00000-H'01DFFFFFFF		
		2 Mbytes	H'81C00000-H'81DFFFFFFF		
	SB15	2 Mbytes	H'01E00000-H'01FFFFFFF		
		2 Mbytes	H'81E00000-H'81FFFFFFF		

Table 3.4 Memory Blocks in Extended Mode with ROM (cont)

Register	Bit	Capacity	Address	Space Type	Memory Type
EMRB	LBB0	—	—	CS0	Normal space/ burst ROM/ multiplexed I/O space
	LBB1	—	—		
LBB2	16 Mbytes	H'02000000-H'02FFFFFF	LBB3	CS1	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'82000000-H'82FFFFFF			
LBB3	16 Mbytes	H'03000000-H'03FFFFFF	LBB4	CS2	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'83000000-H'83FFFFFF			
LBB4	16 Mbytes	H'04000000-H'04FFFFFF	LBB5	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'84000000-H'84FFFFFF			
LBB5	16 Mbytes	H'05000000-H'05FFFFFF	LBB6	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'85000000-H'85FFFFFF			
LBB6	16 Mbytes	H'06000000-H'06FFFFFF	LBB7	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'86000000-H'86FFFFFF			
LBB7	16 Mbytes	H'07000000-H'07FFFFFF	LBB8	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'87000000-H'87FFFFFF			
LBB8	16 Mbytes	H'08000000-H'08FFFFFF	LBB9	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'88000000-H'88FFFFFF			
LBB9	16 Mbytes	H'09000000-H'09FFFFFF	LBB10	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'89000000-H'89FFFFFF			
LBB10	16 Mbytes	H'0A000000-H'0AFFFFFF	LBB11	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'8A000000-H'8AFFFFFF			
LBB11	16 Mbytes	H'0B000000-H'0BFFFFFF	LBB12	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'8B000000-H'8BFFFFFF			
LBB12	16 Mbytes	H'0C000000-H'0CFFFFFF	LBB13	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'8C000000-H'8CFFFFFF			
LBB13	16 Mbytes	H'0D000000-H'0DFFFFFF	LBB14	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'8D000000-H'8DFFFFFF			
LBB14	16 Mbytes	H'0E000000-H'0EFFFFFF	LBB15	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'8E000000-H'8EFFFFFF			
LBB15	16 Mbytes	H'0F000000-H'0FFFFFFF	LBB15	CS3	Normal space/ burst ROM/ multiplexed I/O space
	16 Mbytes	H'8F000000-H'8FFFFFFF			

Table 3.4 Memory Blocks in Extended Mode with ROM (cont)

Register	Bit	Capacity	Address	Space Type	Memory Type
EMRC	LBC0	16 Mbytes	H'10000000-H'10FFFFFF	CS8	Normal space/ burst ROM/ multiplexed I/O space
		16 Mbytes	H'90000000-H'90FFFFFF		
LBC1	LBC1	16 Mbytes	H'11000000-H'11FFFFFF		
		16 Mbytes	H'91000000-H'91FFFFFF		
LBC2	LBC2	16 Mbytes	H'12000000-H'12FFFFFF		
		16 Mbytes	H'92000000-H'92FFFFFF		
LBC3	LBC3	16 Mbytes	H'13000000-H'13FFFFFF		
		16 Mbytes	H'93000000-H'93FFFFFF		
LBC4	LBC4	16 Mbytes	H'14000000-H'14FFFFFF	CS9	Normal space/ burst ROM/ multiplexed I/O space
		16 Mbytes	H'94000000-H'94FFFFFF		
LBC5	LBC5	16 Mbytes	H'15000000-H'15FFFFFF		
		16 Mbytes	H'95000000-H'95FFFFFF		
LBC6	LBC6	16 Mbytes	H'16000000-H'16FFFFFF		
		16 Mbytes	H'96000000-H'96FFFFFF		
LBC7	LBC7	16 Mbytes	H'17000000-H'17FFFFFF		
		16 Mbytes	H'97000000-H'97FFFFFF		
LBC8	LBC8	16 Mbytes	H'18000000-H'18FFFFFF	CS6	Normal space/ peripheral device space
		16 Mbytes	H'98000000-H'98FFFFFF		
LBC9	LBC9	16 Mbytes	H'19000000-H'19FFFFFF		
		16 Mbytes	H'99000000-H'99FFFFFF		
LBC10	LBC10	16 Mbytes	H'1A000000-H'1AFFFFFF		
		16 Mbytes	H'9A000000-H'9AFFFFFF		
LBC11	LBC11	16 Mbytes	H'1B000000-H'1BFFFFFF		
		16 Mbytes	H'9B000000-H'9BFFFFFF		
LBC12	LBC12	16 Mbytes	H'1C000000-H'1CFFFFFF	CS7	Normal space/ peripheral device space
		16 Mbytes	H'9C000000-H'9CFFFFFF		
LBC13	LBC13	16 Mbytes	H'1D000000-H'1DFFFFFF		
		16 Mbytes	H'9D000000-H'9DFFFFFF		
LBC14	LBC14	16 Mbytes	H'1E000000-H'1EFFFFFF		
		16 Mbytes	H'9E000000-H'9EFFFFFF		
LBC15	LBC15	16 Mbytes	H'1F000000-H'1FFFFFFF		
		16 Mbytes	H'9F000000-H'9FFFFFFF		

Table 3.4 Memory Blocks in Extended Mode with ROM (cont)

Register	Bit	Capacity	Address	Space Type	Memory Type
EMRD	LBD0	16 Mbytes	H'40000000-H'40FFFFFF	CS4	DRAM/ synchronous DRAM
		16 Mbytes	H'C0000000-H'C0FFFFFF		
	LBD1	16 Mbytes	H'41000000-H'41FFFFFF		
		16 Mbytes	H'C1000000-H'C1FFFFFF		
	LBD2	16 Mbytes	H'42000000-H'42FFFFFF		
		16 Mbytes	H'C2000000-H'C2FFFFFF		
	LBD3	16 Mbytes	H'43000000-H'43FFFFFF		
		16 Mbytes	H'C3000000-H'C3FFFFFF		
	LBD4	16 Mbytes	H'44000000-H'44FFFFFF	CS5	DRAM/ synchronous DRAM
		16 Mbytes	H'C4000000-H'C4FFFFFF		
	LBD5	16 Mbytes	H'45000000-H'45FFFFFF		
		16 Mbytes	H'C5000000-H'C5FFFFFF		
	LBD6	16 Mbytes	H'46000000-H'46FFFFFF		
		16 Mbytes	H'C6000000-H'C6FFFFFF		
	LBD7	16 Mbytes	H'47000000-H'47FFFFFF		
		16 Mbytes	H'C7000000-H'C7FFFFFF		
	LBD8	16 Mbytes	H'48000000-H'48FFFFFF	CS10	DRAM/ synchronous DRAM
		16 Mbytes	H'C8000000-H'C8FFFFFF		
	LBD9	16 Mbytes	H'49000000-H'49FFFFFF		
		16 Mbytes	H'C9000000-H'C9FFFFFF		
	LBD10	16 Mbytes	H'4A000000-H'4AFFFFFF		
		16 Mbytes	H'CA000000-H'CAFFFFFF		
	LBD11	16 Mbytes	H'4B000000-H'4BFFFFFF		
		16 Mbytes	H'CB000000-H'CBFFFFFF		
	LBD12	16 Mbytes	H'4C000000-H'4CFFFFFF	CS11	DRAM/ synchronous DRAM
		16 Mbytes	H'CC000000-H'CCFFFFFF		
	LBD13	16 Mbytes	H'4D000000-H'4DFFFFFF		
		16 Mbytes	H'CD000000-H'CDFFFFFF		
	LBD14	16 Mbytes	H'4E000000-H'4EFFFFFF		
		16 Mbytes	H'CE000000-H'CEFFFFFF		
	LBD15	16 Mbytes	H'4F000000-H'4FFFFFFF		
		16 Mbytes	H'CF000000-H'CFFFFFFF		

3.3 Low Power-consumption Mode (Sleep, Software Standby, and Hardware Standby)

For reduced power consumption, the SH7060 has sleep, software standby, and hardware standby modes.

3.3.1 Hardware Standby Mode

The hardware standby mode is switched by low-level signal input to the HSTBY pin. However, since the HSTBY signal from the user system is not input to the SH7060 in the emulator, the emulator does not support this mode.

3.3.2 Sleep and Software Standby Modes

The sleep and software standby modes are switched using the SLEEP instruction. These modes can be cleared with either the normal clearing function or with the break condition satisfaction (including (BREAK) or (CTRL) + C key input), and the program breaks.

Trace information is not acquired in these modes.

- Notes:**
- 1. When restarting after a break, the user program will restart at the instruction following the SLEEP instruction.**
 - 2. During sleep mode, if the user accesses or modifies the internal RAM in parallel mode, the sleep mode is cleared and the user program execution continues from the instruction following the SLEEP instruction.**

3.4 Interrupts

During emulation, the user can interrupt the SH7060. If an interrupt occurs while the emulator is waiting for command input, whether the interrupt is enabled or disabled can be selected.

When Interrupts Are Not Processed: Generally, interrupts are not processed in command input wait state. However, if an edge sensitive internal or external interrupt occurs while the emulator is waiting for command input, the emulator latches the interrupt and executes the interrupt processing routine when the GO command is entered.

When Interrupts Are Processed: Interrupts can be processed in command input wait state by using the BACKGROUND_INTERRUPT command. A loop program is executed in the background in command input wait state, and when an interrupt occurs, the processing for the interrupt starts. For details, refer to section 7.2.5, BACKGROUND_INTERRUPT.

- Notes:**
- 1. The loop program specified by the BACKGROUND_INTERRUPT command must be stored in the internal RAM area.**
 - 2. In interrupt processing, hardware break, software break, and access to the write-protected area or guarded area are detected and a break occurs.**
 - 3. Information on interrupt processing cannot be traced.**

3.5 Control Input Signals (RES, BREQ)

The SH7060 control input signals are RES and BREQ. The RES signal is valid only when emulation has been started with the GO command. The BREQ signal is valid during execution with either the MEMORY command, GO command, STEP command, or STEP_OVER command. Therefore, while the emulator is waiting for command input, the user cannot input RES or BREQ signal to the SH7060.

The BREQ signal will not be input to the SH7060 during user program execution when the BREQ signal is masked, that is the option BREQ = D is specified, using the EXECUTION_MODE command.

The BREQ signal interrupt processing can be performed in command input wait state, by using the BACKGROUND_INTERRUPT command (described in section 3.4, Interrupts). A loop program is executed in the background in command input wait state, and when an interrupt occurs, the processing for the interrupt starts.

3.6 Watchdog Timer (WDT)

The WDT only operates during emulation (GO or STEP command execution), and does not operate when the emulator is waiting for command input. The timer count stops at a break and restarts when emulation is resumed.

3.7 Timer Pulse Unit (TPU), Motor Management Timer (MMT), and Compare Match Timer (CMT)

The TPU, MMT, and CMT operate during the command input wait state as well as during emulation. Even after the user program has stopped, when a break condition is satisfied after the user program has been started with a GO command, the TPU, MMT, and CMT continue to operate. Therefore, the timer pins are valid even when user program execution has stopped. The user can rewrite the timer registers with the MEMORY command.

3.8 Serial Communication Interface (SCI)

The serial communication interface signals are connected to the user system directly from the SH7060 on the EV-chip board. Therefore, like the timers, the interface is valid during the command input wait state as well as emulation. For example, when data is written to the transmit data register (TDR) using the MEMORY command, after the serial communication interface output has been prepared, data is output to the TxD pin.

3.9 DMA Controller (DMA)

The DMA operates during the command input wait state as well as during emulation. When a transfer is requested, the DMA executes a DMA transfer.

3.10 Bus State Controller

The SH7060 wait state controller has a programmable wait mode and a WAIT pin input mode. The programmable wait mode is valid when the emulation memory or user external memory is accessed, but input to the user WAIT pin is only valid when user external memory is accessed.

3.11 User Break Controller (UBC)

The SH7060 UBC operates only during emulation.

3.12 I/O Port

The SH7060 I/O port can also be used as peripheral module input/output pins or as an address/data bus. It is specified as I/O port pins according to the operating mode or internal register settings. The I/O port pins are also valid in the emulator command input wait state or during emulation.

The I/O port pins can be read from and written to by using the MEMORY command.

3.13 PVcc

This emulator determines and switches the input voltage level of PVcc.

- (1) When $PV_{cc} \leq 4.4$ V: 3.3 V is applied.
- (2) When $PV_{cc} > 4.4$ V: 5.0 V is applied.

3.14 A/D Converter and D/A Converter

Analog input pins and analog output pins are directly connected to the user system from the SH7060 installed on the EV-chip board. Therefore, these pins are valid in the emulator command input wait state as well as during emulation.

The A/D converter and D/A converter have AVcc, AVss, and ADTRG pins as well as the analog input pins and analog output pins. Because these converters operate with an independent power supply, connect AVcc (the power supply pin) to the A/D and D/A converter power supplies on the user system. I/O port pins are also valid in the emulator command input wait state or during emulation.

- Notes:**
1. **When not using the A/D converter, connect AVcc to Vcc.**
 2. **Because the user system interface cable, printed circuit boards, and protective circuits are connected between the SH7060 and the user system in the emulator pod, the conversion precision is lower than that of the SH7060. At final debugging of the user system using the A/D converter, use the actual SH7060-series F-ZTAT microcomputer chip.**

Section 4 User System Interface

The emulator is connected to the user system with the EV-chip board. Probe signal trace and break can be enabled by connecting four external probes to the user system.

The trigger output probe can output a low-level pulse as an oscilloscope trigger signal. For details, refer to section 1.8, Trigger Output.

User System Interface Circuits: The circuits that interface the SH7060 in the emulator to the user system include buffers and resistors, as described below. When connecting the emulator to a user system, adjust the user system hardware compensating for FANIN, FANOUT, and propagation delays.

When the MCU is used with the emulator, the AC timing of the MCU is different from the original AC timing. The values are shown in table 4.1.

Note: The values with the emulator connected, in table 4.1, are measurements for reference but are not guaranteed values.

Table 4.1 Bus Timing

Item	MCU Specifications (ns)	Values with Emulator Connected (ns)
tAD	25 (max.)	9.8
tBSD	25 (max.)	11.7
tCSD	25 (max.)	11.4
tWSD	25 (max.)	10.1
tRSD	25 (max.)	9.6
tWDD	25 (max.)	9.8
tRDS	25 (min.)	30.6

Adjust the hardware by taking the above into account. The basic bus cycle (two states) is shown in figure 4.1. The user system interface circuits connected to the user system are shown in figure 4.2.




Figure 4.1 Basic Bus Cycle




Figure 4.2 User System Interface Circuits




Figure 4.2 User System Interface Circuits (cont)




Figure 4.2 User System Interface Circuits (cont)




Figure 4.2 User System Interface Circuits (cont)

Section 5 Troubleshooting

The emulator internal system test checks the emulator's internal RAM and registers at power-on and at system program initiation.

5.1 Internal System Test

Internal System Test at Power-On: The emulator checks its internal RAM and registers at power-on. While tests are in progress, the following messages are displayed:

```
E8000 MONITOR (HS8000EST02SR) Vm.n
Copyright (C) Hitachi, Ltd. 1995
Licensed Material of Hitachi, Ltd.
```

(a)

```
TESTING
RAM 0123
```

(b)

```
START E8000
S : START E8000
F : FLASH MEMORY TOOL
L : SET LAN PARAMETER
T : START DIAGNOSTIC TEST
(S/F/L/T) ?
```

(c)

(a) Emulator monitor start message

(b) Internal RAM and registers are being tested.

— A number from 0 to 3 is displayed as each of the four internal RAM blocks has been tested. If an error occurs, the address, write data, and read data are displayed as follows:

```
** RAM ERROR ADDR=xxxxxxxx W-DATA=xxxxxxxx R-DATA=xxxxxxxx
```

— After RAM testing is completed, the registers are tested. No data will be displayed if an error does not occur. If an error occurs, the following message is displayed:

```
*** xxxx REGISTER ERROR W-DATA=xx R-DATA=xx
```

xxxx: Name of emulator internal register where an error occurs

(c) The emulator monitor is in command input wait state.

Note: Operation continues if an error occurs in step (b), but the error should be investigated according to section 5.2, Troubleshooting Procedure, without loading the emulator system program.

Internal System Test at Emulator System Program Initiation: The emulator system program performs internal system tests, mainly on the emulator registers, at its initiation.

```

SH7060 E8000 (HS7060EDD81SF) Vm.n
Copyright (C) Hitachi, LTD. 1998 (a)
Licensed Material of Hitachi, Ltd.

CONFIGURATION FILE LOADING (b)
HARDWARE REGISTER READ/WRITE CHECK (c)
FIRMWARE SYSTEM LOADING (d)
EMULATOR FIRMWARE TEST (e)
** RESET BY E8000 ! (f)
CLOCK = 7.5MHz (f)
MODE = xx (MD5-0=xx) (g)
FAILED AT xxxx (h)
REMAINING EMULATION MEMORY LB=4096KB (i)
:_ (j)

```

- (a) Emulator system program start message. Vm.n indicates the version number.
 (b) Configuration file is being loaded. If an invalid configuration file is assigned, the following message is displayed:

```
*** 54:INVALID CONFIGURATION FILE
```

If no configuration file is contained in the memory, the following message is displayed:

```
*** 55:CONFIGURATION FILE NOT FOUND
```

Reinstall the configuration file.

- (c) The emulator control registers are being checked. If an error occurs, one of the following messages is displayed:

```

*** INVALID DCONT BOARD (i)
*** DEVICE CONTROL BOARD DISCONNECTION (ii)
*** EVACHIP BOARD DISCONNECTION (iii)
*** xxx REGISTER ERROR W-DATA = xxxx R-DATA = xxxx (iv)
*** SHARED RAM ERROR ADDR = xxxxxx W-DATA = xxxxxxxx R-DATA = xxxxxxxx (v)
*** BxTBM ERROR ADDR= xxxxxx W-DATA= xxxxxxxx R-DATA = xxxxxxxx (vi)
*** FIRM RAM ERROR ADDR= xxxxxx W-DATA= xxxxxxxx R-DATA = xxxxxxxx (vii)

```

- (i) Another MCU device control board is connected. Please check the MCU type and install the suitable emulator system program, or change the device control board.
 - (ii) The device control board is disconnected.
 - (iii) The EV-chip board is disconnected.
 - (iv) An error occurred in the register.
 - xxx: Name of emulator internal register where an error occurs
 - B0TRAR, ECT, B0CNR, B0MDCNR, B0MASCR, B0CECR, B1CNR,
 - B1MDCNR, B1MASCR, B1CECR, MAPR0, MAPR1, MAPR2, MAPR3
 - (v) An error occurred in the shared RAM.
 - (vi) An error occurred in the trace buffer memory.
 - (vii) An error occurred in the firm RAM area.
- (d), (e) A program operating in the device control board is being loaded and the device control board is being tested. If an error occurs, the following message is displayed:
- *** INVALID FIRMWARE SYSTEM (i)
 - *** EMULATOR FIRMWARE NOT READY (ii)
 - *** FIRMWARE SYSTEM FILE NOT FOUND (iii)
- (i) Another MCU firmware has been installed. Reinstall the correct emulator system program.
 - (ii) A program operating in the device control board is not operating correctly. Please check that the EV-chip board is connected correctly.
 - (iii) A program operating in the device control board does not exist. An incorrect system program has been registered in the flash memory. Reinstall the system program and restart the emulator.

Note: If the (CTRL) + C keys or (BREAK) key is pressed during testing for the device control board, the test is aborted.

(f) The RES signal is input to the MCU, and the specified clock type is displayed.

Note: (f) is not executed if an error has occurred in step (c), (d), or (e)

(g) The MCU operating mode on the emulator and the status of user system mode selection pins.

(h) MCU pins are being checked. For details, refer to section 7.2.10, CHECK.

Note: (h) is not executed if an error has occurred in step (c), (d), or (e)

(i) The remaining emulation memory size that can be assigned.

(j) The emulator system program is initiated and the command input wait state is entered.

Emulator System Failure: If an invalid exception occurs during emulator monitor or emulator system program execution, the system shuts down. No key input from the key board will be received but the following message is displayed:

```
<exception> PC=xxxxxxx  
*** E8000 SYSTEM DOWN ***
```

If an error occurs, re-execute using another system disk. If an error still occurs, inform a Hitachi sales agency of the error.

5.2 Troubleshooting Procedure

This section provides a troubleshooting Problem Analysis Diagram (PAD, see figure 5.1) to reduce the time taken by troubleshooting.

As you work through the diagram:

- Follow the instructions that request operator assistance or intervention.
- Note that “system defect” means that the emulator station is malfunctioning. Execute the diagnostic program as described in the Diagnostic Program Manual (HS7060TM81HE), and inform a Hitachi sales agency of the test results in detail because a system defect may be caused by a number of reasons.




Figure 5.1 Troubleshooting PAD




Figure 5.1 Troubleshooting PAD (cont)

Section 6 Command Input and Display

6.1 Command Syntax

6.1.1 Command Input Format

The emulator command format is as follows:

<command>Δ<parameter>;<option> (RET)

Δ: Space

(RET): (RET) key

Note that each command can be specified in abbreviated form to reduce keyboard operations.

6.1.2 Help Function

All emulator commands can be displayed by entering the HELP command. Any command input format can be displayed by specifying the command name as a parameter of the HELP command.

- To display all emulator commands
: **HELP (RET)**
<All commands are displayed in their full names and abbreviations>
- To display a command input format
: **HELPΔ<command name> (RET)**
<A command input format is displayed>

In this example, an abbreviation of the command name can be entered as <command name>.

6.1.3 Word Definition

Constants or file names can be entered as command parameters or options. Spaces (Δ) or commas (,) can be inserted between words. Words are described below:

Constants: Numeric constants, character constants, and expression can be used as constants.

- Numeric constants

The following shows numeric constant formats. A radix is entered at the head of a numeric constant.

S'nnnnnnnn

S: Radix of a constant

B: Binary

Q: Octal

D: Decimal

H: Hexadecimal

X: Fixed-point

Default: Value specified with the RADIX command

nnnnnnnn: Value based on the radix (4-byte value maximum)

Example: To indicate 100 in decimal:

D'100

If the radix is omitted, the radix specified with the RADIX command is automatically used.

Example: If the radix is omitted while hexadecimal is specified with the RADIX command, entering 10 means H'10.

- Character constants

Enclosed with single or double quotation marks. If a single or double quotation mark is used as data, add two sequential quotation marks.

Example 1: 'A' = H'41

Example 2: ''' = H'27 (single quotation mark ')

Multiple characters can be included inside the quotation marks within the specified data size as shown below.

Example: 'AB' = H'4142 (2-byte data)

- Expression

An expression can be described using numeric constants, character constants, and operators. As an operator, + (addition) or – (subtraction) can be specified.

Examples: D'10 + H'20
 20 – 4
 –1

File Name: A file name can be specified as a command parameter. The general file name format is as follows:

<drive name>:<file name>.<extension>

6.2 Special Key Input

The emulator supports special key functions to facilitate keyboard operations. In the following description, CTRL + X means pressing the CTRL and X keys simultaneously.

6.2.1 Command Execution and Termination

- Command execution (RET) Enters all characters on that line, regardless of the cursor position, and executes the command.
- Command termination CTRL + C, Terminates command execution. All characters typed so far are lost and the emulator enters (BREAK) command input wait state.

6.2.2 Display Control

- Display stop CTRL + S Suspends display. Resumes display by entering CTRL and Q keys.
- Display restart CTRL + Q Resumes display.

Section 7 Emulation Commands

7.1 Overview

The emulator provides a wide range of functions such as break, trace, and performance analysis. Table 7.1 lists the emulation commands that enable these functions.

Table 7.1 Emulation Commands

Command	Function	Usable/Unusable in Parallel Mode
.<register>	Modifies and displays register contents	Unusable
ABORT	Terminates emulation in parallel mode	Usable
ALIAS	Sets, displays, and cancels aliases	Usable
ASSEMBLE	Assembles program one line each	Unusable
BACKGROUND_INTERRUPT	Sets and displays user interrupts in command input wait state	Unusable
BREAK	Sets, displays, and cancels software breakpoints	Only display function is available
BREAK_CONDITION_A,B,C	Sets, displays, and cancels hardware break conditions	Only display function is available
BREAK_CONDITION_UBC	Sets, displays and cancels hardware break conditions	Only display function is available
BREAK_SEQUENCE	Sets, displays and cancels software sequential break conditions	Only display function is available
CHECK	Tests SH7060 pin status	Unusable
CLOCK	Sets and displays clock	Only display function is available
CONFIGURATION	Saves and restores configuration information, and displays a list	Unusable
CONVERT	Converts data	Usable
DATA_CHANGE	Replaces memory data	Unusable
DATA_SEARCH	Searches for memory data	Unusable
DISASSEMBLE	Disassembles and displays memory contents	Usable
DUMP	Displays memory contents	Usable
END	Cancels parallel mode	Usable
EXECUTION_MODE	Sets and displays execution mode	Unusable
FILL	Writes data to memory	Unusable

Table 7.1 Emulation Commands (cont)

Command	Function	Usable/Unusable in Parallel Mode
GO	Executes realtime emulation	Unusable
HELP	Displays all commands and command format	Usable
HISTORY	Displays all input commands	Usable
ID	Displays the version number of the E8000 system program	Usable
MAP	Specifies and displays memory attribute	Unusable
MEMORY	Displays and modifies memory contents	Usable
MODE	Specifies and displays the SH7060 operating mode	Unusable
MOVE	Transfers memory contents	Unusable
MOVE_TO_RAM	Moves ROM contents to standard emulation memory	Unusable
PERFORMANCE_ANALYSIS	Specifies, cancels, initializes, and displays performance analysis data	Unusable
QUIT	Terminates E8000 system program	Unusable
RADIX	Specifies and displays radix for numeric input	Usable
REGISTER	Displays register contents	Unusable
RESET	Resets SH7060	Unusable
RESULT	Displays execution results	Unusable
STATUS	Displays emulator execution status	Usable
STEP	Performs single-step execution	Unusable
STEP_INFORMATION	Specifies and displays information during single-step execution	Unusable
STEP_OVER	Performs single-step execution except for subroutines	Unusable
TRACE	Displays trace buffer contents	Usable
TRACE_CONDITION_A,B,C	Specifies, displays, and cancels trace acquisition conditions	Usable
TRACE_DISPLAY_MODE	Specifies and displays trace information display mode	Usable
TRACE_MODE	Specifies and displays trace information acquisition mode	Unusable
TRACE_SEARCH	Searches for and displays trace information	Usable

7.2 Emulation Commands

This section provides details of emulation commands in the format shown in figure 7.1.




Figure 7.1 Emulation Command Description Format

Symbols used in the command format have the following meanings:

- []: Parameters enclosed by [] can be omitted.
- (a/b): One of the parameters enclosed by () and separated by /, that is, either a or b must be specified.
- <>: Contents shown in <> are to be specified or displayed.
- ... : The entry specified just before this symbol can be repeated.
- Δ: Indicates a space. Used only for command format description.
- (RET): Pressing the (RET) key.

Although italic and bold characters are used throughout this manual to indicate input, it is not used in the command format parts of these descriptions.

7.2.1 .<register> [<register>] **Modifies and displays register contents**

Command Format

- Modification (direct mode) .<register>[Δ<data>] (RET)
- Modification (interactive mode) .<register> (RET)

<register>: System register, control register, general register, or DSP register to be modified or displayed.

System registers: PC, PR, MACH, MACL

Control registers: SR, GBR, VBR, RS, RE, MOD

General registers: R0, R1, R2, R3, R4, R5, R6, R7, R8,
R9, R10, R11, R12, R13, R14, R15 (SP)

DSP registers: DSR, A0G, A0, A1G, A1, M0, M1, X0, X1, Y0, Y1

<data>: The value to be set in the specified register

Description

- Modification

— Direct mode

Sets the specified value in the specified register. SP can be specified instead of R15. MOD can be specified separately as MS and ME; 16-bit unit each.

: .<register> <data> (RET)

— Interactive mode

If no data is specified on the command line with <register>, register modification is performed in interactive mode. In this case, the emulator displays the current register value and requests its modification. Registers are processed in the following order (and processing can begin at any register):

R0 to R14, R15 (SP), PC, SR, PR, GBR, VBR, MACH, MACL, RS, RE,
MOD, A0G, A0, A1G, A1, M0, M1, X0, X1, Y0, Y1, DSR

Display format for modifying registers in interactive mode is as follows:

```

: .<register> (RET)
  <register> =xxxxxxx ?   YYYYYYYY (RET)
  <register> =xxxxxxx ?   YYYYYYYY (RET)
  .           .           .
  .           .           .

```

yyyyyyy <data>: Inputs the value to be newly set

:: Terminates the command

^: Displays the previous register

Only (RET): Does not modify the register; displays the following one

To display all register contents, use the REGISTER command.

Note

Registers are set as follows at emulator initiation:

R0 to R14	: H'00000000	VBR	: H'00000000
R15 (SP)	: Power-on reset vector value	GBR	: H'00000000
MACH	: H'00000000	MACL	: H'00000000
PC	: Power-on reset vector value	SR	: H'000000F0
PR	: H'00000000	RS, RE	: H'00000000
MOD	: H'00000000	DSR	: H'00000000
A0G, A1G	: H'00	A0, A1, M0, M1,	
		X0, X1, Y0, Y1	: H'00000000

If the SH7060 is reset by the emulator RESET or CLOCK command, registers are set as follows.

R0 to R14	: The value before reset	VBR	: H'00000000
R15 (SP)	: Power-on reset vector value	GBR	: The value before reset
MACH	: The value before reset	MACL	: The value before reset
PC	: Power-on reset vector value	SR	: H'000000F0
PR	: The value before reset	RS, RE	: The value before reset
MOD	: The value before reset	DSR	: H'00000000
A0G, A1G	: The value before reset	A0, A1, M0, M1,	
		X0, X1, Y0, Y1	: The value before reset

Since the reset values of R0 to R14 in the SH7060 are not fixed, the initial values must be set by a program.

Examples

1. To set H'5C60 in PC, H'FFE00 in SP, H'FF in R1, and H'11 in R2, and then display all registers:

```
:.PC 5C60 (RET)
:.SP FFE00 (RET)
:.R1 FF (RET)
:.R2 11 (RET)
:R (RET)
PC=00005C60 SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 000000FF 00000011 00000000 00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000
DSR=00000000:*****--COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
:
```

2. To modify the contents of control registers in interactive mode:

```
:.PC (RET)
PC =00001000 ? 2000 (RET)
SR =000003F3 : ****000000000000****--MQIIII00ST ? 303 (RET)
PR =00000000 ? . (RET)
:
```

7.2.2 ABORT [AB]

Terminates emulation in parallel mode

Command Format

- Termination: ABORT (RET)

Description

- Termination
 - Terminates GO command execution in parallel mode (prompt #), and cancels parallel mode.
 - When GO command execution is terminated by the ABORT command in parallel mode, BREAK KEY is displayed as the termination cause.

Example

To terminate GO command emulation in parallel mode:

```

:GO RESET (RET)
** PC=00001022          (RET)          (To enter parallel mode)
#ABORT (RET)

PC=00005C60 SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 000000FF 00000011 00000000 00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFE00
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
RUN-TIME=D'000H:00M:03S:000409US:120NS
+++BREAK KEY
:

```

7.2.3 ALIAS [ALI]

Sets, displays, and cancels aliases

Command Format

- Setting ALIAS Δ <alias name> Δ <alias definition> (RET)
- Display ALIAS (RET)
- Cancellation ALIAS[Δ]- Δ <alias name> (RET)
 ALIAS[Δ]- (RET)
 <alias name>: Alias definition name
 <alias definition>: Alias definition contents

Description

- Setting
 Sets aliases for commands. Up to 40 aliases can be set. An alias name is defined with up to 16 characters and an alias definition with up to 230 characters.

: ALIAS Δ <alias name> Δ <alias definition> (RET)

- Display
 Displays defined aliases as follows:

: ALIAS (RET)
 <alias name 1>:<alias definition 1>
 <alias name 2>:<alias definition 2>
 <alias name 3>:<alias definition 3>
 : :

- Cancellation
 — Cancels the specified alias.

: ALIAS - Δ <alias name> (RET)

- When no alias name is specified, cancels all aliases.

: ALIAS - (RET)

Note

An alias itself cannot be included in the alias definition contents.

Examples

1. To define the alias name for the command to display the contents of register FRC0H as SHOW_FRC0H:

```
:ALIAS SHOW_FRC0H D 0D000042 @1;B (RET)  
:
```

2. To display all defined aliases:

```
:ALIAS (RET)  
SHOW_FRC0H: D 0D000042 @1;B  
SHOW_FRC0L: D 0D000043 @1;B  
LT: ll test.abs  
:
```

3. To cancel the alias with alias name LT:

```
:ALIAS- LT (RET)  
:
```

7.2.4 ASSEMBLE [A]

Assembles program one line each

Command Format

- Line assembly: ASSEMBLE Δ<address> (RET)
 <address>: The address where the object program is to be written

Description

- Line assembly
 - After displaying the memory contents at the specified address, the emulator enters subcommand input wait state. Line input in subcommand input wait state is assembled into machine code which is written to memory. Assembly is continued until a period (finishing subcommand) is entered. The input and output formats are as follows:

```

: ASSEMBLE <address> (RET)
xxxxxxx <disassemble display>
xxxxxxx ? <subcommand> (RET)
xxxxxxx ? <subcommand> (RET)
:           :           :
(a)                (b)
```

- (a) Address. When an odd address is specified, it is rounded down to an even address.
- (b) Subcommand (Input the contents shown in table 7.2).

When an assembly sentence is input, a space of one character or more must be input at the beginning of the sentence.

The subcommands listed in table 7.2 can be used with the ASSEMBLE command:

Table 7.2 Subcommands for Line Assembly

Subcommand	Description
<assembly language statement>	Assembles the input line (statement) into machine code and writes it to the displayed address.
/[<address 1>[Δ<address 2>]]	Disassembles instructions from <address 1> to <address 2> and displays them. If <address 2> is omitted, the first 16 instructions from <address 1> are displayed. If only a slash (/) is input, the contents from the ASSEMBLE command start address to the current address – 1 are disassembled.
(RET) only	Increments the address (odd address + 1, even address + 2), and re-enters subcommand input wait state.
^	Decrements the address (odd address – 1, even address – 2), and re-enters subcommand input wait state.
.	Terminates the ASSEMBLE command.

— Even if an odd address is specified, machine codes are written to memory. In that case, the following warning message is displayed:

```
*** 82:ODD ADDRESS
```

— Line assembly with this command can be performed only in areas CS0 to CS5 or the internal memory areas.

Example

To perform line assembly from address H'1000:

```
:A 1000 (RET)
00001000          .DATA.W 0000
00001000 ?  MOV R0, R1 (RET)
00001002 ?  ADD R1, R2 (RET)
00001004 ?  JMP @R3   (RET)
00001006      . (RET)
:
```


— When the C option is specified, the following message is displayed to confirm with the user whether to overwrite the existing configuration information in the emulator flash memory.

CONFIGURATION STORE OK (Y/N) ? **(a) (RET)**

- (a) Y: Stores the specifications as configuration information in emulator flash memory. Hereafter, when the emulator is activated, the saved specifications go into effect.
- N: Does not overwrite configuration information. The existing specifications are valid.

— When user interrupts are enabled in command input wait state (E is specified), only commands usable in parallel mode and the BACKGROUND_INTERRUPT command can be executed.

- Display

Displays user interrupt accepting mode in command input wait state and the executing address of the loop program for accepting user interrupts. If a break has occurred during user interrupt processing and the loop program has been stopped, the register values at termination and the cause of termination are displayed in the following format.

```

: BACKGROUND_INTERRUPT (RET)
  USER INTERRUPT=x LOOP PROGRAM ADDRESS=yyyyyyyy          (b)
      .                .                .
      .                .                .
      (Register contents)
      .                .                .
      .                .                .
+++: <cause of termination>                                (c)

```

- (b) x: User interrupt accepting mode
- E: User interrupts are enabled (the loop program is being executed)
- D: User interrupts are disabled (the loop program has been stopped)
- S: A break has occurred during user interrupt processing (the loop program has been stopped)
- yyyyyyyy: Address of loop program for accepting user interrupts
- (c) <cause of termination>: Register values and the cause of termination (listed in table 7.3) at loop program termination (displayed only when S is selected above)

Table 7.3 Causes of BACKGROUND_INTERRUPT Command Termination

Message	Termination Cause
ILLEGAL INSTRUCTION	An illegal instruction was executed.
RESET BY E8000	The emulator terminates program execution with the RESET signal because an error has occurred in the user system.
LOOP PROGRAM ADDRESS IS NOT IN RAM	The executing address of the loop program for accepting user interrupts is not in the RAM area; therefore, the loop program cannot be executed.
STOPPED IN INTERRUPT PROCESS	A break occurred during the user interrupt processing.

Notes

1. In command input wait state, a BRA \$ or NOP instruction (instruction code: H'AFFE0009) is set to the address of the loop program for accepting user interrupts and executed. Note the following:
 - Do not specify the address of the loop program for accepting user interrupts in the ROM area. If the specified address is in the ROM area, the loop program cannot be executed. Specify an address within the RAM area and enable user interrupts (select option E) again.
 - Specify the address of the loop program for accepting user interrupts within an area that is not used by the user program. The loop program requires a 4-byte area.
 - When the address of the loop program for accepting user interrupts is specified, the memory contents before this specification are not stored. Therefore, the contents of the loop program address is a BRA \$ instruction even after user interrupts are disabled or after the loop program address is changed.

2. When one of the causes of termination listed in table 7.3 occurs during interrupt processing in command input wait state, the interrupt processing stops there. If an emulation command is executed in this state, the following message is displayed after the emulation command execution. In this case, either change the interrupt processing program and enable user interrupts, or disable user interrupts.

*** 66: STOPPED THE BACKGROUND INTERRUPT

3. Do not use this command when using a system, such as an OS, that does not return from the user interrupt processing to the routine where the interrupt has occurred. If used, execution does not return to the loop program for accepting user interrupts even after the user interrupt processing has terminated.
4. Do not generate a reset exception when user interrupts are enabled. If generated, the user program is initiated and execution does not return to the loop program for accepting user interrupts.
5. During user interrupt processing in command input wait state, the software breakpoints (set with the BREAK or BREAK_SEQUENCE command) and hardware break conditions become invalid.
6. During user interrupt processing in command input wait state, no trace information is acquired.

Examples

1. To specify the executing address of the loop program for accepting user interrupts to H'FFFC, and begin to accept user interrupts in command input wait state:

```
:BI E:FFFC (RET)
  USER_INTERRUPT = E LOOP_PROGRAM_ADDRESS = FFFC
:
```

2. To display the current user interrupt accepting mode in command input wait state:

```
:BI (RET)
  USER_INTERRUPT=E LOOP_PROGRAM_ADDRESS=0000FFFC
-PC=00005C60 SR=00000000:****000000000000****-----00--
-GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
-RS=00000000 RE=00000000 MOD=00000000
-R0-7  00000000 000000FF 00000011 00000000 00000000 00000000 00000000 00000000
-R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFE00
-DSR=00000000:*****-----COB-
-A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
-A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
+++ILLEGAL INSTRUCTION
:
```

7.2.6 BREAK [B]

Sets, displays, and cancels software breakpoints

Command Format

- Setting BREAK Δ <software breakpoint to be set>[[,<software breakpoint to be set>]...] (RET)
- Display BREAK (RET)
- Cancellation BREAK $[\Delta]$ -[<software breakpoint to be cancelled>[,<software breakpoint to be cancelled>]...] (RET)
 - <software breakpoint to be set>: <address>[Δ <number of times>]
 - <address>: Software breakpoint address
 - <number of times>: Specifies the pass counts (H'1 to H'FFFF) of the software breakpoint (Default: H'1)
 - <software breakpoint to be cancelled>: Address of the software breakpoint to be cancelled

Note: When an odd address is specified, it is rounded down to an even address.

Description

- Setting
 - Sets a software breakpoint at the specified address by replacing its contents with a break instruction (H'0000). GO command emulation terminates when the break instruction is executed. (The instruction at the software breakpoint itself is not executed.) Up to four breakpoints can be set each time this command is issued, and a maximum of 255 breakpoints can be set in total. A software breakpoint can only be set in a RAM area (including standard emulation memory) because the contents of the specified address is replaced with a break instruction to cause a break. Do not set software breakpoints at any of the addresses below:
 - Address that holds an illegal instruction (H'0000)
 - Areas other than CS0 to CS5 (excluding internal memory area)
 - Address where the BREAK_CONDITION_UBC4 command settings are satisfied (refer to the following descriptions)
 - Address containing a slot delayed branch instruction (refer to the following descriptions)
 - Address of the lower 16 bits of a 32-bit DSP instruction

Note: If a software breakpoint is set at a slot delayed branch instruction, a slot illegal instruction interrupt occurs instead of terminating program execution. Make sure not to set a software breakpoint at a slot delayed branch instruction.

BREAK

- By specifying the number of times a breakpoint must be reached when setting the breakpoint, program execution terminates when reaching the breakpoint for the specified number of times.

Note: When multiple passes are specified for a breakpoint, the program must be temporarily stopped each time a software breakpoint is passed to update the pass count, and user program emulation continues until the number of times the breakpoint must be passed is satisfied. As a result, realtime emulation is not performed.

Example: To generate a break when the instruction at address 300 is executed five times

```
:BREAK 300 5 (RET)
```

- Software breakpoints are ignored during STEP and STEP_OVER command execution, so the pass count is not updated at this time.
- When execution starts at the address set with the BREAK command, immediately after execution starts, the BREAK_CONDITION_UBC4 command settings are invalidated. Therefore, even though a BREAK_CONDITION_UBC4 command setting is satisfied immediately after execution start, GO command execution does not terminate.

- Display

Display format is as follows:

```
:BREAK (RET)
<ADDR> <CNT> <PASS>
xxxxxxx  yyyy  zzzz
(a)      (b)   (c)
```

- (a) Setting address
- (b) Specified pass count (hexadecimal)
- (c) Value of pass counter (shows how many times the specified address has been passed at GO command termination, in hexadecimal)

Note: The pass counter is cleared by the next GO command.

- Cancellation

Cancels software breakpoints. Breakpoints can be cancelled in the following two ways:

- Cancellation of specified software breakpoints. A maximum of four breakpoints can be cancelled with one command.

```
:BREAK-<software breakpoint>[,<software breakpoint>]... (RET)
```

- Cancellation of all software breakpoints.

```
:BREAK- (RET)
```

Examples

1. To set a software breakpoint at address H'100:

```
:B 100 (RET)
:
```

2. To generate a break when address H'6004 has been passed three times:

```
:B 6004 3 (RET)
:
```

3. To display set software breakpoints:

```
:B (RET)
<ADDR> <CNT> <PASS>
00000100 0001 0000
00006004 0003 0000
:
```

4. To cancel the software breakpoint at address H'100:

```
:B - 100 (RET)
:
```

5. To cancel all software breakpoints:

```
:B - (RET)
:
```

7.2.7 BREAK_CONDITION_A,B,C [BCA, BCB, BCC]

Specifies, displays, and cancels a hardware break condition

Command Format

- Setting BREAK_CONDITION_(A/B/C)(1/2/3/4/5/6/7/8) Δ<condition> [[Δ <condition>] [Δ<condition>]...] (RET)
 - Display BREAK_CONDITION_(A/B/C)[(1/2/3/4/5/6/7/8)] (RET)
 - Cancellation BREAK_CONDITION_(A/B/C)[(1/2/3/4/5/6/7/8)] [Δ] – (RET)
- (A/B/C): Break type
(1/2/3/4/5/6/7/8): Break number
- When omitted, all conditions will be displayed or cancelled.
- <condition>: Hardware break condition (refer to table 7.5 for details)

Description

- Setting
 - Specifies hardware break conditions (BREAK_CONDITION_A,B,C). Program execution stops when the specified conditions are satisfied. The specifiable conditions for the three types of hardware breaks (BREAK_CONDITION_A,B,C) are summarized in table 7.5.

Table 7.4 Maximum Conditions for Each Break Type

Break Type	Maximum Conditions	Remarks
BREAK_CONDITION_A	8	The maximum specifiable number of conditions is reduced by the number of conditions set with the TRACE_CONDITION_A command.
BREAK_CONDITION_B	8	The maximum specifiable number of conditions is reduced by the number of conditions set with the TRACE_CONDITION_B command.
BREAK_CONDITION_C	8	The maximum specifiable number of conditions is reduced by the number of conditions set with the PERFORMANCE_ANALYSIS and TRACE_CONDITION_C commands.

Table 7.5 Specifiable Conditions (BREAK_CONDITION_A1-A8)

Item and Input Format	Description	Commands that can be Set
Address condition A=<address 1>[:<address 2>] [:NOT]	When only <address 1> is specified, the condition is satisfied when the address bus value matches the specified value. When both <address 1> and <address 2> are specified, the condition is satisfied when the address bus value is in the range from <address 1> to <address 2>. Condition is satisfied when the address bus value provided by the NOT option setting is not equal to the specified value. Only BCB can be set. This condition can be masked.	BCA BCB BCC
Data condition <LD/WD/D>=<value>[:NOT]	The condition is satisfied when the data bus value matches the specified value. When D, WD, and LD are specified, the break condition is satisfied when the address is accessed in bytes, words, and longwords, respectively. In program fetch cycles, the data condition is not satisfied irrespective of the data bus value. When the byte access is specified as the data condition, specify the address condition as well. Condition is satisfied when the data bus value provided by the NOT option setting is not equal to the specified value. Only BCB can be set. This condition can be masked.	BCA BCB
Read/Write condition R: Read W: Write	The condition is satisfied in a read cycle (R is specified) or a write cycle (W is specified).	BCA BCB
Access type DAT: Execution cycle VCF: Vector fetch cycle Default: All bus cycles described above (including program fetch cycle)	The condition is satisfied when the bus-cycle type matches the specified type. Multiple access types cannot be specified; either select one of the access types on the left, or specify none.	BCA BCB BCC

Table 7.5 Specifiable Conditions (BREAK_CONDITION_A1-A8) (cont)

Item and Input Format	Description	Commands that can be Set																								
External probe condition PRB=<value>	<p>The condition is satisfied when all of the emulator's external probe signals match the specified values. Specify <value> as 1-byte data. Each bit corresponds to a probe number, as follows:</p> <table border="0" style="margin-left: 40px;"> <tr> <td style="padding-right: 10px;">3</td> <td style="padding-right: 10px;">2</td> <td style="padding-right: 10px;">1</td> <td style="padding-right: 10px;">0</td> <td style="padding-right: 10px;">←</td> <td>Bit</td> </tr> <tr> <td style="padding-right: 10px;">x</td> <td style="padding-right: 10px;">x</td> <td style="padding-right: 10px;">x</td> <td style="padding-right: 10px;">x</td> <td style="padding-right: 10px;">←</td> <td>Specified value</td> </tr> <tr> <td style="padding-right: 10px;"> </td> <td style="padding-right: 10px;"> </td> <td style="padding-right: 10px;"> </td> <td style="padding-right: 10px;"> </td> <td></td> <td></td> </tr> <tr> <td style="padding-right: 10px;">4</td> <td style="padding-right: 10px;">3</td> <td style="padding-right: 10px;">2</td> <td style="padding-right: 10px;">1</td> <td style="padding-right: 10px;">←</td> <td>Probe number</td> </tr> </table> <p style="margin-left: 100px;">x: 0 = Low level 1 = High level</p> <p>This condition can be masked.</p>	3	2	1	0	←	Bit	x	x	x	x	←	Specified value							4	3	2	1	←	Probe number	BCA BCB
3	2	1	0	←	Bit																					
x	x	x	x	←	Specified value																					
4	3	2	1	←	Probe number																					
External interrupt condition 1 NMI [:L] or NMI: H	<p>The condition is satisfied when the NMI signal matches the specified level.</p> <p>NMI or NMI: L: The condition is satisfied when NMI is low NMI: H: The condition is satisfied when NMI is high</p>	BCA BCB																								
Count setting COUNT = <value> <value> ... H'1 to H'FFFF	<p>This is set in conjunction with conditions 1 to 7. The true condition is satisfied when the specified condition satisfies the set number of events.</p>	BCB																								
Delay count setting DELAY = <value> <value> ... H'1 to H'7FFF	<p>This is set in conjunction with conditions 1 to 7. When the condition is satisfied, the true condition is satisfied after the bus cycle of the specified value is executed. Only BCB7 can be specified.</p>	BCB																								

- Address and data conditions are satisfied when address bus values and data bus values match the specified values. Note the following when specifying break conditions.
- Longword access
Longword data is accessed in one bus cycle. Only longword data (LD) and a multiple of four can be specified as the data and address conditions, respectively.
 - Word access
Word data is accessed in one bus cycle. Only word data (WD) and a multiple of two can be specified as the data and address conditions, respectively.
 - Byte access
Byte data is accessed in one bus cycle. Only byte data (D) can be specified as the data condition. Both even and odd address values can be specified as the address condition.

BREAK_CONDITION_A,B,C

— A bit mask in 1-bit or 4-bit units can be specified for the address condition of the BREAK_CONDITION_A,B,C command. When a bit is masked, the condition is satisfied irrespective of its bit value. To specify the mask, specify each digit to be masked at input as an asterisk (*). When <address 2> is not specified for an address condition, <address 1> can be consecutively masked from the lowest bit. It is not possible to mask any desired bit position. Table 7.6 shows address mask specification examples.

Example: The following condition is satisfied when the lower four bits of the address condition are not specified:

`: BREAK_CONDITION_A1 A=H'40000* (RET)`

Table 7.6 Address Mask Specifications (BREAK_CONDITION_A,B,C)

Radix	Mask Unit	Example	Mask Position
Binary	1 bit	B'01110***	Bits 2 to 0 are masked
Hexadecimal	4 bits	H'000F50**	Bits 7 to 0 are masked

Note: When <address 2> is not specified for an address condition, <address 1> can be consecutively masked from the lowest bit. It is not possible to mask any desired bit position, as shown in the following examples.

Examples:

Allowed: BREAK_CONDITION_A1 A = H'10**

Not allowed: BREAK_CONDITION_A1 A = H'1*00

BREAK_CONDITION_A1 A = H'100* :10**

— A bit mask in 1-bit or 4-bit units can be specified for the data or PRB condition of the BREAK_CONDITION_A,B,C command. When a bit is masked, the condition is satisfied irrespective of its bit value. To specify the mask, specify each digit to be masked at input as an asterisk (*). Table 7.7 shows these mask specification examples.

Example: The following condition is satisfied when address 3000000 is the address condition and bit 0 is zero in the byte data condition:

`: BREAK_CONDITION_A1 A=H'3000000 D=B'*****0 (RET)`

Table 7.7 Mask Specifications (BREAK_CONDITION_A,B,C)

Radix	Mask Unit	Example	Mask Position	Allowed Condition
Binary	1 bit	B'01*1010*	Bits 0 and 5 are masked	Data (D, WD, LD) or PRB
Hexadecimal	4 bits	H'F**50	Bits 15 to 8 are masked	Data (D, WD, LD) or PRB

— If a hardware break condition is satisfied, emulation may stop after two or more instructions have been executed.

- Display
 - Displays specified conditions. The character string that was input for specifying conditions will be displayed as it was input. If the break number is omitted, all specified break conditions for that break type are displayed.
 - If no break condition is specified, a blank is displayed.

: ***BREAK_CONDITION_B (RET)***

BCB1 <B1 break setting>

BCB2 <B2 break setting>

BCB3 <B3 break setting>

BCB4 <B4 break setting>

BCB5 <B5 break setting>

BCB6 <B6 break setting>

BCB7 <B7 break setting>

BCB8 <B8 break setting>

- Cancellation

Cancels specified conditions. When break numbers 1 to 8 are omitted, all break conditions are cancelled.

— Cancels all conditions for the **BREAK_CONDITION_A** command.

: ***BREAK_CONDITION_A - (RET)***

— Cancels **BREAK_CONDITION_A1** conditions.

: ***BREAK_CONDITION_A1 - (RET)***

Notes

1. When conditions have already been set with the **TRACE_CONDITION_A,B** command, the same command number cannot be set. For example, when a condition has been set with the **TRACE_CONDITION_A1** command, the condition cannot be set with the **BREAK_CONDITION_A1** command. If necessary, cancel conditions set with the above commands before setting the break conditions.
2. When conditions have already been set with the **TRACE_CONDITION_C** or **PERFORMANCE_ANALYSIS** command, the same command number cannot be set. For example, when a condition has been set with the **TRACE_CONDITION_C1** or **PERFORMANCE_ANALYSIS1** command, the condition cannot be set with the **BREAK_CONDITION_C1** command. If necessary, cancel conditions set with the above commands before setting the break conditions.

Examples

1. To generate a break when byte data H'10 is accessed at address H'F000000:

```
:BCA1 A=F000000 D=10 (RET)  
:
```

2. To generate a break when data is written to address H'1000000:

```
:BCA2 A=1000000 W DAT (RET)  
:
```

3. To generate a break when reading data in address H'2000000:

```
:BCB1 A=2000000 R (RET)  
:
```

4. To display the specified conditions:

```
:BCA (RET)  
BCA1 A=F000000 D=10  
BCA2 A=1000000 W DAT  
BCA3  
BCA4  
BCA5  
BCA6  
BCA7  
BCA8  
:
```

5. To cancel the specified conditions:

```
:BCA1 - (RET)  
:BCB1 - (RET)  
:
```

7.2.8 BREAK_CONDITION_UBC [BCU]

**Specifies, displays, and cancels
hardware break conditions**

Command Format

- Setting BREAK_CONDITION_UBC(1/2/3/4) Δ<condition>[[Δ <condition>]
 [Δ<condition>]...] [:R] (RET)
- Display BREAK_CONDITION_UBC[(1/2/3/4)] (RET)
- Cancellation BREAK_CONDITION_UBC[(1/2/3/4)] [Δ] – [:R] (RET)
 - (1/2/3/4): UBC break number
 - When omitted, all conditions will be displayed or cancelled.
 - <condition>: Hardware break condition (refer to table 7.8 for details)

Description

- Setting
 - Set the hardware break (BREAK_CONDITION_UBC break) condition. If the specified condition is satisfied, program execution is stopped. In BREAK_CONDITION_UBC break, each condition shown in Table 7.8 can be set. Also, BREAK_CONDITION_UBC break can be used in up to four levels of sequential break conditions. Sequential break is specified using the GO command.

Table 7.8 Specifiable Conditions

Item and Input Format	Description
Address condition A=<address> PC=<address>[;P] XA=<X-bus address> YA=<Y-bus address>	<p>The condition is satisfied when the address bus value matches the specified value.</p> <p>When A= is selected, the address bus in data access or program fetch cycles is specified, and when PC= is selected, the address bus in program fetch cycles is specified. When the ;P option is specified with PC=, a break occurs before program execution at the specified address, while if the option is omitted, a break occurs after program execution.</p> <p>When PC= is selected, only the satisfaction count specification is valid.</p> <p>When XA= or YA= is selected, specify the address in words.</p> <p>When XD= and YD= are selected as the data conditions, XA= and YA= can be specified, respectively.</p> <p>This condition can be masked.</p> <p>In BCU1 and BCU3, the range address can be set as the address condition. However, the address condition cannot be set for BCU2 in BCU1 and BCU4 in BCU3.</p>
Data condition D=<1-byte value> WD=<2-byte value> LD=<4-byte value> XD=<X-bus data value> YD=<Y-bus data value>	<p>The condition is satisfied when the data bus value matches the specified value. When D, WD, or LD is specified, the break condition is satisfied when the address is accessed in bytes, words, or longwords, respectively.</p> <p>In program fetch cycles, the data condition is not satisfied irrespective of the data bus value.</p> <p>When XD= or YD= is selected, specify the data value in words.</p> <p>When XA= and YA= are selected as the address conditions, XD= and YD= can be specified, respectively.</p> <p>Multiple data conditions cannot be specified.</p> <p>This condition can be masked.</p>
Read/Write condition R: Read W: Write	<p>The condition is satisfied in a read cycle (R is specified) or a write cycle (W is specified).</p>
Access type DAT: Execution cycle DMA: DMA cycle Default: All bus cycles described above (including program fetch cycle)	<p>The condition is satisfied when the bus-cycle type matches the specified type. Multiple access types cannot be specified; either select one of the access types on the left, or specify none.</p>

Table 7.8 Specifiable Conditions (cont)

Item and Input Format	Description
Satisfaction count specification COUNT=<value> <value>: H'1 to H'FFFF	This condition can be specified in combination with any of the address, data, read/write, and access type conditions. The complete condition combination is satisfied when the other specified condition has been satisfied for the specified number of times. Only BREAK_CONDITION_UBC1 can be specified.

— The data conditions of the BREAK_CONDITION_UBC1 break are satisfied when the address bus and data bus values match the specified values. The data bus (the SH7060 internal bus) is always 32 bits long. Note the following when specifying break conditions.

- Longword access
Longword data is accessed in one bus cycle. Only longword data (LD) and a multiple of four can be specified as the data and address conditions, respectively.
- Word access
Word data is accessed in one bus cycle. Only word data (WD) and a multiple of two can be specified as the data and address conditions, respectively.
- Byte access
Byte data is accessed in one bus cycle. Only byte data (D) can be specified as the data condition. Both even and odd address values can be specified as the address condition.

— A bit mask in 1-bit or 4-bit units can be specified for the address, PC, and data conditions of the BREAK_CONDITION_UBC command. When a bit is masked, the condition is satisfied irrespective of its bit value. To specify the mask, specify each digit to be masked at input as an asterisk (*). Table 7.9 shows mask specification examples.

Example 1: The following condition is satisfied when the lower four bits of the address condition are not specified:

: **BREAK_CONDITION_UBC1** **A=H'400000*** **(RET)**

Example 2: The following condition is satisfied when address 3000000 is the address condition and bit 0 is zero in the byte data condition:

: **BREAK_CONDITION_UBC1** **A=H'3000000** **D=B'*****0** **(RET)**

Table 7.9 Mask Specifications (BREAK_CONDITION_UBC1,2)

Radix	Mask Unit	Example	Mask Position	Allowed Condition
Binary	1 bit	B'01*1010*	Bits 0 and 5 are masked	Address, data (D, WD, LD), or PC
Hexa-decimal	4 bits	H'F**50	Bits 15 to 8 are masked	Address, data (D, WD, LD), or PC

— The reset point can be specified by setting the R option. Only the address condition can be specified.

: BREAK_CONDITION_UBC PC=xxxxxxxx;R (RET)

- Display

— Displays specified conditions. The character string that was input for specifying conditions will be displayed as it was input. If break numbers are omitted, break conditions for both break types are displayed.

— If no break condition is specified, a blank is displayed.

: BREAK_CONDITION_UBC (RET)
 BCU1 <UBC1 break setting>
 BCU2 <UBC2 break setting>
 BCU3 <UBC3 break setting>
 BCU4 <UBC4 break setting>
 RESET <Reset point setting>

- Cancellation

Cancels specified conditions. When break numbers 1 and 2 are omitted, all break conditions are cancelled.

— Cancellation of all break conditions

: BREAK_CONDITION_UBC - (RET)

— Cancellation of BREAK_CONDITION_UBC2 break conditions

: BREAK_CONDITION_UBC2 - (RET)

— Cancellation of reset point conditions

: BREAK_CONDITION_UBC -;R (RET)

Notes

1. The BREAK_CONDITION_UBC4 settings are ignored when a stop address is specified with the GO command or during STEP and STEP_OVER command execution.
2. Executing addresses containing software breakpoints (set by the BREAK or BREAK_SEQUENCE command) invalidates the BREAK_CONDITION_UBC4 settings. Make sure not to set software breakpoints at addresses where the BREAK_CONDITION_UBC4 settings are satisfied.
3. A slot delayed branch instruction cannot terminate user program execution before a PC break occurs; setting an execution stop condition for a PC break at a slot delayed branch instruction will stop emulation before executing the branch destination instruction.

Examples

1. To generate a break when byte data H'10 is accessed at address H'F000000:

```
:BCU1 A=F000000 D=10 (RET)
:
```

2. To generate a break when data is written to address H'1000000:

```
:BCU2 A=1000000 W DAT (RET)
:
```

3. To display the specified conditions:

```
:BCU (RET)
BCU1 A=F000000 D=10
BCU2 A=1000000 W DAT
BCU3
BCU4
RESET
:
```

4. To cancel the specified conditions:

```
:BCU1 - (RET)
:BCU2 - (RET)
:
```


- When the specified reset point is passed, break checking begins again at the first pass point, even if the remaining pass points are then passed in the assigned sequence.
- When pass points or a reset point are specified, the emulator temporarily stops emulation and analyzes the pass sequence at each point. Therefore, realtime emulation is not performed.
- When execution starts at the address set with the BREAK_SEQUENCE command, immediately after execution starts, the BREAK_CONDITION_UBC4 command settings are invalidated. Therefore, even though a BREAK_CONDITION_UBC4 command setting is satisfied immediately after execution start, GO command execution does not terminate.
- If a pass point is set at a slot delayed branch instruction, instead of terminating program execution, a slot illegal instruction interrupt occurs. Make sure not to set a pass point at a slot delayed branch instruction.

- Display

Displays specified pass points and reset point as follows:

```

: BREAK_SEQUENCE  (RET)
PASS POINT NO.1  = xxxxxxxx  yyyy
PASS POINT NO.2  = xxxxxxxx  yyyy
PASS POINT NO.3  = xxxxxxxx  yyyy
PASS POINT NO.4  = xxxxxxxx  yyyy
PASS POINT NO.5  = xxxxxxxx  yyyy
PASS POINT NO.6  = xxxxxxxx  yyyy
PASS POINT NO.7  = xxxxxxxx  yyyy
RESET POINT      = xxxxxxxx  yyyy
                    (a)      (b)

```

(a) Address (If nothing is specified, a blank is displayed.)

(b) Number of times passed (The number of times the pass point was passed is displayed in hexadecimal. If it exceeds H'FFFF, counting restarts from H'0. The number of times passed is cleared by the next GO command.)

BREAK_SEQUENCE

- Cancellation

Cancels specified pass points or a reset point.

— Cancellation of pass points

: *BREAK_SEQUENCE-* (*RET*)

— Cancellation of a reset point

: *BREAK_SEQUENCE-;* (*RET*)

Note

In parallel mode, if a command (for example, memory access) is executed and the emulation stops at a pass point or the reset point at the same time, command execution may not take place. In this case,

*** 78: EMULATOR BUSY

is displayed. Re-enter the command. If the termination interval is short, the emulator may not enter parallel mode or commands cannot be executed in parallel mode.

Examples

1. To set pass points at addresses H'4000, H'4100, H'4200, and H'4300 in that order and a reset point at address H'2000:

: *BS 4000 4100 4200 4300 (RET)*

: *BS 2000 ;R (RET)*

:

2. To display the specified pass points and reset point:

:BS (RET)

```
PASS POINT NO1 = 00004000 0000
PASS POINT NO2 = 00004100 0000
PASS POINT NO3 = 00004200 0000
PASS POINT NO4 = 00004300 0000
PASS POINT NO5 = 00004400 0000
PASS POINT NO6 = 00004500 0000
PASS POINT NO7 = 00004600 0000
RESET POINT    = 00002000 0000
```

:

3. To cancel the reset point:

:BS - ;R (RET)

:

4. To cancel the pass points and reset point:

:BS - (RET)

:BS - ;R (RET)

:

7.2.10 CHECK [CH]

Tests SH7060 pins

Command Format

- Test: CHECK (RET)

Description

- Test
Tests the status of the SH7060 pins shown in table 7.10.

Table 7.10 SH7060 Pin Test

Pin Name	Error Status
RES	RESET signal is fixed low.
NMI	NMI signal is fixed low.
WAIT	WAIT signal is fixed low.
BREQ	BREQ signal is fixed low.
IRQ0	IRQ0 signal is fixed low.
IRQ1	IRQ1 signal is fixed low.
IRQ2	IRQ2 signal is fixed low.
IRQ3	IRQ3 signal is fixed low.
IRQ4	IRQ4 signal is fixed low.
IRQ5	IRQ5 signal is fixed low.
IRQ6	IRQ6 signal is fixed low.
IRQ7	IRQ7 signal is fixed low.

If an error occurs,
FAILED AT <pin name>
is displayed.

Example

When the IRQ0 signal is low:

```
:CH (RET)  
  FAILED AT IRQ0  
:
```

7.2.11 CLOCK [CL]

Sets or displays clock

Command Format

- Setting **CLOCK**Δ<clock> (**RET**)
- Display **CLOCK** (**RET**)
 <clock>: One of the following clock signals:
 - 7: Uses E8000 internal clock signal (7.5 MHz)
 - 15: Uses E8000 internal clock signal (15 MHz)
 - U: User system **CLOCK** signal
 - X: Crystal oscillator **CLOCK** signal

Description

- Setting
 - Selects emulator clock signals from the user system or from the emulator internal clock (installed in the emulator). Resets the SH7060 when a clock is selected, and consequently, internal I/O registers and control registers return to their reset values.
 - Displays the specified clock signal. If the user system clock (U) is specified, but the user system clock signal is not input, an error occurs and the emulator internal clock (E) is set instead. At emulator initiation, the user system clock (U), crystal oscillator on the EV-chip board (X), and emulator internal clock (7.5) are selected in that order, and the correct clock signal is set.
- Display
Displays the current clock signal.

: CLOCK (RET)
CLOCK = <used clock>

<used clock>: 7MHz: E8000 internal **CLOCK** (7.5 MHz)
 15MHz: E8000 internal **CLOCK** (15 MHz)
 USER: User system clock
 X'TAL: Crystal oscillator clock

Note

If U (user system clock) is specified and the following clock signal problem occurs, the E8000 system program may terminate. In this case,

*** 6: USER SYSTEM NOT READY

is displayed. The E8000 system program must be quit with the QUIT command and restarted.

- User system clock signal is not being received even when U is specified and the user system clock is being used. (Vcc is supplied with no problem)
When operating with the FILL command in the break area, if the user system clock signal is not received, the user must cancel commands with CTRL + C, terminate the system program with the QUIT command, and restart the E8000 system program.

Examples

1. To use the user system clock signal:

```
:CL U (RET)
** RESET BY E8000 !
CLOCK = USER
:
```

2. To use the emulator internal clock signal (15 MHz):

```
:CL 15 (RET)
** RESET BY E8000 !
CLOCK = 15 MHz
:
```

3. To display the current clock signal:

```
:CL (RET)
CLOCK = 15 MHz
:
```

7.2.12 CONFIGURATION [CNF]

**Saves and restores configuration information,
and displays a list**

Command Format

- Saving CONFIGURATIONΔ<configuration number>Δ<comment> ;S (RET)
 - Restoration CONFIGURATIONΔ<configuration number> (RET)
 - List display CONFIGURATION (RET)
- <configuration number>: 1 or 2
 <comment>: Comment on the defined configuration information.
 A comment can contain of one to 32 characters (not counting the semicolon (;)).

Description

- Saving
 Saves configuration information (various emulation information) that are listed in table 7.11 in the emulator flash memory.

: CNF <configuration number> <comment> ;S (RET)

Table 7.11 Saved Configuration Information

Item	Description
Software breakpoints	Information set by the BREAK and BREAK_SEQUENCE commands
Hardware break conditions	Information set by the BREAK_CONDITION_A,B,C and BREAK_CONDITION_UBC commands
Trace conditions	Information set by the TRACE_CONDITION_A,B,C, TRACE_DISPLAY_MODE, and TRACE_MODE commands
Performance analysis data	Information set by the PERFORMANCE_ANALYSIS command
Memory map	Information set by the MAP command
Emulation operating mode	Information set by the EXECUTION_MODE command
Aliases	Information set by the ALIAS command
Background interrupt data	Information set by the BACKGROUND_INTERRUPT command

- Restoration

Restores the configuration information saved in the emulator flash memory.

: **CNF** <configuration number> (**RET**)

- List display

Displays the configuration information saved in the emulator flash memory.

: **CNF** (**RET**)

1 <comment>

2 <comment>

:

Examples

1. To save configuration information with comment CNF1:

: **CNF 1 CNF1 ;S** (**RET**)

:

2. To restore configuration information saved under configuration number 1:

: **CNF 1** (**RET**)

:

3. To display the configuration information list:

: **CNF** (**RET**)

1 CNF1

2 ETC

:

7.2.13 CONVERT [CV]

Converts data

Command Format

- Conversion `CONVERTΔ<data> (RET)`
 `CONVERTΔ<expression> (RET)`
 - `<data>`: Data to be converted
 - `<expression>`: Addition or subtraction
 `<data>+<data>-<data> ...`
 `-<data>`

Description

- Conversion
 - Converts data to hexadecimal, decimal, octal, binary, fixed-point, and ASCII formats. Input data is handled as 4-byte values. If there is no corresponding ASCII character (including undisplayable character), a period (.) is displayed instead.

: *CONVERT <data> (RET)*

H'xxx... D'xxx... Q'xxx... B'xxx... xxxx

(a) (b) (c) (d) (e)

X'x.xxx...

(f)

- (a) Hexadecimal display
- (b) Decimal display
- (c) Octal display
- (d) Binary display
- (e) ASCII display
- (f) Fixed-point display

- If the H', D', Q', B', or X' radix is not specified for <data> at data input, the radix specified with the RADIX command is assumed.

Note

When an expression includes fixed-point values, the fixed-point values are converted as 4-byte values before the expression is converted. Therefore, the expression cannot be converted correctly.

Examples

1. To convert hexadecimal data (H'7F):

```

:CV H'7F (RET)
H'7F D'127 Q'177 B'1111111 .....
X'0.0000000591
:

```

2. To convert the expression:

```

:CV H'31+D'16 (RET)
H'41 D'65 Q'101 B'1000001 ...A
X'0.0000000303
:

```

7.2.14 DATA_CHANGE [DC]

Replaces memory data

Command Format

- Replacement DATA_CHANGE<data 1>Δ<data 2>Δ<start address>
 (Δ<end address>/Δ@<number of bytes>);[<size>][ΔY]] (RET)
 - <data 1>: Old data
 - <data 2>: New data
 - <start address>: Start address of the memory area to be changed
 - <end address>: End address of the memory area to be changed
 - <number of bytes>: The number of bytes in the memory area to be changed
 - <size>: Length of data
 - B: 1 byte
 - W: 2 bytes
 - L: 4 bytes
 - Default: 1 byte
 - Y: Specify Y if a confirmation message is not necessary. If Y is specified, data in all assigned areas is replaced without a confirmation message.

Description

- Replacement
 - Replaces <data 1> in the specified memory area (set by the <start address> and <end address> or the <number of bytes>) with <data 2> and verifies the results.
 - If option Y is specified, data is replaced without confirmation messages. If option Y is not specified, the following message is displayed whenever the data specified by <data 1> is found.

```
xxxxxxx CHANGE (Y/N)? y (RET)
```

xxxxxxx: Address where <data 1> was found.

y: <data 1> is replaced with <data 2>.

N: Data is not replaced; continues to search for another occurrence of the specified data. To terminate this command before reaching <end address>, press the (CTRL) + R keys.

- If <data 1> is not found at any point in the replacement range, the following message is displayed:

```
*** 45: NOT FOUND
```
- Memory modification with this command can be performed only in areas CS0 to CS5 or the internal memory areas.

Examples

1. To replace 2-byte data H'6475 in the address range from H'7000 to H'7FFF with H'5308 (with confirmation message):

```
:DC 6475 5308 7000 7FFF ;W (RET)  

  00007508 CHANGE (Y/N) ? Y (RET)  

  00007530 CHANGE (Y/N) ? N (RET)  

  :
```

2. To replace 4-byte data 'DATA' in the address range from H'FB80 to H'FE00 with 'DATE' (without confirmation message):

```
:DC 'DATA' 'DATE' FB80 FE00 ;L Y (RET)  

  :
```

7.2.15 DATA_SEARCH [DS] Searches for memory data

Command Format

- Search: DATA_SEARCHΔ<data>[Δ<start address>[(Δ<end address>/
Δ@<number of bytes>)]][:<size>][ΔN]] (RET)
 - <data>: Data to be searched for
 - <start address>: Search start address (Default: H'0)
 - <end address>: Search end address (Default: Maximum address of H'FFFFFFFF)
 - <number of bytes>: The number of bytes to be searched for (Default: Maximum address of H'FFFFFFFF (same as <end address>))
 - <size>: Length of data to be searched for
 - B: 1 byte
 - W: 2 bytes
 - L: 4 bytes
 - Default: 1 byte
 - N: Data other than the specified data is searched for

Description

- Search
 - Searches for <data> from the start address to the end address (or for the specified <number of bytes>). All addresses where <data> is found are displayed.
 - If data is not found, the following message is displayed:
 - *** 45:NOT FOUND
 - If the N option is specified, data other than the specified <data> is searched for.
 - Search with this command can be performed only in areas CS0 to CS5 or the internal memory areas.

Examples

1. To search for 1-byte data H'20 in the address range from H'FB80 to H'FF7F:
:DS 20 H'FB80 H'FF7F (RET)
0000FBFB 0000FCCD
:
:
2. To search for data other than 2-byte data H'0 in H'100 bytes starting from address H'1000:
:DS 0 1000 @100;W N (RET)
*** 45:NOT FOUND
:
:

7.2.16 DISASSEMBLE [DA]

Disassembles and displays memory contents

Command Format

- Display: DISASSEMBLEΔ<start address>[(Δ<end address>/
Δ@<number of instructions>)] (RET)
 - <start address>: Start address of disassembly
 - <end address>: End address of disassembly
 - <number of instructions>: The number of instructions to be disassembled

Description

- Display
 - Disassembles the specified memory contents and displays addresses, machine codes, mnemonics, and operands in the following format. As many lines as necessary are used for the display.

ADDR	CODE	MNEMONIC	OPERAND
<address>	<machine code>	<mnemonic>	<operand>

- If <end address> or <number of instructions> is omitted, 16 instructions are disassembled and displayed.
- If there is no applicable instruction,

DATA.W xxxx

is displayed.

If <start address> is an odd address,

DATA.B xx

is displayed.

- Immediately after executing this command (except when it is forcibly terminated by the (CTRL) + C keys or (BREAK) key, or by an error), pressing the (RET) key will disassemble and display the next 16 lines of data.
- Disassemble can be performed only in areas CS0 to CS5 or the internal memory areas.

Examples

1. To disassemble and display six instructions starting from address H'1000:

:DA 1000 @6 (RET)

ADDR	CODE	MNEMONIC	OPERAND
00001000	E000	MOV	#00,R0
00001002	2100	MOV.B	R0,@R1
00001004	2201	MOV.W	R0,@R2
00001006	430B	JSR	@R3
00001008	0009	NOP	
0000100A	3400	CMP/EQ	R0,R4

:

DISASSEMBLE

2. To disassemble and display 16 instructions starting from address H'1000, and to disassemble and display furthermore 16 instructions by only entering (RET):

:DA 1000 (RET)

ADDR	CODE	MNEMONIC	OPERAND
00001000	1F01	MOV.L	R0,@(4,R15)
00001002	6673	MOV	R7,R6
00001004	E001	MOV	#1,R0
00001006	3708	SUB	R0,R7
00001008	1F52	MOV.L	R5,@(8,R15)
0000100A	1F43	MOV.L	R4,@(C,R15)
0000100C	E00A	MOV	#0A,R0
0000100E	6053	MOV	R5,R0
00001010	1658	MOV.L	R5,@(20,R6)
00001012	5568	MOV.L	@(20,R6),R5
00001014	6053	MOV	R5,R0
00001016	880A	CMP/EQ	#0A,R0
00001018	8902	BT	00001020
0000101A	E001	MOV	#01,R0
0000101C	380C	ADD	R0,R8
0000101E	0009	NOP	

:(RET)

ADDR	CODE	MNEMONIC	OPERAND
00001020	2100	MOV.B	R0,@R1
00001022	2201	MOV.W	R0,@R2
00001024	2302	MOV.L	R0,@R3
:		:	
:		:	

Note

When the reserved area dump is displayed, the display contents are undefined.

Examples

- To display a memory dump from addresses H'0 to H'2F:

```
:D 0 2F (RET)
<ADDRESS>          <  D  A  T  A  >          <ASCII CODE>
00000000  20 48 20 49 20 54 20 41  20 43 20 48 20 49 20 20  " H I T A C H I  "
00000010  00 00 00 00 00 00 00 00  00 00 00 00 00 00 00 00  "....."
00000020  20 20 20 20 20 20 20 20  20 20 20 45 38 30 30 30  "          E8000"
:
```

- To display H'20 bytes of memory dump from address H'FB80 in 4-byte units:

```
:D FB80 20 ;L (RET)
<ADDRESS>          <  D  A  T  A  >          <ASCII CODE>
0000FB80  00000000  00000001  00000002  00000003  "....."
0000FB90  00000000  00000001  00000002  00000003  "....."
:
```

7.2.18 END [E]**Cancels parallel mode****Command Format**

- Cancellation END (RET)

Description

- Cancellation
 - Cancels parallel mode during GO command execution.
 - Entering the END command clears old trace information and starts storing new trace information.

Example

To cancel parallel mode during GO command execution:

```

:GO (RET)
** PC=00003400          (RET)          (Parallel mode entered)
#M FD80 (RET)
0000FD80 00           ?  FF (RET)      (Command execution in parallel mode)
0000FD81 00           ?  . (RET)
#END (RET)           (Parallel mode cancellation)
** PC=00003800

```


<MON option>: Specifies time interval for execution status display.

0: No display

1: Approximately 200 ms (default at emulator shipment)

2: Approximately 2 s

<MB option>: Multi-break setting

E: Multi-break is enabled.

D: Multi-break is disabled. (default at emulator shipment)

C: Stores the settings as configuration information in the emulator flash memory.

Description

- Specification

— Enables or disables the BREQ signal (bus request signal) inputs during user program execution.

- To disable the BREQ signal inputs during emulator operation and user program execution:

: **EXECUTION_MODE BREQ=D (RET)**

- To enable the BREQ signal inputs during emulator operation and user program execution:

: **EXECUTION_MODE BREQ=E (RET)**

— Specifies the minimum time to be measured for GO command execution.

- To set the minimum time to 1.6 μ s:

: **EXECUTION_MODE TIME=1 (RET)**

- To set the minimum time to 406 ns:

: **EXECUTION_MODE TIME=2 (RET)**

- To set the minimum time to 20 ns:

: **EXECUTION_MODE TIME=3 (RET)**

EXECUTION_MODE

- Specifies whether to continue program execution and whether to output a pulse from the trigger output pin when hardware break conditions set by the BREAK_CONDITION_UBC1 and UBC2 commands are satisfied.
 - To terminate program execution and not output a pulse when hardware break conditions are satisfied:
: **EXECUTION_MODE TRGU=D (RET)**
 - To terminate program execution and output a pulse when hardware break conditions are satisfied:
: **EXECUTION_MODE TRGU=M (RET)**
 - To continue program execution and output a pulse when hardware break conditions are satisfied:
: **EXECUTION_MODE TRGU=E (RET)**

- Specifies whether to output a pulse from the trigger output pin when conditions set by the BREAK_CONDITION_B or TRACE_CONDITION_B command are satisfied.
 - To output a trigger when the condition set by the BREAK_CONDITION_B or TRACE_CONDITION_B command is satisfied:
: **EXECUTION_MODE TRGB=1 (RET)**
 - To output a trigger when any condition set by the BREAK_CONDITION_B or TRACE_CONDITION_B command is satisfied:
: **EXECUTION_MODE TRGB=A (RET)**
 - Not to output a trigger:
: **EXECUTION_MODE TRGB=D (RET)**

- Notes:**
1. When the BREAK_CONDITION_B conditions where a trigger output is set are satisfied, a trigger is output without a break.
 2. When a trigger output is set, the trace stop function of the TRACE_CONDITION_A,B,C cannot be used.

- Specifies a time interval for execution status display during GO command execution.
 - To not display PC:
: **EXECUTION_MODE MON=0 (RET)**
 - To display PC every 200 ms:
: **EXECUTION_MODE MON=1 (RET)**
 - To display PC every 2 s:
: **EXECUTION_MODE MON=2 (RET)**

— Sets the multi-break function.

- To disable the multi-break function:

: **EXECUTION_MODE MB=D (RET)**

- To enable the multi-break function:

: **EXECUTION_MODE MB=E (RET)**

— When the C option is specified, the following message is displayed to confirm with the user whether to overwrite the existing configuration information in the emulator flash memory.

CONFIGURATION STORE OK (Y/N) ? **(a) (RET)**

(a) Y: Stores the specifications as configuration information in the emulator flash memory. Hereafter, when the emulator is activated, the saved specifications go into effect.

N: Does not overwrite configuration information. The existing specifications remain valid.

- Specification (interactive mode)

When all options are omitted, the current values are displayed and the emulator enters the interactive mode. Enter the required value for each item. Enter (RET) for the item not to be modified. To exit the interactive mode, enter a period (.). In this case, modifications before entering a period are valid.

: **EXECUTION_MODE (RET)**

BREQ=E TIME=1.6us TRGU=D TRGB=D MON=1 MB=D

(Displays current value)

BREQ (D:DISABLE/E:ENABLE) ? **(RET)**

TIME (1:1.6us/2:406ns/3:20ns) ? **(RET)**

TRGU (D:DISABLE/E:ENABLE/M:MULTI) ? **(RET)**

TRGB (A:ALL/1:B1/2:B2/3:B3/4:B4/5:B5/6:B6/7:B7/8:B8/D:DISABLE) ? **(RET)**

MON (0:DISABLE/1:200ms/2:2s) ? **(RET)**

MB (D:DISABLE/E:ENABLE) ? **(RET)**

:

Examples

1. To enable the BREQ (bus request) signal inputs and store configuration information:

```
: EM BREQ=E;C (RET)  
CONFIGURATION STORE OK(Y/N)? Y(RET)  
:
```

2. To display the specified values of the current emulation mode and modify them in interactive mode (command execution can be terminated by entering a period (.)):

```
: EM (RET)  
BREQ=E TIME=20ns TRGU=D TRGB=D MON=1 MB=D  
BREQ (D:DISABLE/E:ENABLE) ? (RET) (Input (RET) for no modification)  
TIME (1:1.6us/2:406ns/3:20ns) ? 1 (RET) (Input 1 to set minimum measure time to 1.6  $\mu$ s)  
TRGU (D:DISABLE/E:ENABLE/M:MULTI) ? . (RET)  
(Command is terminated and new settings become valid)  
:
```

7.2.20 FILL [F]

Writes data to memory

Command Format

- Write FILL<start address>(Δ<end address>/Δ@<number of bytes>)[Δ<data>]
[:<size>][ΔN]] (RET)
 - <start address>: Write start address
 - <end address>: Write end address
 - <number of bytes>: The number of bytes to be written
 - <data>: Data to be written. Default is H'00.
 - <size>: Length of data to be written
 - B: 1 byte
 - W: 2 bytes
 - L: 4 bytes
 - Default: 1 byte
 - N: No verification

Description

- Write
 - Writes data to the specified memory area. Default value is H'00.
 - After data is written, it is also verified. This command can therefore be used as a memory test. If an error occurs, the following message is displayed and processing is terminated.


```
FAILED AT xxxxxxxx WRITE = yy..'y..' READ = zz..'z..'

xxxxxxx: Error address
yy..'y..': Write data (hexadecimal and ASCII characters)
zz..'z..': Read data (hexadecimal and ASCII characters)
```
 - Data can be written to only areas CS0 to CS5 or the internal memory areas.
 - If W is specified as <size>, but the start address is odd, the lowest bit is rounded down to the preceding even address. If L is specified as <size>, the lower bits are rounded down to become a multiple of four. Writing never exceeds the specified <end address>.

FILL

Example

To fill the entire area from addresses H'0 to H'6FFF with 1-byte data H'00:

```
:F 0 6FFF 0 (RET)  
:
```

7.2.21 GO [G]

Provides realtime emulation

Command Format

- Execution GO[Δ [<start address>]; [<break address>][Δ<mode>]] (RET)
 - <start address>: Start address of realtime emulation, or the word RESET
 - <break address>: Breakpoint address (Break occurs before the instruction at the break address is executed.)
 - <mode>: Emulation mode
 - R=<n>: Cycle reset mode; n = 1 to 12
 - N: Temporarily invalidates break conditions
 - I1: Time interval measurement mode 1
 - I2: Time interval measurement mode 2
 - I3: Time interval measurement mode 3
 - SB1: BREAK_CONDITION_UBC sequential break mode 1
 - SB2: BREAK_CONDITION_UBC sequential break mode 2
 - SB3: BREAK_CONDITION_UBC sequential break mode 3
 - TB: Causes a break to occur at the timeout value specified with the TIME option of the PERFORMANCE_ANALYSIS1 command

Description

- Execution
 - Executes realtime emulation (user program execution) starting from the specified <start address>. The following data can be specified as <start address>.
 - : *GO <address> (RET)* : Executes the program from the specified address.
 - : *GO (RET)* : When omitting the address, the program executes from the address where the current PC indicates.
 - : *GO RESET (RET)* : After a RES signal input to the SH7060, PC and SP are set to the values specified with the reset vector and program execution starts.

— According to the <mode> specification at GO command input, the user program is executed in one of the following modes. If no <mode> is specified, normal emulation mode is assumed.

- Cycle reset mode

A RESET signal is input to the SH7060 at the intervals given in table 7.12, and program execution continues. In this mode, all break conditions and trace conditions are invalidated.

Table 7.12 Cycle Reset Times

Value of n	Reset Interval
1	6.5 μ s
2	9.8 μ s
3	50 μ s
4	100 μ s
5	500 μ s
6	1 ms
7	5 ms
8	10 ms
9	50 ms
10	100 ms
11	500 ms
12	1 s

- Temporary invalidation of break conditions

If the N option is specified, software breakpoints (set with the BREAK or BREAK_SEQUENCE command) and hardware break conditions (set with the BREAK_CONDITION_A,B,C or BREAK_CONDITION_UBC command) are invalidated temporarily, and user program emulation continues. The breakpoints and break conditions are invalidated only within one GO command emulation. If the N option is not specified in the next GO command emulation, breakpoints and break conditions are validated again.

- Time interval measurement mode 1
The execution time from the point when the BREAK_CONDITION_UBC2 condition is satisfied until the BREAK_CONDITION_UBC1 condition is satisfied is measured. After the BREAK_CONDITION_UBC2 condition is satisfied, the user program stops when the BREAK_CONDITION_UBC1 condition is satisfied. The cause of termination displays BREAK_CONDITION_SB.
- Time interval measurement mode 2
The total execution time from the point when the BREAK_CONDITION_UBC2 condition is satisfied until the BREAK_CONDITION_UBC1 condition is satisfied is measured. Even if these break conditions are satisfied, the program does not stop and the execution time between BREAK_CONDITION_UBC2,1 condition satisfaction is added to the previous measured time.
- Time interval measurement mode 3
This measures the total execution time from BREAK_CONDITION_UBC2 to BREAK_CONDITION_UBC1 and from BREAK_CONDITION_UBC4 to BREAK_CONDITION_UBC3. Even if the conditions BREAK_CONDITION_UBC1,2 or BREAK_CONDITION_UBC3,4 are satisfied, the time from satisfaction of condition BREAK_CONDITION_UBC2 to satisfaction of condition BREAK_CONDITION_UBC1 or condition BREAK_CONDITION_UBC4 to satisfaction of condition BREAK_CONDITION_UBC3 is calculated without stopping program execution, so total execution time can be measured.
- Sequential break mode 1
Realtime emulation stops only when break conditions set with the BREAK_CONDITION_UBC1,2 command are satisfied in the sequence of the BREAK_CONDITION_UBC2 condition followed by the BREAK_CONDITION_UBC1 condition.
- Sequential break mode 2
When BREAK_CONDITION_UBC sequential break is specified, the user program is stopped only when conditions BREAK_CONDITION_UBC1, 2, 3 are satisfied in the order 3-2-1.
- Sequential break mode 3
When BREAK_CONDITION_UBC sequential break is specified, the user program is stopped only when conditions BREAK_CONDITION_UBC1, 2, 3, 4 are satisfied in the order 4-3-2-1.

- Timeout break mode

A break occurs when the timeout or execution count condition specified with the PERFORMANCE_ANALYSIS command is satisfied.

The restrictions for each mode at emulation are listed in table 7.13.

Table 7.13 Restrictions for Realtime Emulation Modes

Modes	Restrictions
Cycle reset mode	<ul style="list-style-type: none"> • Software breakpoints specified with the BREAK or BREAK_SEQUENCE command are ignored. • Hardware break conditions specified with the BREAK_CONDITION_A,B,C or BREAK_CONDITION_UBC command are ignored. • All conditions specified with the TRACE_CONDITION_A,B,C command are ignored. • Parallel mode cannot be entered.
Break prohibition mode	<ul style="list-style-type: none"> • Software breakpoints specified with the BREAK or BREAK_SEQUENCE command are ignored. • Hardware break conditions specified with the BREAK_CONDITION_A,B,C or BREAK_CONDITION_UBC command are ignored.
Time interval measurement modes 1,2 and 3	<ul style="list-style-type: none"> • Software breakpoints specified with the BREAK or BREAK_SEQUENCE command are ignored. • Hardware break conditions specified with the BREAK_CONDITION_A,B,C command are ignored. • Conditions must be specified with the BREAK_CONDITION_UBC1,2 commands. • For time interval measurement mode 3, conditions must be specified with the BREAK_CONDITION_UBC3,4 commands. • All conditions specified with the TRACE_CONDITION_A,B,C command are ignored. • Parallel mode cannot be entered.
Sequential break mode 1,2,3,4	<ul style="list-style-type: none"> • Software breakpoints specified with the BREAK or BREAK_SEQUENCE command are ignored. • Conditions must be specified with the BREAK_CONDITION_UBC1, 2 command.
Timeout break mode	Software breakpoints specified with the BREAK or BREAK_SEQUENCE command are ignored.

— If <break address> is specified, realtime emulation stops when the specified address is reached. The instruction at the specified address is not executed. This specification is valid for only the current GO command emulation. BREAK_CONDITION_UBC4 command settings are invalid when a break address is specified.

- During user program execution, program fetch addresses are displayed according to the time interval specified with the MON option in the EXECUTION_MODE command.
- During GO command emulation, pressing the SPACE key or (RET) key enters parallel mode.
- If emulation is terminated, register contents, execution time, and cause of termination are displayed in the following format:

```

PC=00005C60 SR=000000F0:****00000000000****----III00-- (a)
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 000000FF 00000011 00000000 00000000 00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFE00
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
I-TIME(2->1)=D'0000H:00M:00S:000000US:000NS (00.0%) E-COUNT=D'00000 (b)
MAX=D'0000H:00M:00S:000000US:000NS MIN=D'0000H:00M:00S:000000US:000NS
(c) (d)
AVE=D'0000H:00M:00S:000000US:000NS (e)
I-TIME(4->3)=D'0000H:00M:00S:000000US:000NS (00.0%) E-COUNT=D'00000 (f)
MAX=D'0000H:00M:00S:000000US:000NS MIN=D'0000H:00M:00S:000000US:000NS
(g) (h)
AVE=D'0000H:00M:00S:000000US:000NS (i)
RUN-TIME=D'0000H:00M:00S:000000US:000NS (j)
+++ : <cause of termination> (k)

```

- (a) The register contents at emulation termination.
- (b) Time interval measurement modes 1 and 2 display the execution time from satisfaction of BCU2 condition to the satisfaction of BCU1 condition. Time interval measurement mode 2 displays the execution count from satisfaction of BCU2 condition to the satisfaction of BCU1 condition.
- (c) Time interval measurement modes 2 and 3 display the maximum execution time from satisfaction of BCU2 condition to the satisfaction of BCU1 condition.
- (d) Time interval measurement modes 2 and 3 display the minimum execution time from satisfaction of BCU2 condition to the satisfaction of BCU1 condition.
- (e) Time interval measurement modes 2 and 3 display the average execution time from satisfaction of BCU2 condition to the satisfaction of BCU1 condition.

- (f) Time interval measurement mode 3 displays the execution time from satisfaction of BCU4 condition to the satisfaction of BCU3 condition. Time interval measurement mode 2 displays the execution count from satisfaction of BCU2 condition to the satisfaction of BCU1 condition.
- (g) Time interval measurement mode 3 displays the maximum execution time from satisfaction of BCU4 condition to the satisfaction of BCU3 condition.
- (h) Time interval measurement mode 3 displays the minimum execution time from satisfaction of BCU4 condition to the satisfaction of BCU3 condition.
- (i) Time interval measurement mode 3 displays the average execution time from satisfaction of BCU4 condition to the satisfaction of BCU3 condition.
- (j) User program execution time in decimal. According to the TIME option of the EXECUTION_MODE command, the maximum measurable time is 488, 124, or 6 hours, where the minimum measurement time is 1.6 μ s, 406 ns, or 20 ns, respectively. If the period exceeds the maximum measurable time, it is displayed as *.
- (k) Cause of termination, as listed in table 7.14.

Table 7.14 Causes of GO Command Termination

Message	Termination Cause
BREAK CONDITION A1, 2, 3, 4, 5, 6, 7, 8	Break condition is satisfied by BREAK_CONDITION_A.
BREAK CONDITION B1, 2, 3, 4, 5, 6, 7, 8	Break condition is satisfied by BREAK_CONDITION_B.
BREAK CONDITION C1, 2, 3, 4, 5, 6, 7, 8	Break condition is satisfied by BREAK_CONDITION_C.
BREAK CONDITION UBC1, 2, 3, 4	Break condition is satisfied by BREAK_CONDITION_UBC.
BREAK CONDITION SB	Sequential break condition is satisfied by BREAK_CONDITION_UBC.
BREAK KEY	The (CTRL) + C keys were pressed or the ABORT command was executed for forcible termination.
BREAKPOINT	Emulation stopped at a software breakpoint specified with the BREAK command.
BREAK SEQUENCE	A condition for passing software breakpoints specified with the BREAK_SEQUENCE command was satisfied.
GUARDED OR WRITE PROTECT	Execution is stopped because access to access-inhibited area or write to write-protected area occurred.
ILLEGAL INSTRUCTION	A break instruction (H'0000) was executed.
MULTI BREAK	Execution is stopped by multi-break (E is specified with the MB option of the EM command and a break occurs by edge detection of probe 0).
NO EXECUTION	The user program was not executed (this message is displayed only for the RESULT command).
RESET BY E8000	The emulator forcibly terminates program execution with the RESET signal because an error has occurred in the user system.
STOP ADDRESS	Emulation stopped at the break address specified with the GO command.
SUBROUTINE TIMEOUT	The timeout condition specified with the PERFORMANCE_ANALYSIS1 command was satisfied.
SUBROUTINE COUNT OVERFLOW	The execution count limit specified with the PERFORMANCE_ANALYSIS1 command was exceeded.
TRACE BUFFER OVERFLOW	The trace buffer overflowed.

- During user program execution, the SH7060 execution status is displayed. Displayed contents are shown in table 7.15. Time interval specified when MON option of the EXECUTION_MODE command was specified, and if there is a difference from the previous status, the status is displayed.

Table 7.15 Execution Status Display

Display	Meaning
** BACK	The BACK signal is low.
** PC=xxxxxxx	During user program execution, the program fetch address is displayed according to the time interval specified with the MON option in the EXECUTION_MODE command.
** RESET	The MCU has been reset. The RESET signal is low.
** RUNNING	User program execution has started. This message is displayed once when GO command execution starts or when parallel mode is cancelled. Note that this message will be deleted when **PC=xxxxxxx (second message in this table) is displayed.
** SLEEP	The MCU is in the sleep state.
** SOFTWARE STANDBY	The MCU is in the software standby state.
** TOUT A = xxxxxxx	The address bus value is displayed. The bus cycle stops for 1.28 ms or more.
** VCC DOWN	User system Vcc (power voltage) is 2.6 V or less. The MCU is not operating correctly. (Displayed only when the user clock is selected.)
** WAIT A = xxxxxxx	The WAIT signal is low. The address bus value is displayed. Not displayed during refresh cycles.

- If the TB option is specified, user program execution stops when the timeout value or execution count limit specified with the PERFORMANCE_ANALYSIS1 command is exceeded.

Notes

1. When a hardware break condition (set by the `BREAK_CONDITION_A,B,C` command) is satisfied during program execution, the program does not terminate until at least one of the instructions that have been already fetched is executed. If another hardware break is satisfied before the user program terminates, several termination causes will be displayed. For further details, study trace information.
2. At each software breakpoint set with the `BREAK` command or at each pass point set with the `BREAK_SEQUENCE` command, the program halts at that address, the emulator analyzes the pass count and pass point of the program, and then the program continues. When the memory access command processing in parallel mode occurs during this termination, memory cannot be accessed. At this time,

*** 78: EMULATOR BUSY

is displayed, and the command should be re-input.

However, when the interval of termination is too short, the PC is not displayed, the emulator does not enter parallel mode, or commands may not be executed in parallel mode.

3. When the contents of a breakpoint (set by the `BREAK` command) have been modified by the user program during emulation, that breakpoint will be cancelled at execution stop.

Examples

1. To reset the SH7060 and start emulation from the reset vector PC address:

```
:G RESET (RET)  
** PC=00001130
```

2. To start emulation from address H'1000 and stop emulation just before address H'2020 is executed:

```
:G 1000;2020 (RET)  
:
```

3. To start emulation from the current PC address and modify memory contents in parallel mode:

```
:G (RET)  
** PC=00010204  
#M FEFO (RET)  
0000FEF0 FE ? FF (RET)  
0000FEF1 FF ? . (RET)  
#END (RET)  
** PC=00011456
```

7.2.22 HELP [HE]**Displays all commands and command format****Command Format**

- Display HELP (RET) (All commands are displayed.)
 HELP Δ <command> (RET) (Command format is displayed.)

Description

- Display
— Displays all emulator command names and abbreviations.

HELP

:HELP (RET)

. <REGISTER>	*AB	: ABORT
*ALI : ALIAS	A	: ASSEMBLE
BI : BACKGROUND INTERRUPT	**B	: BREAK
**BCA,1,2,3,4,5,6,7,8 : BREAK_CONDITION_A,1,2,3,4,5,6,7,8		
**BCB,1,2,3,4,5,6,7,8 : BREAK_CONDITION_B,1,2,3,4,5,6,7,8		
**BCC,1,2,3,4,5,6,7,8 : BREAK_CONDITION_C,1,2,3,4,5,6,7,8		
**BCU,1,2,3,4 : BREAK_CONDITION_UBC,1,2,3,4		
**BS : BREAK_SEQUENCE	CH	: CHECK
**CL : CLOCK	CNF	: CONFIGURATION
*CV : CONVERT	DC	: DATA_CHANGE
DS : DATA_SEARCH	*DA	: DISASSEMBLE
*D : DUMP	*E	: END
EM : EXECUTION_MODE	F	: FILL
G : GO	*HE	: HELP
*HT : HISTORY	*ID	: ID
MP : MAP	*M	: MEMORY
MD : MODE	MV	: MOVE
MR : MOVE_TO_RAM		
PA,1,2,3,4,5,6,7,8 : PERFORMANCE_ANALYSIS,1,2,3,4,5,6,7,8		
Q : QUIT	*RX	: RADIX
R : REGISTER	RS	: RESET
RT : RESULT	*ST	: STATUS
S : STEP	SI	: STEP_INFORMATION
SO : STEP_OVER	*T	: TRACE
*TCA,1,2,3,4,5,6,7,8 : TRACE_CONDITION_A,1,2,3,4,5,6,7,8		
*TCB,1,2,3,4,5,6,7,8 : TRACE_CONDITION_B,1,2,3,4,5,6,7,8		
*TCC,1,2,3,4,5,6,7,8 : TRACE_CONDITION_C,1,2,3,4,5,6,7,8		
*TDM : TRACE_DISPLAY_MODE	TMO	: TRACE_MODE
*TS : TRACE_SEARCH	L	: LOAD
SV : SAVE	V	: VERIFY
IL : INTFC_LOAD	IS	: INTFC_SAVE
IV : INTFC_VERIFY	*LAN	: LAN
LH : LAN_HOST	#LL	: LAN_LOAD
#LSV : LAN_SAVE	#LV	: LAN_VERIFY
*LO : LOGOUT	*#LS	: LS
*#OPEN : OPEN	*#PWD	: PWD
RTR : ROUTER	*#STA	: STA
SN : SUBNET		

- Note:** *: Usable in parallel mode
No *: Unusable in parallel mode
****:** Available only for display in parallel mode
#: Available when the FTP server is open.

— Displays command format when command name is specified:

```
:HELP <command name> (RET)        (Displays command format)
:
```

Example

To display GO command format:

```
:HELP GO (RET)
```

Executes real-time emulation.

```
      G [<addr1>][;[<breakaddr>][ <mode>]] <RET>
<addr1>     : {RESET,<address>}
      RESET     : execute after MPU reset
<address>   : starting address
              if deleted executes from current PC
<breakaddr> : address when stopping the program
<mode>     : R=<n>     - cycle reset mode ( n = 1 to 12 )
              : N         - temporarily invalidates break conditions
              : I1       - time interval measurement mode 1
              : I2       - time interval measurement mode 2
              : I3       - time interval measurement mode 3
              : SB1      - sequential break mode UBC1,2
              : SB2      - sequential break mode UBC1,2,3
              : SB3      - sequential break mode UBC1,2,3,4
              : TB       - time out break mode
              default - normal mode
```

```
:
```

7.2.23 HISTORY [HT]

Displays input command history

Command Format

- Display HISTORY (RET) (Displays all input commands)
- HISTORY <history number> (RET) (Displays the input command of the specified history number)
- <history number>: History number (1 to 16)

Description

- Display
 - Displays the 16 commands most recently input including the HISTORY command in the input order.
 - If <history number> is entered, the command corresponding to <history number> is displayed as shown below and the emulator enters command input wait state. When the (RET) key is pressed, the displayed command is executed.

Note

Subcommands cannot be displayed by the HISTORY command.

Example

```
:HISTORY (RET)
1 MAP
2 MAP 0 FFFFFFFF;U
3 F 0 1000 FF
4 B 300
5 BCAL A=104
6 HISTORY
:HISTORY 5 (RET)
:BCAL A=104_ -----Enters command input wait state
```

7.2.24 ID [ID]

Displays version number of E8000 system program

Command Format

- Display ID (RET)

Description

- Display
Displays the version and revision numbers of the SH7060 E8000 system program.

Example

To display the version and revision numbers of the SH7060 E8000 system program:

```
: ID (RET)  
SH7060 E8000 (HS7060EDD81SF) Vm.n  
Copyright (C) Hitachi, Ltd. 1998  
Licensed Material of Hitachi, Ltd.  
:
```

7.2.25 MAP [MP]

Specifies and displays memory attribute

Command Format

- Specification MAP Δ <start address> Δ <end address>;<memory attribute> (RET)
- Display MAP[Δ <start address> Δ <end address>] (RET)
 - <start address>: Start address of memory area whose attribute is to be specified or displayed
 - <end address>: End address of memory area whose attribute is to be specified or displayed
 - <memory attribute>: Memory type
 - U: Memory in the user system (cancels emulation memory usage)
 - S: Standard emulation memory in emulator
 - SW: Standard emulation memory in emulator with write protection
 - SG: Standard emulation memory in emulator with access inhibition
 - W: Write protection to memory
 - G: Access inhibition to memory

Description

- Specification
 - Standard emulation memory allocation 1

Data can be allocated to the CS0 space in 256-kbyte units. Write prohibited (SW) and access prohibited (SG) are also possible. The start address is rounded down to 0 or a multiple of H'40000, and the end address is rounded up to a multiple of H'40000, minus one. Areas with an 1-Mbyte boundary including the allocated standard memory are allocated in units of 256-kbytes only.

```
: MAP 0 H'FFFFFF;S (RET)
```
 - Standard emulation memory allocation 2

Allocates standard emulation memory to areas CS0 to CS3 in 1-Mbyte units. The emulation memory can be write-protected and access-inhibited by specifying SW and SG as the memory attribute. The start address is rounded down to 0 or a multiple of H'100000, and the end address is rounded up to a multiple of H'100000, minus one.

```
: MAP 40000 H'4FFFFFF;S (RET)
```

After allocation, the size of the unused 1-Mbyte or 256-kbyte units standard emulation memory is displayed.

REMAINING EMULATION MEMORY LB=xxxxKB

[/SB0-3=yyyyKB] [/SB4-7=zzzzKB]

xxxx: Unused size of standard emulation memory (LB0 to LB11 block, 1-Mbyte units)

yyyy: Unused size of standard emulation memory (SB0 to SB3 block, 256-kbyte units)

zzzz: Unused size of standard emulation memory (SB4 to SB7 block, 256-kbyte units)

- The CS0 to 5 area can be set to write prohibited and access prohibited in MAP control block units.

Write protected: Execution stops if writing occurs from the user program.

Access prohibited: Execution stops if access (read or write) occurs from the user program.

Read/write to the write protection area is possible using the E8000 command.

- To use memory in the user system, specify U for the memory attribute.
- To cancel the write protection (SW or W) or access inhibited (SG or G) of the memory attributes, set S for standard emulation memory or U for user system memory.

Table 7.16 List of Map Control Blocks (S Block)

S Block	Address		CS Section
	No Internal ROM	Internal ROM Available	
SB0	H'00000000 to H'0003FFFF	H'01000000 to H'0103FFFF	CS0
SB1	H'00040000 to H'0007FFFF	H'01040000 to H'0107FFFF	
SB2	H'00080000 to H'000BFFFF	H'01080000 to H'010BFFFF	
SB3	H'000C0000 to H'000FFFFF	H'010C0000 to H'010FFFFF	
SB4	H'00100000 to H'0013FFFF	H'01100000 to H'0113FFFF	
SB5	H'00140000 to H'0017FFFF	H'01140000 to H'0117FFFF	
SB6	H'00180000 to H'001BFFFF	H'01180000 to H'011BFFFF	
SB7	H'001C0000 to H'001FFFFF	H'011C0000 to H'011FFFFF	

Table 7.17 List of Map Control Blocks (L Block)

L Block	Address		CS Section
	No Internal ROM	Internal ROM Available	
LB0	H'00200000 to H'003FFFFFFF	H'01200000 to H'013FFFFFFF	CS0
LB1	H'00400000 to H'005FFFFFFF	H'01400000 to H'015FFFFFFF	
LB2	H'00600000 to H'007FFFFFFF	H'01600000 to H'017FFFFFFF	
LB3	H'00800000 to H'009FFFFFFF	H'01800000 to H'019FFFFFFF	
LB4	H'00A00000 to H'00BFFFFFFF	H'01A00000 to H'01BFFFFFFF	
LB5	H'00C00000 to H'00DFFFFFFF	H'01C00000 to H'01DFFFFFFF	
LB6	H'00E00000 to H'00FFFFFFF	H'01E00000 to H'01FFFFFFF	
LB7	H'01000000 to H'01FFFFFFF	—	
LB8	H'02000000 to H'02FFFFFFF	H'02000000 to H'02FFFFFFF	
LB9	H'03000000 to H'03FFFFFFF	H'03000000 to H'03FFFFFFF	CS1
LB10	H'04000000 to H'04FFFFFFF	H'04000000 to H'04FFFFFFF	
LB11	H'05000000 to H'05FFFFFFF	H'05000000 to H'05FFFFFFF	
LB12	H'06000000 to H'06FFFFFFF	H'06000000 to H'06FFFFFFF	
LB13	H'07000000 to H'07FFFFFFF	H'07000000 to H'07FFFFFFF	CS2
LB14	H'08000000 to H'08FFFFFFF	H'08000000 to H'08FFFFFFF	
LB15	H'09000000 to H'09FFFFFFF	H'09000000 to H'09FFFFFFF	
LB16	H'0A000000 to H'0AFFFFFFF	H'0A000000 to H'0AFFFFFFF	
LB17	H'0B000000 to H'0BFFFFFFF	H'0B000000 to H'0BFFFFFFF	
LB18	H'0C000000 to H'0CFFFFFFF	H'0C000000 to H'0CFFFFFFF	CS3
LB19	H'0D000000 to H'0DFFFFFFF	H'0D000000 to H'0DFFFFFFF	
LB20	H'0E000000 to H'0EFFFFFFF	H'0E000000 to H'0EFFFFFFF	
LB21	H'0F000000 to H'0FFFFFFF	H'0F000000 to H'0FFFFFFF	
LB22	H'40000000 to H'41FFFFFFF	H'40000000 to H'41FFFFFFF	CS4
LB23	H'41000000 to H'41FFFFFFF	H'41000000 to H'41FFFFFFF	
LB24	H'42000000 to H'42FFFFFFF	H'42000000 to H'42FFFFFFF	
LB25	H'43000000 to H'43FFFFFFF	H'43000000 to H'43FFFFFFF	
LB26	H'44000000 to H'44FFFFFFF	H'44000000 to H'44FFFFFFF	CS5
LB27	H'45000000 to H'45FFFFFFF	H'45000000 to H'45FFFFFFF	
LB28	H'46000000 to H'46FFFFFFF	H'46000000 to H'46FFFFFFF	
LB29	H'47000000 to H'47FFFFFFF	H'47000000 to H'47FFFFFFF	

- Display

— Displays the memory attribute of the area defined by <start address> and <end address>, in the following format:

```
:MAP <start address> <end address> (RET)
xxxxxxx-xxxxxxx;y
```

(a)

...

```
xxxxxxx-xxxxxxx;y
INTERNAL I/O = xxxxxxxx-xxxxxxx
```

(b)

```
REMAINING EMULATION MEMORY LB=xxxKB[/SB0-3=yyyKB]
[/SB4-7=zzzKB]
```

(c)

(a) Address range and memory attribute of standard emulation memory

Displays the addresses to which standard emulation memory is allocated.

y: Memory attribute

S: Standard emulation memory

SW: Standard emulation memory (write protection)

SG: Standard emulation memory (access inhibited)

W: Memory on the user system (write protection)

G: Memory on the user system (access inhibited)

(b) Range of internal I/O area

(c) Unused standard emulation memory size in hexadecimal

The size of standard emulation memory that can be allocated is displayed.

LB=xxxKB[/SB0-3=yyyKB] [/SB4-7=zzzKB] (Standard emulation memory)

xxxx: Unused size of standard emulation memory (LB0 to LB53 block, 1-Mbyte units)

yyyy: Unused size of standard emulation memory (SB0 to SB3 block, 256-kbyte units)

zzzz: Unused size of standard emulation memory (SB4 to SB7 block, 256-kbyte units)

— When no address is specified, the memory attributes of all memory areas are displayed in the format shown above.

Notes

1. If there is not enough standard emulation memory to satisfy the specification, the memory attribute is specified only for the memory area available.
2. Standard emulation memory cannot be allocated to areas other than areas CS0 to CS5.
3. A memory attribute cannot be allocated to a range which includes a reserved area.
4. In the single chip mode, the standard emulation memory cannot be allocated.

Examples

1. To allocate standard emulation memory to the address range from H'1000000 to H'103FFFF:


```
:MP 1000000 103FFFF;S (RET)
REMAINING EMULATION MEMORY LB=3072KB/SB0-3=0768KB
:
```
2. To allocate standard emulation memory to the address range from H'10400000 to H'107FFFFF with write protection:


```
:MP 10400000 107FFFFF;SW (RET)
REMAINING EMULATION MEMORY LB=3072KB/SB0-7=0512KB
:
```

3. To display the memory address ranges and attributes of allocated standard emulation memory, the internal memory address ranges, and the internal I/O address range:

:MP (RET)

```
00000000-0003FFFF;S
00400000-004FFFFFF;SW
ROM AREA      = 00000000-0003FFFF
X-RAM AREA    = FFFF8000-FFFF8FFF
Y-RAM AREA    = FFFFA000-FFFFAFFF
INTERNAL I/O  = FFFF0000-FFFF13FF
REMAINING EMULATION MEMORY LB=0000KB/SB0-7=0768KB
```

4. To cancel write protection for the standard emulation memory allocated to the address range from H'400000 to H'4FFFFFF:

:MP 400000 4FFFFFF;S (RET)

```
REMAINING EMULATION MEMORY LB=3072KB/SB0-3=0896KB
:
```

5. To set write protection for the user memory allocated to the address range from H'500000 to H'5FFFFFF:

:MP 500000 5FFFFFF;W (RET)

```
REMAINING EMULATION MEMORY LB=3072KB/SB0-7=0896KB
```

:MP (RET)

```
00020000-0003FFFF;S
00400000-004FFFFFF;S
00500000-005FFFFFF;W
ROM AREA      = 00000000-0003FFFF
X-RAM AREA    = FFFF8000-FFFF8FFF
Y-RAM AREA    = FFFFA000-FFFFAFFF
INTERNAL I/O  = FFFF0000-FFFF13FF
REMAINING EMULATION MEMORY LB=3072KB/SB0-3=0896KB
```

7.2.26 MEMORY [M]

Displays or modifies memory contents

Command Format

- Display, modification MEMORY Δ <address>[Δ <data>][;<option>][Δ N]] (RET)
 - <address>: Address of memory area whose contents are to be displayed or modified
 - <data>: Data to be written to the specified address
 - <option>: Length of display or modification units
 - B: 1-byte units
 - W: 2-byte units
 - L: 4-byte units
 - XW: 16-bit fixed-point units
 - XL: 32-bit fixed-point units
 - O: Odd address; 1-byte units
 - E: Even address; 1-byte units
 - Default: 1-byte units
 - N: No verification

Description

- Display, modification
 - If <data> is omitted, the emulator displays memory contents at the specified address and enters input wait state of the modification data. The user can then enter data and modify memory contents; this process can then be repeated for the next address. If option N is not specified, the data to be modified is read and verified. Memory contents are displayed, and modified data is input in the following format.

Notes: 1. The internal I/O areas are not always verified.

- 2. When no verification is specified and the contents in the reserved area are modified, a verify error occurs because the value which has read the modified data is undefined.**

MEMORY

: MEMORY <address> (RET)
 xxxxxxxx yyyyyyyy ? [<data>][;<option>] (RET)

xxxxxxx: Address of data to be modified

yyyyyyy: Memory contents displayed in modification units.

<data>: New data. Data length is considered to be the same as that of the data displayed on the screen. If only the (RET) key is pressed, data is not modified, and the next address is displayed.

<option>: The unit of display or modification can be changed, or the address can be incremented or decremented. When <data> is specified, <option> is processed after the data is modified. When <data> is not specified, a semicolon (;) can be omitted to specify options L, W, O, ^, =, or . (period). Table 7.18 lists option functions.

Table 7.18 MEMORY Command Options

Option	Description
B	Modification in 1-byte units
W	Modification in 2-byte units
L	Modification in 4-byte units
XW	Modification in 16-bit fixed-point units
XL	Modification in 32-bit fixed-point units
O	Odd address; modification in 1-byte units
E	Even address; modification in 1-byte units
^	Display of previous address contents
=	Display of current address contents
.	Command termination
Default	Display of next address contents

— When specifying <address> and <data>, memory contents are modified immediately and the emulator waits for the next command input.

: MEMORY H'FFF0 H'F8 (RET)
 :

Examples

1. To modify memory contents from address H'1000:

```
:M 1000 (RET)
00001000 00      ?   FF (RET)
00001001 01      ?   10 (RET)
00001002 22      ?   (RET)
00001003 00      ?   30;W (RET)
00001004 0000    ?   1234 (RET)
00001006 1100    ?   ^ (RET)
00001004 1234    ?   ;L (RET)
00001004 12341100 ?   12345678 (RET)
00001008 00000000 ?   . (RET)
:
```

2. To modify memory contents from address H'8000 in 2-byte units without verification:

```
:M 8000 ;W N (RET)
00008000 0000 ?   FF (RET)
00008002 0002 ?   1000 (RET)
00008004 FFF2 ?   . (RET)
:
```

3. To modify memory contents from address H'F000 in 16-bit fixed-point units:

```
:M F000 ;XW (RET)
0000F000 0.87544 ?   0.875 (RET)
0000F002 0.45637 ?   0.5 (RET)
0000F004 0.39285 ?   . (RET)
:
```

4. To write data H'10 to address H'FE00 without displaying the memory contents:

```
:M FE00 10 (RET)
:
```

7.2.27 MODE [MD]

Specifies or displays SH7060 operating mode

Command Format

- Specification MODE;C (RET)
- Display MODE (RET)

Description

- Specification
 - Interactively specifies the SH7060 operating mode in the emulator as shown below.

```

: MODE;C (RET)
E8000 MODE (MD5-0) = xx ? (a) (RET)
CONFIGURATION STORE OK (Y/N) ? (b) (RET)

```

(a) Operating mode. Input hexadecimal values to specify MD5 to MD0 bits.

(b) Confirmation message for configuration information storage

Y: The specified parameters are stored as configuration information in the emulator flash memory.

N: The specified parameters are not stored as configuration information and command execution is terminated.

If Y is input in (b), stores the settings as configuration information in the emulator flash memory. When the emulator is initiated after configuration information storage, it emulates in the stored operating mode.

The E8000 system program terminates after the SH7060 operating mode is set, and must then be re-initiated.

- Display

Displays the SH7060 operating mode in the emulator, the operating mode selection pin (MD5 to MD0) status on the user system, and the operating mode setting method in the following format:

```

: MODE (RET)
MODE = xx (MD5-0=nn) (a)

```

(a) Operating mode (xx), and operating mode selection pin status on the user system (MD5-0=nn) (refer to table 7.19).

When the user system is not connected, nn is displayed as undefined.

Table 7.19 Operating Mode Selection Pin Status and Display

Clock Mode			Operating Mode			Display (nn)
MD5	MD4	MD3	MD2	MD1	MD0	
Low	Low	Low	Low	Low	Low	0
Low	Low	Low	Low	Low	High	1
Low	Low	Low	Low	High	Low	2
:	:	:	:	:	:	:
High	High	High	High	High	High	3F

Notes

1. The emulator operating mode is specified with the MODE command, regardless of the operating mode selection pin (MD5 to MD0) status on the user system.
2. The emulator does not operate correctly if clock mode 6 or 7 is selected unless the clock signal is input from the user system. Make sure to input the clock signal from the user system. When the user system is not connected, select clock mode 0, 1, 2, 3, 4, or 5 with the MODE command and restart the emulator. If clock mode 6 or 7 is selected and the E8000 does not activate normally, the command-wait state is entered if the break key is input. Select correct mode with the MODE command.
3. For available emulator operating modes, refer to the Hardware Manual of the SH7060.

Examples

1. To specify the operating mode as mode 2 and store configuration information:

:MODE;C (RET)

E8000 MODE (MD5-0) = 00 ? **2 (RET)**

CONFIGURATION STORE OK (Y/N) ? **Y (RET)**

START E8000

S:START E8000

F:FLASH MEMORY TOOL

L:SET LAN PARAMETER

T:START DIAGNOSTIC TEST

(S/F/L/T) ? **_**

2. To display the SH7060 operating mode in the emulator:

:MODE (RET)

MODE = 02(MD5-0=3F)

:

7.2.29 MOVE_TO_RAM [MR]

**Moves contents of ROM to standard emulation
memory**

Command Format

- Movement MOVE_TO_RAMΔ<start address>Δ<end address>
[;<memory attribute>] (RET)
 - <start address>: Start address of the ROM area to be moved
 - <end address>: End address of the ROM area to be moved
 - <memory attribute>: Type of standard emulation memory to be allocated
 - S: Standard emulation memory
 - SW: Standard emulation memory with write protection
 - Default: Standard emulation memory

Description

- Movement
 - Use this command to temporarily modify ROM contents in the user system and execute the modified program. Transfers user system ROM contents to the specified standard emulation memory area where data can be modified. Data transfer to standard emulation memory is performed in 256-kbyte or 1-Mbyte units. After data transfer, the unused standard emulation memory area is displayed as follows:

```
REMAINING EMULATION MEMORY LB=4096KB
[/SB0-3=yyyyKB] [/SB4-7=zzzzKB]
```

xxxx: Unused size of standard emulation memory (LB0 to LB11 block, 1-Mbyte units)

yyyy: Unused size of standard emulation memory (SB0 to SB3 block, 256-kbyte units)

zzzz: Unused size of standard emulation memory (SB4 to SB7 block, 256-kbyte units)

- If there is not enough unused standard emulation memory to satisfy the specification, data transfer is performed only for the memory area available, and command execution terminates.
- Contents of only areas CS0 to CS5 can be transferred.
- Refer to the MAP command, for details on write-protected area settings.

Example

To allocate standard emulation memory to the address range from H'0 to H'3FFFF in the user system ROM area and transfer ROM contents:

```
:MR 0 3FFFF;S (RET)  
REMAINING EMULATION MEMORY LB=3072KB/SB0-3=0768KB  
:
```

7.2.30 PERFORMANCE_ANALYSIS1-8 **Specifies, cancels, initializes, and displays performance measurement data**
[PA,1,2,3,4,5,6,7,8]

Command Format

- Specification PERFORMANCE_ANALYSIS(1/2/3/4/5/6/7/8)Δ<subroutine name>
 Δ<start address>Δ<end address>[ΔTIME=<timeout value>]
 [ΔCOUNT=<count value>];I1 (RET)
 (Subroutine execution time measurement mode 1)
 PERFORMANCE_ANALYSIS(1/2/3/4/5/6/7/8) Δ<subroutine name>
 Δ<start address>Δ<end address>[ΔTIME=<timeout value>]
 [ΔCOUNT=<count value>];I2 (RET)
 (Subroutine execution time measurement mode 2)
 PERFORMANCE_ANALYSIS(1/3/5/7) Δ<subroutine name>
 Δ<start address range>Δ<end address range>;I3 (RET)
 (Subroutine execution time measurement mode 3)
 PERFORMANCE_ANALYSIS(1/3/5/7) Δ<subroutine name>
 Δ<start address>Δ<end address>;AC=<accessed area address
 range>Δ<access type> (RET)
 (Area access count measurement mode)
 PERFORMANCE_ANALYSISΔ (1/3/5/7) Δ<subroutine name>
 Δ<start address>Δ<end address>;SC=<called subroutine
 address range> (RET)
 (Subroutine call count measurement mode)
- Cancellation PERFORMANCE_ANALYSIS[(1/2/3/4/5/6/7/8)][Δ]- (RET)
- Initialization PERFORMANCE_ANALYSISΔ;I (RET)
- Display PERFORMANCE_ANALYSIS[Δ;(A/V)] (RET)
 - n: Subroutine number
 - <subroutine name>: Name of the subroutine whose execution performance is to be measured
 - <start address>: Subroutine entry address
 - <end address>: Subroutine exit address

<timeout value>: Timeout value of execution time measurement. Can be set for only the PERFORMANCE_ANALYSIS1 command.
 Display format: xxx[:yy[:zz[:nnnnn]]]

xxx: Hour

yy: Minute

zz: Second

nnnnn: Microsecond

Specifiable range: xxx: 0 to 999

yy: 0 to 59

zz: 0 to 59

nnnnn: 0 to 999999

<specified count>: Execution count limit. Can be set for only the PERFORMANCE_ANALYSIS1 command.

Specifiable range: H'1 to H'FFFF

<start address range>: Subroutine entry address range

<start address of subroutine entry range>:<end address of subroutine entry range>

<end address range>: Subroutine exit address range

<start address of subroutine exit range>:<end address of subroutine exit range>

<accessed area address range>: Address range of the area which is accessed by the subroutine

<start address of range>:<end address of range>

<access type>: Bus cycle type for the specified access area

DAT: Execution cycle

<called subroutine address range>: Address range of the called subroutine accessed by the calling subroutine

<start address>:<end address>

I: Initializes performance measurement information.

A: Displays specified subroutine addresses.

V: Displays subroutine execution time and execution count in numerical form. If V is omitted, display is in graph form.

Description

- Specification
 - Measures the execution time and count of the specified subroutine during user program execution initiated with the GO command. The following modes can be specified.
 - a. Subroutine execution time measurement mode 1

Measures the execution time and count of the subroutine defined by <start address> and <end address>. Measurement starts when an address within the range from the start address to the end address is prefetched, halts when an address outside the specified range is prefetched, and restarts when an address within the specified range is prefetched again. The subroutine execution count is incremented every time the subroutine end address is fetched after the start address is passed. The execution time of subroutines called from the specified subroutine is not included in the measurement results.
 - b. Subroutine execution time measurement mode 2

Measures the execution time and count of the subroutine defined by <start address> and <end address>. Measurement starts when the start address is prefetched and halts when the end address is prefetched. The subroutine execution count is incremented every time the subroutine end address is fetched after the start address is passed. The execution time of subroutines called from the specified subroutine is included in the measurement results.
 - c. Subroutine execution time measurement mode 3

Measures the execution time and count of the subroutine defined by <start address range> and <end address range>. Measurement starts when an address in the start address range is prefetched and halts when an address in the end address range is prefetched. The subroutine execution count is incremented every time <end address range> is passed after the start address is passed.
 - d. Area access count measurement mode

Counts the number of times the subroutine defined by <start address> and <end address> accesses the range specified by <accessed area address range>. The subroutine execution time is measured using subroutine execution time measurement mode 1.

e. Subroutine call count measurement mode

Counts the number of times the subroutine defined by <subroutine name>, <start address>, and <end address> calls the subroutine specified by <called subroutine address range>. The subroutine execution time is measured using subroutine execution time measurement mode 1.

Note: The performance analysis is measured by using the address bus value of the prefetch cycle. When the end address is specified for the near address of the instruction next to the branch or delay slot instruction, the measurement is incorrect. Analyze the SH7060 operation following the cycle which prefetched the branch instruction in the trace bus cycle unit, and do not set the address in the prefetch cycle, which is not executed with the branch instruction, to the end address.

— Table 7.20 lists the measurement modes that can be specified by each PERFORMANCE_ANALYSIS command. When break conditions or trace conditions have been set, subroutines may not be set to their maximum number.

Table 7.20 Measurement Modes for Each Command

Measurement Mode	PA1	PA2	PA3	PA4	PA5	PA6	PA7	PA8
Subroutine execution time measurement mode 1	○	○	○	○	○	○	○	○
Subroutine execution time measurement mode 2	○	○	○	○	○	○	○	○
Subroutine execution time measurement mode 3	○	X	○	X	○	X	○	X
Area access count measurement mode	○	X	○	X	○	X	○	X
Subroutine nest call count measurement mode	○	X	○	X	○	X	○	X

Note: ○: Mode can be specified.
 X: Mode cannot be specified.

- Up to eight subroutines can be specified when using only subroutine execution time measurement mode 1 or 2 for measurement. However, only up to four subroutines can be specified in subroutine execution time measurement mode 3, area access count measurement mode, and subroutine call count measurement mode.
- This command cannot be executed during program execution by the STEP or STEP_OVER command.

PERFORMANCE_ANALYSIS

- If <timeout value> is specified in the PERFORMANCE_ANALYSIS1 command and the subroutine execution time exceeds the specified timeout value, a break occurs. To enable this, make sure to specify TB as the mode with the GO command.
- If <specified count> is specified in the PERFORMANCE_ANALYSIS1 command and the subroutine execution count reaches the specified count, a break occurs. To enable this, make sure to specify TB as the mode with the GO command.

Note: An execution count that is exceeded is detected when the program passes through the subroutine end address. Consequently, a subroutine execution count that is equivalent to the specified count plus one and the corresponding subroutine execution time are displayed.

- Cancellation
 - Cancels measuring execution performance for the specified subroutine number.
 - If the subroutine number is omitted, all subroutines assigned for execution performance measurement are canceled.
- Initialization

Clears the current execution time and count for all subroutines, as well as the total run time. The total run time begins to be measured only after a subroutine to be measured by this command is assigned. If no subroutines are assigned, the total run time is not measured.
- Display

Displays specified subroutine addresses or performance measurement results, in one of the following three formats. If a subroutine name is specified, the subroutine addresses and measurement results are displayed in numerical form or graph form.

— Execution time ratio displayed in graph form. (No option is specified.)

: **PERFORMANCE_ANALYSIS** (RET)

NO	NAME	MODE	RATE	0---10---20---30---40---50---60---70---80---90---100
1	SUBA	I1	D'10.0%	*****
2	SUBB	I2	D'20.0%	*****
3	SUBC	I3	D'20.0%	*****
4				
5	SUBD	AC	D'15.0%	*****
7	SUBE	SC	D'30.0%	*****
(a)	(b)	(c)	(d)	(e)

TOTAL RUN-TIME = D'0000H:10M:00S:000020US:250NS (f)

(a) Subroutine number

(b) Subroutine name (up to 8 characters are displayed)

(c) Execution measurement mode

- I1: Subroutine execution time measurement mode 1
- I2: Subroutine execution time measurement mode 2
- I3: Subroutine execution time measurement mode 3
- AC: Area access count measurement mode
- SC: Subroutine call count measurement mode

(d) Execution time ratio as a percentage

(e) Execution time ratio in graph form (in units of 2%/asterisk, rounded up)

(f) Total run time displayed as H (hour), M (minutes), S (second), US (microsecond), and NS (nanosecond).

PERFORMANCE_ANALYSIS

— Execution time ratio displayed in graph form. (Option A is specified.)

: *PERFORMANCE_ANALYSIS ;A (RET)*

NO	NAME	MODE	ADDRESS	TIME=xxxH:xxM:xxS:xxxxxxUS	COUNT=nnnnnnnn
1	SUBA	I1	00000100	00001FF0	
(a)	(b)	(c)	(d)	(e)	(f)
2	SUBB	I2	00005000	00007FF0	
3	SUBC	I3	00010000 : 0001008F		(h)
			00020000 : 00020098		(i)
4					
5	SUBE	AC	00002030 : 0000207F		
	<ACCESS>		FFFFFF00 : FFFFFFF7 ; DAT		
			(j)	(k)	
7	SUBD	SC	00020100 : 0002FFFF		
	<CALL-SUB>		00030000 : 00030060		(l)

TOTAL RUN-TIME = D'0000H:10M:00S:000020US:250NS					(m)

(a) Subroutine number

(b) Subroutine name (up to 8 characters are displayed)

(c) Time measurement mode

I1: Subroutine execution time measurement mode 1
 I2: Subroutine execution time measurement mode 2
 I3: Subroutine execution time measurement mode 3
 AC: Area access count measurement mode
 SC: Subroutine call count measurement mode

(d) Subroutine start address

(e) Subroutine end address

(f) Timeout value (displayed only when the timeout value is set with the TIME option in mode I1 or I2)

(g) Count value (displayed only when the count value is set with the COUNT option in mode I1 or I2)

(h) Start address range in subroutine execution time measurement mode 3

(i) End address range in subroutine execution time measurement mode 3

(j) Accessed area address range in area access count measurement mode

(k) Access type of accessed area in area access count measurement mode

DAT: Execution cycle

(l) Called subroutine address range in subroutine call count measurement mode

(m) Total run time

— Execution time and count displayed as numerical values. (Option V is specified.)

: *PERFORMANCE_ANALYSIS ;V (RET)*

NO	NAME	MODE	RATE	RUN-TIME	E-COUNT
1	SUBA	I2	D'10.0%	D'0000H:00M:05S:001000US:250NS	D'00005
(a)	(b)	(c)	(d)	(e)	(f)
	MAX	D'0000H:00M:05S:001000US:250NS	MIN	D'0000H:00M:05S:001000US:250NS	
		(g)		(h)	
	AVE	D'0000H:00M:05S:001000US:250NS			
		(i)			
2	SUBB	I1	D'20.0%	D'0000H:00M:10S:010305US:500NS	D'00010
	AVE	D'0000H:00M:05S:001000US:250NS			
3	SUBC	I3	D'20.0%	D'0000H:00M:10S:010305US:500NS	D'00010
	AVE	D'0000H:00M:05S:001000US:250NS			
4					
5	SUBD	AC	D'10.0%	D'0000H:00M:05S:001000US:250NS	
	<ACCESS>				D'00005
7	SUBE	SC	D'20.0%	D'0000H:00M:10S:010305US:500NS	
	<CALL-SUB>			D'00010	
TOTAL RUN-TIME = D'0001H:00M:50S:000020US:250NS					
					(j)

(a) Subroutine number

(b) Subroutine name (up to 8 characters are displayed)

(c) Time measurement mode

- I1: Subroutine execution time measurement mode 1
- I2: Subroutine execution time measurement mode 2
- I3: Subroutine execution time measurement mode 3
- AC: Area access count measurement mode
- SC: Subroutine call count measurement mode

(d) Execution time ratio as a percentage

(e) Execution time

(f) Area access count in area access count measurement mode or subroutine call count in subroutine call count measurement mode

(g) Subroutine maximum execution time (only for the PERFORMANCE_ANALYSIS 1,2,3,4 command in subroutine execution time measurement mode 2 (I2))

(h) Subroutine minimum execution time (only for the PERFORMANCE_ANALYSIS 1,2,3,4 command in subroutine execution time measurement mode 2 (I2))

PERFORMANCE_ANALYSIS

- (i) Subroutine average execution time (only for the PERFORMANCE_ANALYSIS 1,2,3,4 command)
- (j) Total run time displayed as H (hour), M (minutes), S (second), US (microsecond), and NS (nanosecond).

Notes

1. According to the TIME option of the EXECUTION_MODE command, the maximum measurable time is 488, 124, or 6 hours, where the minimum measurement time is 1.6 μ s, 406 ns, or 20 ns, respectively.
2. When conditions have already been set with the BREAK_CONDITION_C or TRACE_CONDITION_C command, the same command number cannot be set. For example, when a condition has been set with the BREAK_CONDITION_C1 or TRACE_CONDITION_C1 command, the condition cannot be set with the PERFORMANCE_ANALYSIS1 command. If necessary, cancel conditions set with the above commands before setting the break conditions.

Examples

1. To measure the execution time of subroutines SUBB (H'5000 to H'7FE0) and SUBD (H'20100 to H'2FFFF) and initialize the performance measurement data:

```
:PA2 SUBB 5000 7FE0 ;I2 (RET)  
:PA7 SUBD 20100 2FFFF ;SC=30000:30060 (RET)  
:PA ;I (RET)  
:
```

2. To display addresses of the set subroutines:

:PA ;A (RET)

NO	NAME	MODE	ADDRESS	
1	SUBA	I1	00000100 00001FF0	COUNT=D'00000
2	SUBB	I2	00005000 00007FF0	
3	SUBC	I3	00010000:0001008F 00020000:00020098	
4				
5	SUBE	AC	00002030 0000207F <ACCESS> FFFFFFF0:FFFFFF7F;DAT	
7	SUBD	SC	00020100 0002FFFF <CALL-SUB> 00030000:00030060	

TOTAL RUN-TIME = D'0001H:00M:40S:022917US:000NS

3. To display execution time ratio in graph form:

:PA (RET)

NO	NAME	MODE	RATE	0---10---20---30---40---50---60---70---80---90--100
1	SUBA	I1	D'10.0%	*****
2	SUBB	I2	D'20.0%	*****
3	SUBC	I3	D'20.0%	*****
4				
5	SUBD	AC	D'15.0%	*****
7	SUBE	SC	D'20.0%	*****

TOTAL RUN-TIME = D'0001H:00M:40S:022917US:000NS

PERFORMANCE_ANALYSIS

4. To display execution time and count in numerical form:

:PA ;V (RET)

NO	NAME	MODE	RATE	RUN-TIME	E-COUNT
1	SUBA	I1	D'10.0%	D'0000H:00M:05S:001000US:250NS	D'00005
	AVE			D'0000H:00M:05S:001000US:250NS	
2	SUBB	I2	D'20.0%	D'0000H:00M:10S:010305US:500NS	D'00010
	MAX			D'0000H:00M:10S:010305US:250NS	MIN D'0000H:00M:10S:010305US:250NS
	AVE			D'0000H:00M:10S:010305US:250NS	
3	SUBC	I3	D'20.0%	D'0000H:00M:10S:010305US:500NS	D'00010
	AVE			D'0000H:00M:10S:010305US:250NS	
4					
5	SUBD	AC	D'10.0%	D'0000H:00M:05S:001000US:250NS	
	<ACCESS>				D'00005
7	SUBE	SC	D'20.0%	D'0000H:00M:10S:010305US:500NS	
	<CALL-SUB>				D'00010

TOTAL RUN-TIME = D'0001H:00M:40S:022917US:000NS

5. To cancel all registered subroutines:

:PA - (RET)

:

7.2.31 QUIT [Q]

Terminates E8000 system program

Command Format

- Termination QUIT (RET)

Description

- Termination
 - Terminates the E8000 system program and puts the emulator monitor in command input wait state:

```
: QUIT (RET)  
START E8000  
S:START E8000  
F:FLASH MEMORY TOOL  
L:SET LAN PARAMETER  
T:START DIAGNOSTIC TEST  
(S/F/L/T) ? _
```

Example

To terminate the E8000 system program:

```
: Q (RET)  
START E8000  
S:START E8000  
F:FLASH MEMORY TOOL  
L:SET LAN PARAMETER  
T:START DIAGNOSTIC TEST  
(S/F/L/T) ? _
```

7.2.32 RADIX [RX]

Specifies and displays radix for numeric input

Command Format

- Specification RADIXΔ<radix> (RET)
- Display RADIX (RET)
 - <radix>: Radix to be used for input of numeric values
 - H: Hexadecimal (default at system program initiation)
 - D: Decimal
 - Q: Octal
 - B: Binary
 - X: Fixed-point

Description

- Specification

Specifies the radix used by the emulator to interpret numbers entered on the command line.

The RADIX command sets the radix to be used for numbers entered simply as numbers.

Hexadecimal is used at emulator initiation. Numbers may be entered in any radix at any time, provided that each value is prefixed with the appropriate character.

Radix	Input Example
Binary	B'1010
Octal	Q'2370
Decimal	D'6904
Hexadecimal	H'AF10
Fixed-point	X'0.6634049566

- Display

Displays the currently set radix as follows:

RADIX = Radix character

Radix character, displayed as one of the following:

B: BINARY

Q: OCTAL

D: DECIMAL

H: HEXADECIMAL

X: FIXED POINT

Examples

1. To set the radix to decimal:

:***RX D (RET)***

:***B 10 (RET)*** (10 is input in decimal)

:

2. To display the current radix:

:***RADIX (RET)***

RADIX=D:DECIMAL

:

7.2.33 REGISTER [R]**Displays register contents****Command Format**

- Display REGISTER (RET)

Example

To display all register contents:

```

:R (RET)
PC=00005C60 SR=000000F0:****000000000000****----IIIII0--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 000000FF 00000011 00000000 00000000 00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFE00
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
:

```

7.2.34 RESET [RS]

Resets SH7060

Command Format

- Reset RESET (RET)

Description

- Reset

Resets the SH7060. The SH7060 system register, control register, general register, and DSP register contents will be reset to the following values:

R0 to R14	: The value before reset	VBR	: H'00000000
R15 (SP)	: Power-on reset vector value	GBR	: The value before reset
MACH	: The value before reset	MACL	: The value before reset
PC	: Power-on reset vector value	SR	: H'000000F0
PR	: The value before reset	RS, RE	: The value before reset
MOD	: The value before reset	DSR	: H'00000000
A0G, A1G	: The value before reset	A0, A1, M0, M1,	
		X0, X1, Y0, Y1	: The value before reset

The internal I/O register contents will also be reset.

Note

In the SH7060, the initial value of the registers must be set in the program because the register contents are not stable after the SH7060 is reset.

Example

To reset the SH7060:

```
:RS (RET)
** RESET BY E8000 !
:
```

7.2.35 RESULT [RT]

Displays execution results

Command Format

- Display **RESULT (RET)**

Description

- Display

Displays register contents, execution time, and the GO, STEP, or STEP_OVER command termination cause. The display format is as follows:

```

:RESULT (RET)
-PC=00005C60  SR=00000F0:****0000000000****----IIII00--
-GBR=00000000  VBR=00000000  MACH=00000000  MACL=00000000  PR=00000000  (a)
-RS=00000000  RE=00000000  MOD=00000000
-R0-7  00000000  000000FF  00000011  00000000  00000000  00000000  00000000
00000000
-R8-15  00000000  00000000  00000000  00000000  00000000  00000000  00000000
000FFE00
-DSR=00000000:*****-----COB-
-A0G=00  A0=00000000  M0=00000000  X0=00000000  Y0=00000000
-A1G=00  A1=00000000  M1=00000000  X1=00000000  Y1=00000000
I-TIME (2->1)=D'0000H:00M:00S:000000US:000NS (00.0%)          E-COUNT=D'00000
(b)
  MAX=D'0000H:00M:00S:000000US:000NS          (c)
  MIN=D'0000H:00M:00S:000000US:000NS          (d)
  AVE=D'0000H:00M:00S:000000US:000NS          (e)
I-TIME (4->3)=D'0000H:00M:00S:000000US:000NS (00.0%)          E-COUNT=D'00000
(f)
  MAX=D'0000H:00M:00S:000000US:000NS          (g)
  MIN=D'0000H:00M:00S:000000US:000NS          (h)
  AVE=D'0000H:00M:00S:000000US:000NS          (i)
RUN-TIME=D'0000H:00M:00S:000018US:000NS          (j)
+++> <cause of termination>          (k)

```

(a) The register contents at emulation termination.

(b) Time interval measurement modes 1, 2, and 3 display the execution time from satisfaction of BCU2 condition to the satisfaction of BCU1 condition. Time interval measurement mode 2 displays the execution count from satisfaction of BCU2 condition to the satisfaction of BCU1 condition.

(c) Time interval measurement modes 2 and 3 display the maximum execution time from satisfaction of BCU2 condition to the satisfaction of BCU1 condition.

(d) Time interval measurement modes 2 and 3 display the minimum execution time from satisfaction of BCU2 condition to the satisfaction of BCU1 condition.

- (e) Time interval measurement modes 2 and 3 display the average execution time from satisfaction of BCU2 condition to the satisfaction of BCU1 condition.
- (f) Time interval measurement mode 3 displays the execution time from satisfaction of BCU4 condition to the satisfaction of BCU3 condition. Time interval measurement mode 2 displays the execution count from satisfaction of BCU2 condition to the satisfaction of BCU1 condition.
- (g) Time interval measurement mode 3 displays the maximum execution time from satisfaction of BCU4 condition to the satisfaction of BCU3 condition.
- (h) Time interval measurement mode 3 displays the minimum execution time from satisfaction of BCU4 condition to the satisfaction of BCU3 condition.
- (i) Time interval measurement mode 3 displays the average execution time from satisfaction of BCU4 condition to the satisfaction of BCU3 condition.
- (j) User program execution time in decimal. According to the TIME option of the EXECUTION_MODE command, the maximum measurable time is 488, 124, or 6 hours, where the minimum measurement time is 1.6 μ s, 406 ns, or 20 ns, respectively. If the period exceeds the maximum measurable time, it is displayed as *.
- (k) Cause of termination.

Note

Displayed register contents show values at program termination, not the current values.

Example

To display execution results:

```
:RT (RET)
-PC=00005C60 SR=000000F0:****000000000000****----IIII00--
-GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
-RS=00000000 RE=00000000 MOD=00000000
-R0-7 00000000 000000FF 00000011 00000000 00000000 00000000 00000000 00000000
-R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFE00
-DSR=00000000:*****-----COB-
-A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
-A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
RUN-TIME=D'0000H:00M:00S:002241US:000NS
+++ :BREAKPOINT
:
```

7.2.36 STATUS [ST]**Displays emulator execution status****Command Format**

- Display STATUS (RET)

Description

- Display

Displays emulator execution status in the following format:

```
MODE=(a) RADIX=(b) BREAK=(c)
HOST=(d) STEP_INFO=REG:(e) /A:(f) /SP:(g)
CLOCK=(h) EML_MEM=S:(i)
```

(a) MODE=xx: SH7060 operating mode specified with the MODE command

(b) RADIX=xxx: Default input number type

```
  BIN:  Binary
  OCT:  Octal
  DEC:  Decimal
  HEX:  Hexadecimal
  FIX:  Fixed-point
```

(c) BREAK=D'xxx: Number of breakpoints (decimal)

(d) HOST=x1x2x3x4x5: Interface conditions with serial port

x1: Baud rate (BPS: Bits per second)

1: 2400 BPS 2: 4800 BPS 3: 9600 BPS 4: 19200 BPS 5: 38400 BPS

x2: Data length for one character

8: 8 bits 7: 7 bits

x3: Parity

N: None E: Even O: Odd

x4: Number of stop bits

1: 1 stop bit 2: 2 stop bits

x5: Busy control method

X: X-ON/X-OFF control R: RTS/CTS control

- (e) STEP_INFO=REG:x1 x2 x3: Register information displayed with the STEP command
- x1 1: Control register (PC, SR, PR, GBR, VBR, MACH, MACL, RS, RE, and MOD) information is displayed.
Space: No control register (PC, SR, PR, GBR, VBR, MACH, MACL, RS, RE, and MOD) information is displayed.
 - x2 2: General register (R0 to R15) information is displayed.
Space: No general register (R0 to R15) information is displayed.
 - x3 3: DSP register (DSR, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, and Y1) information is displayed.
Space: No DSP register (DSR, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, and Y1) information is displayed.
- (f) /A:xxxxxxxx-xxxxxxxx: Memory address range displayed with the STEP command
- (g) /SP:xxxxxxxx: Display size of stack contents
- (h) CLOCK=xxxx: Clock signal type
- 7MHz: E8000 internal clock (7.5 MHz)
 - 15MHz: E8000 internal clock (15 MHz)
 - USER: User system clock
 - XTAL: Crystal oscillator clock
- (i) EML_MEM=S:xxxxKB: Remaining size of standard emulation memory
xxxxKB: Remaining size of standard emulation memory

Example

To display the emulator status:

```
: ST (RET)
MODE=02  RADIX=HEX  BREAK=D'001
HOST=38N1X  STEP_INFO=REG:12/A:3  /SP:
CLOCK=7.5MHz  EML_MEM=S:4096KB
```

7.2.37 STEP [S]

Performs single-step execution

Command Format

- Single step STEP [Δ <number of execution steps>[Δ <start address>]]
[;<stop PC>][Δ <display option>][Δ I] (RET)

<number of execution steps>: Number of steps to be executed (H'1 to H'FFFFFFFF).

Default: If <stop PC> and <display option> are specified, H'FFFFFFFF is assumed. If not, H'1 is assumed.

<start address>: Start address of single-step execution. Default is the current PC address.

<stop PC>: PC address when single-step execution is terminated.
Default is <number of execution steps>.

<display option>: Specification of instructions to be displayed

J: Displays instructions and register contents only when branch instructions are executed

R: Displays instructions and register contents only within the opening routine

Default: Displays instructions and register contents for all executed instructions

I: Interrupt permission during STEP command execution

Description

- Single step

— Performs single-step execution from <start address> to <stop PC> or from <start address> for <number of execution steps>. The type of emulation performed (described below) depends on the specified parameters and option.

In addition, register and memory contents, address, instruction mnemonic, and termination cause are displayed in the following format:

- (a) PC=00001000 SR=000000F0:****000000000000****----IIII00--
 GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
 RS=00000000 RE=00000000 MOD=00000000
 R0-7 00000000 000000FF 00000011 00000000 00000000 00000000 00000000 00000000
 R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FEE00
 DSR=00000000:*****
 A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
 A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
- (b) <address>:<instruction mnemonic>
- (c) MEMORY
 <memory contents>
- (d) ++: <cause of termination>
- (a) Register information
 - (b) Address and mnemonic of the executed instruction
 - (c) Memory contents display
 - (d) Cause of termination (refer to table 7.21)

Information (a) and (c) is displayed according to specifications made with the STEP_INFORMATION command. The termination cause, (d), is displayed only when the STEP command is completed.

Table 7.21 Causes of STEP Command Termination

Message	Termination Cause
BREAK CONDITION UBC1	A break condition specified with the BREAK_CONDITION_UBC1 command was satisfied.
BREAK CONDITION An	A break condition specified with the BREAK_CONDITION_An command was satisfied (n = 1 to 8).
BREAK CONDITION Bn	A break condition specified with the BREAK_CONDITION_Bn command was satisfied (n = 1 to 8).
BREAK CONDITION Cn	A break condition specified with the BREAK_CONDITION_Cn command was satisfied (n = 1 to 8).
BREAK CONDITION A1, ... ,8	Multiple break conditions specified with the BREAK_CONDITION_A (A1 to A8) commands were satisfied.
BREAK CONDITION B1, ... ,8	Multiple break conditions specified with the BREAK_CONDITION_B (B1 to B8) commands were satisfied.
BREAK CONDITION C1, ... ,8	Multiple break conditions specified with the BREAK_CONDITION_C (C1 to C8) commands were satisfied.
BREAK KEY	The BREAK key or (CTRL) + C keys were pressed for forcible termination.
ILLEGAL INSTRUCTION	A break instruction (H'0000) was executed.
RESET BY E8000	The emulator forcibly terminates program execution with the RESET signal because an error has occurred in the user system.
STEP NORMAL END	The specified number of steps were executed.
STOP ADDRESS	The instruction at <stop PC> was executed.

— If <stop PC> and <display option> are omitted, instruction mnemonics and register information are displayed for each step executed.

```
: STEP <number of execution steps> [<start address>] (RET)
```

— Instruction mnemonics and register information are also displayed for each step when <stop PC> is specified, and single-step emulation is executed until the instruction at <stop PC> is executed.

```
: STEP [<number of execution steps> [<start address>]]; <stop PC> (RET)
```

- If the J option is specified, instruction mnemonics and register information are displayed only for branch instructions, and single-step emulation is executed until the instruction at <stop PC> is executed. If <stop PC> is set at the start address of an interrupt, STEP execution may not terminate.

: *STEP* [*<number of execution steps>* [*<start address>*]];[*<stop PC>*] J (RET)

The following instructions are valid when the J option is specified:

BT, BF, BRA, JMP, BSR, JSR, BTS, BFS, BRAF, BSRF, TRAPA, and RTE

- If the R option is specified, instruction mnemonics and register information are displayed only during execution within the opening routine. At that time, single-step execution continues until the instruction at <stop PC> is executed. The jump addresses of branch instructions, such as JSR or BSR, are not displayed. Although this function is similar to the STEP_OVER command function, the latter is recommended because of its faster execution time.

: *STEP* [*<number of execution steps>* [*<start address>*]];[*<stop PC>*] R (RET)

If a break occurs while executing a subroutine with R option specification, the subroutine start address and its instruction mnemonic are displayed.

- No interrupts are accepted during STEP command execution, unless the I option has been specified.
- After the STEP command has been executed (so long as it was not forcibly terminated), and if no other command has been entered, single-step execution can be continued by simply pressing the (RET) key.

Notes

1. Single-step execution is achieved by using the hardware break function (BREAK_CONDITION_UBC4 command). Accordingly, conditions specified with the BREAK_CONDITION_UBC4 command are invalid when using the STEP command.
2. Software breakpoints specified with the BREAK or BREAK_SEQUENCE command are ignored during single-step execution.

STEP

3. If a delayed branch instruction is executed during single-step emulation, single-step execution stops after the instruction immediately following the delayed branch instruction is executed. Therefore, two instruction mnemonics are displayed.
3. If break conditions specified with the BREAK_CONDITION_A,B,C or BREAK_CONDITION_UBC command are satisfied, STEP execution may terminate without executing a single instruction.

Examples

1. To execute a program one step at a time, starting from the address given by the current PC:

:S (RET)

```
PC=00001002 SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7  00000000 000000FF 00000011 00000000 00000000 00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFE00
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
00001000          MOV      R0,R1
+++ :STEP NORMAL END
:
```

2. To perform single-step execution from addresses H'1060 to H'1070 with information displayed only for branch instructions:

:S FFFF 1060 ;1070 J (RET)

```

PC=0000106A SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7  00000000 000000FF 00000011 00000000 00000000 00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFFE0
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
00001064          JMP          @R0
00001066          NOP
PC=0000106E SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7  00000000 000000FF 00000011 00000000 00000000 00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFFE0
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
0000106A          BT          00001070
PC=00001072 SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7  00000000 000000FF 00000011 00000000 00000000 00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFFE0
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
00001070          NOP
+++ :STOP ADDRESS

```

:

7.2.38 STEP_INFORMATION [SI] Specifies and displays information during single-step execution

Command Format

- Specification STEP_INFORMATION[Δ<register information>][ΔA=<start address>[(Δ<end address>/Δ@<number of bytes>)]] [ΔSP=<stack display byte count>] (RET)
- Display STEP_INFORMATION (RET)
 - <register information>: Register to be displayed.
 - 1: Displays PC, SR, PR, GBR, VBR, MACH, and MACL
 - 2: Displays R0 to R15
 - 3: Displays DSP registers (DSR, A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, and Y1)

ALL: All register information is output (default at emulator initiation).

–: No information displayed.

Default: ALL
 - <start address>: Start address of memory contents.
 - <end address>: End address of memory contents. (Default is 16 bytes of memory beginning at <start address>.)
 - <number of bytes>: Number of bytes of memory contents. (Default is 16 bytes.)
 - <stack display byte count>: Number of bytes of stack contents.

Description

- Specification

Displays register information, executed instruction information, memory contents, and cause of termination during STEP and STEP_OVER command execution. This command also selects the register information and memory contents which are to be displayed.

- (a) PC=00001000 SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
- (b) R0-7 00000000 000000FF 00000011 00000000 00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFE00
- (c) DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
- (d) 00001002 MOV #00, R0
- (e) MEMORY
0000FF80 00 04 00 FF F0 00 02 00 10 00 02 00 0F 00 00 00 "....."
- (f) STACK
000FFFE0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 "....."
- (g) +++:STEP NORMAL END

- (a) System and control register information (PC, SR, PR, GBR, VBR, MACH, MACL, RS, RE, and MOD)
- (b) General register information (R0 to R15)
- (c) DSP register information (DSR, A0G, A1G, A0, A1, M0, M1, X0, X1, Y0, and Y1)
- (d) Address and assembler instruction mnemonic of the executed instruction
- (e) Memory contents display
- (f) Stack contents display

- (h) Cause of termination

- Display

Displays STEP information according to the specified contents. However, the address and assembler instruction mnemonic of each executed instruction are not displayed.

STEP_INFORMATION

Examples

1. To display only the contents of system and control registers (PC, SR, PR, GBR, VBR, MACH, MACL, RS, RE, and MOD) during STEP or STEP_OVER command execution:

```
:SI 1 (RET)
:
```

2. To display no register information during STEP or STEP_OVER command execution:

```
:SI - (RET)
:
```

3. To display memory contents from addresses H'FB80 to H'FB87 during STEP or STEP_OVER command execution:

```
:SI A=FB80 FB87 (RET)
:
```

4. To display contents according to the specified display information:

```
:SI (RET)
PC=00001004 SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 000000FF 00000011 00000000 00000000 00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFE00
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
00001002          MOV          #00,R0
MEMORY
0000FF80 00 04 00 FF F0 00 02 00 10 00 02 00 0F 00 00 00 "....."
STACK
0000FFE0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 "....."
+++ :STEP NORMAL END
:
```

7.2.39 STEP_OVER [SO]

**Performs single-step execution except for
subroutines**

Command Format

- Execution STEP_OVER [<start address>][:I] (RET)
 <start address>: Start address of single-step execution. Default is the current PC address.
 I: Interrupt permission during single-step execution

Description

- Execution
 - Beginning at <start address>, performs single-step execution of instructions, except for subroutines called by the BSR, JSR, BSRF, or TRAPA instruction. If a BSR, JSR, BSRF, or TRAPA instruction is executed, acts as if the subroutine called by the BSR, JSR, BSRF, or TRAPA instruction is a single instruction. If an instruction other than BSR, JSR, BSRF, or TRAPA is executed, register contents and the executed instruction are shown after each instruction is executed, like in the STEP command.
 - If a BSR, JSR, or BSRF instruction is executed, sets a PC break before the instruction following the slot delayed branch instruction for the BSR, JSR, or BSRF instruction, and executes the user program.
 - During STEP_OVER command execution, register contents can be displayed in the following format. The register information and memory contents are displayed according to the STEP_INFORMATION command specifications.

STEP_OVER

- (a) PC=00001004 SR=000000F0:***0000000000***----IIII0--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 000000FF 00000011 00000000 00000000 00000000 00000000 00000000
R8-15 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000FFE00
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
- (b) <address>:<instruction mnemonic>
- (c) MEMORY
 <memory contents>
- (d) STACK
 <stack contents>
- (e) +++: <cause of termination>

- (a) Register information
- (b) Address and mnemonics of the executed instruction
- (c) Memory contents display
- (d) Stack contents display
- (e) Cause of termination (refer to table 7.22)

- After the STEP_OVER command has been executed (so long as it was not forcibly terminated), and if no other command has been entered, single-step execution can be continued by simply pressing the (RET) key.
- Software breakpoints (specified with the BREAK or BREAK_SEQUENCE command) and hardware break conditions (specified with the BREAK_CONDITION_A,B,C or BREAK_CONDITION_UBC command) are invalid during STEP_OVER command execution.
- Interrupts are not accepted during STEP_OVER command execution, unless the I option is specified.
- If a break occurs during subroutine execution, the address and instruction mnemonics of the instruction calling the subroutine are displayed.

Table 7.22 Causes of STEP_OVER Command Termination

Message	Termination Cause
BREAK KEY	The (CTRL) + C keys were pressed for forcible termination.
ILLEGAL INSTRUCTION	A break instruction (H'0000) was executed.
ONE STEP END	Single-step execution was completed.
RESET BY E8000	The emulator forcibly terminates program execution with the RESET signal because an error occurs in the user system.
SUBROUTINE END	The called subroutine has finished execution.

Notes

1. When a delayed branch instruction is executed with the STEP_OVER command, execution stops at the instruction immediately following a delayed branch instruction. Therefore, two instruction mnemonics are displayed.
2. Do not use this command when program execution may not return from a subroutine called by a BSR, JSR, BSRF, or TRAPA instruction.

Example

To execute the program one step at a time, starting from the address given by the current PC, and without displaying instructions within the called subroutine:

```

:SO (RET)
PC=00001002 SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7 00000001 00000001 00000002 00000003 00000004 00000005 00000006 00000007
R8-15 00000008 00000009 0000000A 0000000B 00000000 0000000C 0000000D 00FFFE00
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
00001000          MOV      R0,R1
+++ :ONE STEP END
: (RET)

```

STEP_OVER

```
PC=00001004 SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 00000001 00000002 00000003 00000004 00000005 00000006 00000007
R8-15 00000008 00000009 0000000A 0000000B 00000000 0000000C 0000000D 000FFE00
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
00001002          MOV          #00,R0
+++ :ONE STEP END
: (RET)
PC=00001008 SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 00000001 00000002 00000003 00000004 00000005 00000006 00000007
R8-15 00000008 00000009 0000000A 0000000B 00000000 0000000C 0000000D 000FFE00
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
00001004          BSR          0002020      (Subroutine is not
displayed.)
00001006          NOP
+++ :SUBROUTINE END
: (RET)
PC=0000100A SR=000000F0:****000000000000****----IIII00--
GBR=00000000 VBR=00000000 MACH=00000000 MACL=00000000 PR=00000000
RS=00000000 RE=00000000 MOD=00000000
R0-7 00000000 00000001 00000002 00000003 00000004 00000005 00000006 00000007
R8-15 00000008 00000009 0000000A 0000000B 00000000 0000000C 0000000D 000FFE00
DSR=00000000:*****-----COB-
A0G=00 A0=00000000 M0=00000000 X0=00000000 Y0=00000000
A1G=00 A1=00000000 M1=00000000 X1=00000000 Y1=00000000
00001008          NOP
+++ :ONE STEP END
:
```

7.2.40 TRACE [T]

Displays trace information

Command Format

- Display TRACE[Δ [-]<start pointer>[:[-]<end pointer>]][:[BP]
 - [<display information>]] (RET)
- <start pointer>: Start pointer of trace display. (Default is the PTR option of the TRACE_DISPLAY_MODE command.)
- <end pointer>: End pointer of trace display. (Default is the PTR option of the TRACE_DISPLAY_MODE command.)
- : Trace up until the break condition is satisfied is displayed. (This option is usually necessary, except for displaying trace information during delays when a delay count condition is specified by the BREAK_CONDITION_B or TRACE_CONDITION_B command.)
- BP: Bus-cycle pointers specified as pointer values. Default is the instruction pointer.
- <display information>: Information to be displayed
- B: Displays bus-cycle information and instruction mnemonic information
 - N: Displays bus-cycle information
 - Default: Displays instruction mnemonic information

Description

- Display
 - Displays trace information acquired during user program execution. Trace information is displayed in instruction mnemonics or in bus-cycle units, according to the specified option.
 - a. If option specification is omitted, displays instruction mnemonic information in instruction units.
 - : **TRACE (RET)**
 - b. If the B option is specified, displays bus-cycle information and instruction mnemonic information in bus-cycle units.
 - : **TRACE ;B (RET)**

c. If the N option is specified, displays bus-cycle information in bus-cycle units.

: *TRACE ;N (RET)*

— The display range can be specified with pointers in bus-cycle units (bus-cycle pointer) or instruction units (instruction pointer). The pointer value is specified as a relative value from the point where a delay start condition is satisfied (see the following note). Trace information acquired before the delay start condition is satisfied is displayed with a minus (-). To specify a bus-cycle pointer, the BP option must be selected. The default is the instruction pointer.

Note: **When a delay count condition is specified with the BREAK_CONDITION_B or TRACE_CONDITION_B command, the combination of conditions also specified is handled as a delay start condition. Delay starts to be counted when the delay start condition is satisfied. When no delay start condition has been specified or termination has been caused by another reason, the pointer value will be relative to the latest trace information.**




Figure 7.2 Display Range Specified by Pointers

Pointer default is as follows:

- If <start pointer> is omitted, the start pointer specified by the PTR option of the TRACE_DISPLAY_MODE command is used.
- If <end pointer> is omitted, the end pointer specified by the PTR option of the TRACE_DISPLAY_MODE command is used.

— To display only instruction mnemonics of the executed instructions, uses the following format:

IP	ADDR	MNEMONIC	OPERAND
* [-]D'xxxxxx	xxxxxxx	xx – xx	xx – xx
(a)	(b)	(c)	(d)

(a) Instruction pointer

Relative instruction location based on the instruction where a delay count condition is satisfied. An instruction pointer begins with an asterisk (*) to differentiate it from a bus-cycle pointer. Although the pointer usually has a negative value (-D'xxxxxx), if a delay count condition is specified as a break or trace condition, the delay will be indicated as a positive value (D'xxxxxx).

(b) Instruction address

(c) Instruction mnemonic

(d) Instruction operand

— To display trace information in bus-cycle units, uses the following format:

Time Stamp Display:

BP	AB	DB	MA	RW	STS	NMI	RES	BRQ	VCC	PRB	TIME_STAMP
[-]D'xxxxxx	xxxxxxx	xxxxxxx	xxx	x	xxx	x	x	x	x	xxxx	xxxHxxMxxSxxxxxxUxxxx
(a)	(b)	(c)	(d)	(e)	(f)	(g)	(h)	(i)	(j)	(k)	(l)

Clock Cycle Display:

BP	AB	DB	MA	RW	STS	NMI	RES	BRQ	VCC	PRB	CLK
[-]D'xxxxxx	xxxxxxx	xxxxxxx	xxx	x	xxx	x	x	x	x	xxxx	xx
											(m)

(a) Bus-cycle pointer

Number of bus cycles from an instruction where a delay count condition is satisfied. In bus cycles which prefetch instructions, the instruction mnemonics and instruction addresses are displayed as described above. When two instructions are executed in one bus cycle, both mnemonics are displayed along with the address of the first instruction. Although the pointer usually has a negative value (-D'xxxxxx), when a delay count condition is specified as a break or trace condition, the delay will be indicated as a positive value (D'xxxxxx).

(b) Address bus value

TRACE

(c) Data bus value

According to the SH7060 access size, longword, word, and byte values are displayed at the digits corresponding to the bus lines through which the data is accessed. For bus lines through which no data is accessed, asterisks (**) are displayed.

(c) Memory area type

Display	Description
IO	Internal I/O area access
INT	Internal area access
EXT	CS0 to CS5 area access (including reserved area access)

(d) Read/write type

Display	Description
R	Data read
W	Data write

(e) MCU status

Display	Description
PRG	Instruction fetch cycle (including PC relative data access cycle)
DAT	Data access cycle (except for PC relative data access cycle)

- (g) NMI signal level (0 = low level, 1 = high level)
- (h) RES signal level (0 = low level, 1 = high level)
- (i) BREQ signal level (0 = low level, 1 = high level)
- (j) Vcc voltage

Display	Description
0	Vcc voltage is 2.6 V or less; the MCU is not operating correctly
1	Vcc voltage is more than 2.6 V

- (k) External probe signal level (0 = low level, 1 = high level)

- (l) Time stamp display

Displayed only when time stamp display is enabled with the TIME option (TIME = E) specification of the TRACE_DISPLAY_MODE command. Time stamp display is dmn) The number of clock cycles required from the end of the previous bus cycle to the end of this bus cycle

Up to 255 (H'FF) clocks are counted. If the number exceeds 255, it is displayed as **. The clock cycle cannot be displayed together with the time stamp display (m).

Note

When the display is in bus-cycle units, the following message is displayed as the emulator cycle following the last bus cycle of user program execution. Note that this emulator cycle does not affect user program execution cycles.

```
*** E8000 ***
```

Examples

1. To display all trace information with only instruction mnemonics:

```
:T (RET)
  IP      ADDR      MNEMONIC      OPERAND
*-D'000004 00002010 JSR          @R0
*-D'000003 00002012 NOP
*-D'000002 00002020 MOV.L        R0,@R1
*-D'000001 00002022 NOP
*-D'000000 00002024 MOV.L        R0,R4
:
```

2. To display bus-cycle information and instruction mnemonic information in bus-cycle units, from five instructions before the point where a delay count condition was satisfied:

```
:T -5;B (RET)
  BP      AB      DB      MA  RW  STS  NMI  RES  BRQ  VCC  PRB
*          00002010          JSR    @R0
*          00002012          NOP
-D'000005 00002010 400B0009 EXT  R   PRG   1   1   1   1  1111
*          00002020          MOV.L  R0,@R1
*          00002022          NOP
-D'000004 00002020 21020009 EXT  R   PRG   1   1   1   1  1111
*          00002024          MOV    R0,R4
-D'000003 00002024 6403000B EXT  R   PRG   1   1   1   1  1111
-D'000002 00F00000 00002020 EXT  W   DAT   1   1   1   1  1111
-D'000001 00002028 00090009 EXT  R   PRG   1   1   1   1  1111
D'000000 *** E8000 ***
:
```

3. To specify a display range by bus-cycle pointers, and display bus-cycle information and instruction mnemonic information in bus-cycle units:

```
:T -D'20:-D'16;BP B (RET)
```

	BP	AB	DB	MA	RW	STS	NMI	RES	BRQ	VCC	PRB
	-D'000020	00002014	AFF40009	EXT	R	PRG	1	1	1	1	1111
*		00002014		BRA		00002000					
*		00002016		NOP							
	-D'000019	00002000	A0060009	EXT	R	PRG	1	1	1	1	1111
*		00002000		BRA		00002010					
*		00002022		NOP							
	-D'000018	00002010	400B0009	EXT	R	PRG	1	1	1	1	1111
*		00002010		JSR		@R0					
*		00002012		NOP							
	-D'000017	00002020	21020009	EXT	R	PRG	1	1	1	1	1111
*		00002020		MOV.L		R0,@R1					
*		00002022		NOP							
	-D'000016	00002024	6403000B	EXT	R	PRG	1	1	1	1	1111
*		00002024		MOV		R0,R4					
*		00002026		RTS							

```
:
```

4. To specify a display range by bus-cycle pointers, and display bus-cycle information in bus-cycle units:

```
:T -D'20:-D'16;BP N (RET)
```

	BP	AB	DB	MA	RW	STS	NMI	RES	BRQ	VCC	PRB
	-D'000020	00002014	AFF40009	EXT	R	PRG	1	1	1	1	1111
	-D'000019	00002000	A0060009	EXT	R	PRG	1	1	1	1	1111
	-D'000018	00002010	400B0009	EXT	R	PRG	1	1	1	1	1111
	-D'000017	00002020	21020009	EXT	R	PRG	1	1	1	1	1111
	-D'000016	00002024	6403000B	EXT	R	PRG	1	1	1	1	1111

```
:
```

7.2.41 TRACE_CONDITION_A,B,C [TCA,TCB,TCC]

Specifies, displays, and cancels a trace condition

Command Format

- Setting
 - TRACE_CONDITION_(A/B/C)(1/2/3/4/5/6/7/8) ΔS=<start address>:
<end address>; ST (RET)
(Subroutine trace)
 - TRACE_CONDITION_(A/B/C)(1/2/3/4/5/6/7/8) Δ<condition>
[[Δ<condition>][Δ<condition>]...];R (RET)
(Range trace)
 - TRACE_CONDITION_(A/B/C)(1/2/3/4/5/6/7/8) ΔS=<start address>:
<end address> Δ<condition>[[Δ<condition>]
[Δ<condition>]...];SR (RET)
(Subroutine range trace)
 - TRACE_CONDITION_(A/B/C)(1/2/3/4/5/6/7/8) Δ<condition>
[[Δ<condition>][Δ<condition>]...];S (RET)
(Trace stop)
 - Display
 - TRACE_CONDITION_(A/B/C)[(1/2/3/4/5/6/7/8)] (RET)
 - TRACE_CONDITION_(A/B/C) (RET)
 - Cancellation
 - TRACE_CONDITION_(A/B/C)[(1/2/3/4/5/6/7/8)] – (RET)
 - TRACE_CONDITION_(A/B/C) – (RET)
- (A/B/C): Trace condition type
 (1/2/3/4/5/6/7/8): Trace condition number
 When omitted, all conditions will be displayed or canceled.
- <start address>: Start address of subroutine
 <end address>: End address of subroutine
 <condition>: Trace conditions to be specified
 ST: Subroutine trace mode specification
 R: Range trace mode specification
 SR: Subroutine range trace mode specification
 S: Trace stop specification

Description

- Setting

— Specifies a trace acquisition condition (trace mode) for user program emulation (GO command execution). Trace condition numbers are automatically set to trace conditions in their specified order. The specified trace acquisition condition (trace mode) will apply for trace acquisition following this command execution.

Free Trace: Acquires trace information during all bus cycles if no conditions have been set with this command.

Subroutine Trace: Acquires trace information such as instructions and operands in the range (subroutine) specified by <start address> and <end address>. However, note that if the specified subroutine calls another subroutine, trace information on the called subroutine is not acquired.

Range Trace: Acquires trace information during bus cycles in which the specified condition is satisfied.

Subroutine Range Trace: Accesses instructions and operands in the subroutine specified by <start address> and <end address>, and acquires trace information during bus cycles in which the specified condition is satisfied.

Trace Stop: Stops trace information acquisition when the specified condition is satisfied, and enters command input wait state in parallel mode. Though realtime emulation continues, trace information acquisition is not possible in parallel mode. If a trace stop condition is satisfied,

** TRACE STOP **

is displayed.

Table 7.23 Specifiable Conditions in Each Trace Mode

Command No.	Subroutine Trace	Range Trace	Subroutine Range Trace	Trace Stop
TCA1	X	O	X	O
TCA2	X	O	X	O
TCA3	X	O	X	O
TCA4	X	O	X	O
TCA5	X	O	X	O
TCA6	X	O	X	O
TCA7	X	O	X	O
TCA8	X	O	X	O
TCB1	O	O	O	O
TCB2	O	O	X	O
TCB3	O	O	O	O
TCB4	O	O	X	O
TCB5	O	O	O	O
TCB6	O	O	X	O
TCB7	O	O	O	O
TCB8	O	O	X	O
TCC1	O	O	X	O
TCC2	O	O	X	O
TCC3	O	O	X	O
TCC4	O	O	X	O
TCC5	O	O	X	O
TCC6	O	O	X	O
TCC7	O	O	X	O
TCC8	O	O	X	O
All	16	24	4	24

Note: O: Condition can be specified.
X: Condition cannot be specified.

- When conditions for subroutine trace, range trace, or subroutine range trace are specified together, the trace acquisition conditions for each mode are ORed. If no conditions are specified for these modes, free trace is assumed.
- When the specified trace stop condition is satisfied, trace information acquisition stops and the emulator enters parallel mode and waits for command input. To resume trace information acquisition, exit parallel mode with the END command.
- In range trace or trace stop mode, the items shown in tables 7.24 can be specified as <condition> and they can be combined by ANDing them. Several conditions can be specified in any order.

Table 7.24 Specifiable Conditions (TRACE_CONDITION_A)

Item and Input Format	Description	Commands that can be Set
Address condition A=<address 1>[:<address 2>] [:NOT]	<p>When only <address 1> is specified, the condition is satisfied when the address bus value matches the specified value.</p> <p>When both <address 1> and <address 2> are specified, the condition is satisfied when the address bus value is in the range from <address 1> to <address 2>.</p> <p>Condition is satisfied when the address bus value provided by the NOT option setting is not equal to the specified value. Only TCB can be set.</p> <p>This condition can be masked.</p>	TCA TCB TCC
Data condition (LD/WD/D)=<value>[:NOT]	<p>The condition is satisfied when the data bus value matches the specified value.</p> <p>When D, WD, and LD are specified, the break condition is satisfied when the address is accessed in bytes, words, and longwords, respectively.</p> <p>In program fetch cycles, the data condition is not satisfied irrespective of the data bus value.</p> <p>When the byte access is specified as the data condition, specify the address condition as well.</p> <p>Condition is satisfied when the data bus value provided by the NOT option setting is not equal to the specified value. Only TCB can be set.</p> <p>This condition can be masked.</p>	TCA TCB
Read/Write condition R: Read W: Write	The condition is satisfied in a read cycle (R is specified) or a write cycle (W is specified).	TCA TCB
Access type DAT: Execution cycle Omitted: All bus cycles (including program fetch cycle)	<p>The condition is satisfied when the bus-cycle type matches the specified type.</p> <p>Multiple access types cannot be specified; either select one of the access types on the left, or specify none.</p>	TCA TCB TCC

Table 7.24 Specifiable Conditions (TRACE_CONDITION_A) (cont)

Item and Input Format	Description	Commands that can be Set																								
External probe condition PRB=<value>	<p>The condition is satisfied when all of the emulator's external probe signals match the specified values. Specify <value> as 1-byte data. Each bit corresponds to a probe number, as follows:</p> <table style="margin-left: 40px;"> <tr> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td>←</td> <td>Bit</td> </tr> <tr> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>←</td> <td>Specified value</td> </tr> <tr> <td> </td> <td> </td> <td> </td> <td> </td> <td></td> <td></td> </tr> <tr> <td>4</td> <td>3</td> <td>2</td> <td>1</td> <td>←</td> <td>Probe number</td> </tr> </table> <p style="margin-left: 80px;">x: 0 = Low level 1 = High level</p> <p>This condition can be masked.</p>	3	2	1	0	←	Bit	x	x	x	x	←	Specified value							4	3	2	1	←	Probe number	TCA TCB
3	2	1	0	←	Bit																					
x	x	x	x	←	Specified value																					
4	3	2	1	←	Probe number																					
External interrupt condition 1 NMI [:L] or NMI: H	<p>The condition is satisfied when the NMI signal matches the specified level.</p> <p>NMI or NMI: L: The condition is satisfied when NMI is low NMI: H: The condition is satisfied when NMI is high</p>	TCA TCB																								
Count setting COUNT=<value> <value> ... H'1 to H'FFFF	<p>This is set in conjunction with address, data, read/write, access type, and external probe conditions, and external interrupt conditions 1 and 2. The true condition is satisfied when the set condition satisfies the set number of events.</p>	TCB																								
Delay count setting DELAY=<value> <value> ... H'1 to H'7FFF	<p>This is set in conjunction with address condition, data condition, read/write condition, access type, external probe condition, external interrupt condition 1, and count setting. When the condition is satisfied, the true condition is satisfied after the bus cycle of the specified value is executed. Only TCB7 can be specified.</p>	TCB																								

- Address and data conditions are satisfied when address bus values and data bus values match the specified values. Note the following when specifying trace conditions.
 - Longword access
Longword data is accessed in one bus cycle. Only longword data (LD) and a multiple of four can be specified as the data and address conditions, respectively.
 - Word access
Word data is accessed in one bus cycle. Only word data (WD) and a multiple of two can be specified as the data and address conditions, respectively. Note that the data condition must be specified in combination with a specific address condition. If no address condition is specified or if the address is masked, the data condition will be satisfied when the address is a multiple of four.
 - Byte access
Byte data is accessed in one bus cycle. Only byte data (D) can be specified as the data condition. Both even and odd address values can be specified as the address condition. Note that the data condition must be specified in combination with a specific address condition. If no address condition is specified or if the address is masked, the data condition will be satisfied when the address is a multiple of four.
- A bit mask in 1-bit or 4-bit units can be specified for the address condition of the TRACE_CONDITION_A,B,C command. When a bit is masked, the condition is satisfied irrespective of its bit value. To specify the mask, specify each digit to be masked at input as an asterisk (*). Table 7.25 shows address mask specification examples.
Example: The following condition is satisfied when the lower four bits of the address condition are not specified:

```
: TRACE_CONDITION_A1 A=H'40000* ;S (RET)
```

Table 7.25 Address Mask Specifications (TRACE_CONDITION_A,B,C)

Radix	Mask Unit	Example	Mask Position
Binary	1 bit	B'01101***	Bits 2 to 0 are masked
Hexadecimal	4 bits	H'F50***	Bits 11 to 0 are masked

Note: When <address 2> is not specified for an address condition, <address 1> can be consecutively masked from the lowest bit. It is not possible to mask any desired bit position, as shown in the following examples.

Examples:

Allowed: TRACE_CONDITION_A1 A = H'10** ;R

Not allowed: TRACE_CONDITION_A1 A = H'1*00 ;R

TRACE_CONDITION_A1 A = H'100* :10** ;R

— A bit mask in 1-bit or 4-bit units can be specified for the data or PRB condition of the TRACE_CONDITION_A,B,C command. When a bit is masked, the condition is satisfied irrespective of its bit value. To implement the mask, specify each digit to be masked at input as an asterisk (*). Table 7.26 shows these mask specification examples.

Example: The following condition is satisfied when address 4000000 is the address condition and bit 0 is zero in the byte data condition:

```
: TRACE_CONDITION_A1 A=H'4000000 D=B'*****0 ;S (RET)
```

Table 7.26 Mask Specifications (TRACE_CONDITION_A,B,C)

Radix	Mask Unit	Example	Mask Position	Allowed Condition
Binary	1 bit	B'01*1010*	Bits 0 and 5 are masked	Data (D, WD, LD) or PRB
Hexa-decimal	4 bits	H'F**50	Bits 15 to 8 are masked	Data (D, WD, LD) or PRB

— In parallel mode, this command is executed as follows:

Parallel mode is entered by the (RET) key, or the trace stop condition is satisfied:

- This command setting is invalid during parallel mode.
- No trace information is acquired.
- As soon as parallel mode is terminated, this command setting is validated, and trace information acquisition starts. In this case, conditions that have been satisfied are all cleared, and the conditions are rechecked from the beginning. Old trace information is also cleared. At this time,

```
*** 81:TRACE CONDITION RESET
```

is displayed.

Parallel mode is entered by the (SPACE) key:

- This command setting is valid.
- Trace information is acquired.
- During the following command execution, this command setting is invalid and no trace information is acquired:
 - (i) A condition is newly set with the TRACE_CONDITION_A,B,C command
 - (ii) TRACE command
 - (iii) TRACE_SEARCH command

TRACE_CONDITION_A,B,C

As soon as the above command is terminated, this command setting is validated, and trace information acquisition starts. In this case, conditions that have been satisfied are all cleared. Old trace information is also cleared. At this time,

```
*** 81:TRACE CONDITION RESET
```

is displayed.

- Display

Displays specified conditions as follows. In addition to condition numbers, character strings that were input for specifying conditions will be displayed as they were input. If no trace condition is specified, a blank is displayed.

```
: TRACE_CONDITION_A (RET)
```

```
TCA1 A=1000 : 2000 ;R
```

```
TCA2 S=5000 : 53FF ;ST
```

```
TCA3 A=3000 : 4000 ;R
```

```
TCA4 A=6000 : 7000 ;R
```

```
TCA5
```

```
TCA6
```

```
TCA7
```

```
TCA8
```

- Cancellation

Cancels conditions specified with the TRACE_CONDITION_A command.

```
: TRACE_CONDITION_A - (RET)
```

Notes

1. When conditions have already been set with the BREAK_CONDITION_A,B command, the same command number cannot be set. For example, when a condition has been set with the BREAK_CONDITION_A1 command, the condition cannot be set with the TRACE_CONDITION_A1 command. If necessary, cancel conditions set with the above commands before setting the break conditions.
2. When conditions have already been set with the BREAK_CONDITION_C or PERFORMANCE_ANALYSIS command, the same command number cannot be set. For example, when a condition has been set with the BREAK_CONDITION_C1 or PERFORMANCE_ANALYSIS1 command, the condition cannot be set with the TRACE_CONDITION_C1 command. If necessary, cancel conditions set with the above commands before setting the break conditions.

Examples

1. To specify a trace stop condition:

```
:TCA1 A=4320 ;S (RET)  
:
```

2. To specify a range trace condition:

```
:TCA2 A=2000:27FF ;R (RET)  
:
```

3. To specify a subroutine range trace condition:

```
:TCB1 S=1000:13FF A=2000:27FF ;SR (RET)  
:
```

4. To display specified trace conditions:

```
:TCA (RET)  
TCA1 A=4320 ;S  
TCA2 A=2000:27FF ;R  
TCA3  
TCA4  
TCA5  
TCA6  
TCA7  
TCA8  
:
```

5. To cancel the trace condition specified with the TRACE_CONDITION_A3 command:

```
:TCA3- (RET)  
:
```

6. To cancel all trace conditions specified with the TRACE_CONDITION_A command:

```
:TCA- (RET)  
:
```


— Sets trace items to be displayed as bus-cycle information at trace information display with the TRACE or TRACE_SEARCH command.

: **TRACE_DISPLAY_MODE** Δ **zzzz = (E/D) (RET)**

zzzz: Information to be displayed at trace information display
A, D, MA, RW, ST, NMI, RES, BREQ, VCC, PRB,
TIME, and CLK

E: Display is enabled

D: Display is disabled

Note: **TIME and CLK cannot be set as E (display enabled) at the same time.**

Table 7.27 shows the default of each trace item display at emulator shipment.

Table 7.27 Shipment Defaults of TRACE_DISPLAY_MODE Command

Trace Items	Default at Shipment
A, D, MA, RW, ST, NMI, RES, BREQ, VCC, and PRB	E
TIME and CLK	D

— When the C option is specified, the following message is displayed to confirm with the user whether to overwrite the existing configuration information in the emulator flash memory.

: **TRACE_DISPLAY_MODE ;C (RET)**

: CONFIGURATION STORE OK (Y/N) ? **(a) (RET)**

(a) Y: Stores the specifications as configuration information in the emulator flash memory. Hereafter, when the emulator is activated, the saved specifications go into effect.

N: Does not overwrite configuration information. The existing specifications are valid.

TRACE_DISPLAY_MODE

- Display

Displays the specified trace mode as shown below.

```
: TRACE_DISPLAY_MODE (RET)
```

```
PTR = -D'yyyyyy : D'yyyyyy
```

```
DISPLAY ITEM = zzzz zzzz ...
```

yyyyyy: Default values of start and end bus-cycle pointers for trace information display and search

zzzz: Information to be displayed at trace information display
A, D, MA, RW, ST, NMI, RES, BREQ, VCC, PRB,
TIME, and CLK

Examples

1. To set the default values of the pointers to addresses -D'10 and D'10 at trace information display:

```
: TDM PTR=-D'10:D'10 (RET)
```

```
:
```

2. To display the specified contents:

```
: TDM (RET)
```

```
PTR=-D'000010:D'000010
```

```
DISPLAY ITEM=A D MA RW ST NMI RES BREQ VCC PRB
```

```
:
```

3. To specify not to display external probe information (PRB) as bus-cycle information at trace information display with the TRACE or TRACE_SEARCH command:

```
: TDM PRB=D (RET)
```

```
:
```

7.2.43 TRACE_MODE [TMO]

**Specifies and displays trace information
acquisition mode**

Command Format

- Setting TRACE_MODE [Δ OVFB=(D/E)][Δ TIME=(0/1/2/3)];C] (RET)
- Display TRACE_MODE (RET)
 - OVFB: Specifies whether a break occurs when the trace buffer overflows.
 - D: A break does not occur when the trace buffer overflows (default at emulator shipment)
 - E: A break occurs when the trace buffer overflows
 - TIME: Specifies the minimum time stamp unit.
 - 0: Acquires trace information on the number of clock cycles (CLK) instead of time stamp
 - 1: 20 ns (default at emulator shipment)
 - 2: 1.6 μ s
 - 3: 52 μ s
- C: Stores the settings as configuration information in the emulator flash memory.

Description

- Specification
 - Specifies whether or not to generate a break when the trace buffer overflows.
 - To generate a break when the trace buffer overflows:
 - : **TRACE_MODE OVFB=E (RET)**
 - To not generate a break when the trace buffer overflows:
 - : **TRACE_MODE OVFB=D (RET)**

TRACE_MODE

— Specifies minimum time stamp unit.

- To acquire trace information on the number of clock cycles. The time stamp is not acquired.

: *TRACE_MODE TIME=0 (RET)*

- To set the minimum time stamp unit to 20 ns:

: *TRACE_MODE TIME=1 (RET)*

- To set the minimum time stamp unit to 1.6 μ s:

: *TRACE_MODE TIME=2 (RET)*

- To set the minimum time stamp unit to 52 μ s:

: *TRACE_MODE TIME=3 (RET)*

- Display

Displays the specified trace mode in the following format:

: *TRACE_MODE (RET)*

OVFB=y TIME=zzzz

y: A break occurs when the trace buffer overflows

E: A break occurs

D: A break does not occur

zzzz: Minimum time stamp unit

Table 7.28 Display of Minimum Time Stamp Unit

Display	Description
CLK	Acquires trace information on the number of clock cycles. Does not acquire trace information on time stamp.
20ns	20 nanoseconds
1.6 μ s	1.6 microseconds
52 μ s	52 microseconds

Examples

1. To set the minimum time stamp unit to 20 ns:

```
:TMO TIME=1 (RET)  
:
```

2. To display the specified contents:

```
:TMO (RET)  
OVFB=D TIME=20ns  
:
```

7.2.44 TRACE_SEARCH [TS]

Searches for and displays trace information

Command Format

- Search and display TRACE_SEARCH[Δ<condition>[Δ<condition>...]
 [;[-] <start bus-cycle pointer>[:[-]<end bus-cycle pointer>] [L]] (RET)
 - <condition>: Condition governing trace information to be searched for or displayed. If this is omitted, the number of bus cycles and the number of instructions in the trace buffer are displayed.
 - : Specified when searching for trace information acquired before the trace or break condition has been satisfied. (This option is usually necessary, except for displaying trace information during delays when a delay count condition is specified by the BREAK_CONDITION_B or TRACE_CONDITION_B command.)
 - <start bus-cycle pointer>: Start pointer of bus cycle to be searched for or displayed.
 - <end bus-cycle pointer>: End pointer of bus cycle to be searched for or displayed. If both <start bus-cycle pointer> and <end bus-cycle pointer> are omitted, bus cycles are searched for or displayed according to the pointers specified with the TRACE_DISPLAY_MODE command.
 - L: Displays the last bus-cycle information to be searched for.

Description

- Search and display
 - Searches for information in the trace buffer under the specified conditions, and displays all applicable bus-cycle information. If <start bus-cycle pointer> and <end bus-cycle pointer> are specified, searches for and displays the bus-cycle information between <start bus-cycle pointer> and <end bus-cycle pointer>. Trace information is displayed in the same format as the bus-cycle information display by the TRACE command.
 - If no conditions are specified, the number of bus cycles and instructions saved in the trace buffer are displayed.

: **TRACE_SEARCH (RET)**

INSTRUCTION NUMBER = D'xxxxxx BUS-CYCLE NUMBER = D'yyyyyy

xxxxxx: Number of instructions (decimal)

yyyyyy: Number of bus cycles (decimal)

- If the L option is specified, displays only the last bus-cycle information to be searched for.
- Items listed in table 7.29 can be specified for <condition>, and they can be combined by ANDing them.

Table 7.29 Specifiable Conditions (TRACE_SEARCH)

Item and Input Format	Description																								
Address condition A=<address 1>[:<address 2>]	When only <address 1> is specified, the condition is satisfied when the address bus value matches the specified value. When both <address 1> and <address 2> are specified, the condition is satisfied when the address bus value is in the range from <address 1> to <address 2>. This condition can be masked.																								
Data condition D=<1-byte value> WD=<2-byte value> LD=<4-byte value>	The condition is satisfied when the data bus value matches the specified value. When D, WD, and LD are specified, the data is traced when the address is accessed in bytes, words, or longwords, respectively. This condition can be masked.																								
Read/Write condition R: Read W: Write	The condition is satisfied in a read cycle (R is specified) or a write cycle (W is specified).																								
Access type DAT: Execution cycle Default: All bus cycles described above (including program fetch cycle)	The condition is satisfied when the bus-cycle type matches the specified type. Multiple access types cannot be specified; either select one of the access types on the left, or specify none.																								
External probe condition PRB=<value>	The condition is satisfied when all of the emulator's external probe signals match the specified values. Specify <value> as 1-byte data. Each bit corresponds to a probe number, as follows: <div style="margin-left: 40px;"> <table style="border-collapse: collapse;"> <tr> <td style="padding-right: 10px;">3</td> <td style="padding-right: 10px;">2</td> <td style="padding-right: 10px;">1</td> <td style="padding-right: 10px;">0</td> <td style="padding-right: 10px;">←</td> <td>Bit</td> </tr> <tr> <td style="padding-right: 10px;">x</td> <td style="padding-right: 10px;">x</td> <td style="padding-right: 10px;">x</td> <td style="padding-right: 10px;">x</td> <td style="padding-right: 10px;">←</td> <td>Specified value</td> </tr> <tr> <td style="padding-right: 10px;"> </td> <td style="padding-right: 10px;"> </td> <td style="padding-right: 10px;"> </td> <td style="padding-right: 10px;"> </td> <td></td> <td></td> </tr> <tr> <td style="padding-right: 10px;">4</td> <td style="padding-right: 10px;">3</td> <td style="padding-right: 10px;">2</td> <td style="padding-right: 10px;">1</td> <td style="padding-right: 10px;">←</td> <td>Probe number</td> </tr> </table> <p style="margin-left: 80px;">x: 0 = Low level 1 = High level</p> </div> This condition can be masked.	3	2	1	0	←	Bit	x	x	x	x	←	Specified value							4	3	2	1	←	Probe number
3	2	1	0	←	Bit																				
x	x	x	x	←	Specified value																				
4	3	2	1	←	Probe number																				

- A bit mask in 1-bit or 4-bit units can be specified for address, data or PRB condition. When a bit is masked, the condition is satisfied irrespective of its bit value. To specify the mask, specify each digit to be masked at input as an asterisk (*). Table 7.30 shows mask specification examples.

Example: To search for a bus cycle where bit 0 is zero in the byte data condition:

: *TRACE_SEARCH A=400000 D=B'*****0 (RET)*

Table 7.30 Mask Specifications (TRACE_SEARCH)

Radix	Mask Unit	Example	Mask Position	Allowed Condition
Binary	1 bit	B'01*1010*	Bits 0 and 5 are masked	Address, data (D, WD, LD), or PRB
Hexa-decimal	4 bits	H'F**50	Bits 15 to 8 are masked	Address, data (D, WD, LD), or PRB

- The display contents are the same as the bus-cycle display of the TRACE command. However, instruction mnemonics are not displayed.

- If no trace information satisfies the specified condition,

*** 45: NOT FOUND

is displayed.

- If there is no trace information in the trace buffer,

*** 39: BUFFER EMPTY

is displayed.

TRACE_SEARCH

Example

To search for bus cycles where data is written to addresses from H'10000 to H'10050:

```
:TS A=10000:10050 W (RET)
```

BP	AB	DB	MA	RW	STS	NMI	RES	BRQ	VCC	PRB
-D'000063	00010003	*****44	EXT	W	DAT	1	1	1	1	1111
-D'000062	00010022	****3344	EXT	W	DAT	1	1	1	1	1111
-D'000060	00010040	11223344	EXT	W	DAT	1	1	1	1	1111

:

Section 8 Data Transfer from Host Computer Connected by RS-232C Interface

8.1 Overview

When the emulator is connected to a host computer by the RS-232C interface, data can be transferred between the host computer and the emulator or between the host computer and memory in the user system connected to the emulator. This enables the following transmission of host computer load module files:

- Loads a load module file in the host computer to user system memory
- Saves data in the user system memory as a load module file in the host computer

Commands listed in table 8.1 can be used to transfer data between the emulator and host computer.

Table 8.1 Host-Computer Related Commands

Command	Function	Usable/Unusable in Parallel Mode
INTFC_LOAD	Loads program from host computer. — Serial interface	Unusable
INTFC_SAVE	Saves program in host computer. — Serial interface	Unusable
INTFC_VERIFY	Verifies memory contents against host computer file. — Serial interface	Unusable
LOAD	Loads program from host computer. — Bidirectional parallel interface	Unusable
SAVE	Saves program in host computer. — Bidirectional parallel interface	Unusable
VERIFY	Verifies memory contents against host computer file. — Bidirectional parallel interface	Unusable

8.2 Host-Computer Related Commands

This section provides details of host-computer related commands in the format shown in figure 8.1.




Figure 8.1 Description Format of Host-Computer Related Command

Symbols used in the command format have the following meanings:

- []: Parameters enclosed by [] can be omitted.
- (a/b): One of the parameters enclosed by () and separated by /, that is, either a or b must be specified.
- <>: Contents shown in <> are to be specified or displayed.
- ... : The entry specified just before this symbol can be repeated.
- Δ: Indicates a space. Used only for command format description.
- (RET): Pressing the (RET) key.

Although italic and bold characters are used throughout this manual to indicate input, it is not used in the command format parts of these descriptions.

INTFC_LOAD

8.2.1 INTFC_LOAD [IL]

Loads program from host computer
— Serial interface

Command Format

- Load INTFC_LOAD[Δ<offset>][;<load module type>]:<file name> (RET)
 - <offset>: Value to be added to the load module address
 - <load module type>: Load module type
 - R: SYSROF-type load module
 - S: S-type load module
 - H: HEX-type load module
 - M: Memory image file
 - E: ELF-type load module
 - Default: SYSROF-type load module
 - <file name>: File name in the host computer

Description

- Load
 - Loads a user program from the host computer into user system memory via the serial interface. Use interface software IPW for the host computer.
 - :**INTFC_LOAD**[;<load module type>]:<file name> (**RET**)
 - When loading is completed, the start and end addresses are displayed as follows:
 - TOP ADDRESS = <start address>
 - END ADDRESS = <end address>
 - An offset (value to be added) can be specified for the address of an SYSROF-type, ELF-type, S-type, or HEX-type load module.
 - :**INTFC_LOAD** <offset>;S :<file name> (**RET**)
 - If an offset is specified, a load address is calculated as follows:
 - Load address = <load module address> + <offset>

Notes

1. The load module can be loaded only to the internal memory areas or areas CS0 to CS5.
2. Verification is not performed during load. If the program must be verified, use the INTFC_VERIFY command. For details, refer to section 8.2.3, INTFC_VERIFY.

Examples

1. To load SYSROF-type load module F11.ABS:

```
:IL :F11.ABS (RET)  
TOP ADDRESS = 00007000  
END ADDRESS = 00007FFF
```

:

2. To load S-type load module ST.MOT:

```
:IL ;S :ST.MOT(RET)  
TOP ADDRESS = 00000000  
END ADDRESS = 00003042
```

:

Notes

1. Data can be saved only in the internal memory areas or areas CS0 to CS5.
2. Verification is not performed after save. If the program must be verified, use the INTFC_VERIFY command. For details, refer to section 8.2.3, INTFC_VERIFY.
3. If the specified file name already exists, an overwrite confirmation message is displayed. If N is entered to halt save, some unnecessary characters may be output to the following line.

Example

To save memory contents in the address range from H'7000 to H'7FFF in host computer file F11.MOT in the S-type load module format:

```
: IS 7000 7FFF :F11.MOT (RET)  
TOP ADDRESS = 00007000  
END ADDRESS = 00007FFF  
:
```

8.2.3 INTFC_VERIFY [IV]

Verifies memory contents against host computer file

— Serial interface

Command Format

- Verification INTFC_VERIFY [Δ <offset>][;<load module type>]:<file name> (RET)
 - <offset>: Value to be added to the address
 - <load module type>: Load module type
 - R: SYSROF-type load module
 - S: S-type load module
 - H: HEX-type load module
 - M: Memory image file
 - E: ELF-type load module
 - Default: SYSROF-type load module
 - <file name>: File name in the host computer

Description

- Verification
 - Verifies data transferred from the host computer against data in memory via the serial interface. Use interface software IPW for the host computer.

:INTFC_VERIFY[;<load module type>]:<file name> (RET)

- If a verification error occurs, the address and its contents are displayed as follows:

<ADDR>	<FILE>	<MEM>
xxxxxxx	yy 'y'	zz 'z'

xxxxxxx: Verification error address
 yy 'y': Load module data (in hexadecimal and ASCII characters)
 zz 'z': Memory data (in hexadecimal and ASCII characters)

— An offset (value to be added or subtracted) can be specified for the address of an SYSROF-type, ELF-type, S-type, or HEX-type load module.

```
:INTFC_VERIFY <offset> ;S :<file name> (RET)
```

If an offset is specified, a verification address is calculated as follows:

Verification address = <load module address> + <offset>

Note

Data can be verified only in the internal memory areas or areas CS0 to CS5.

Example

To verify SYSROF-type load module F1.ABS against the memory contents:

```
:IV :F1.ABS (RET)
<ADDR>    <FILE>    <MEM>
00001012   31'1'    00'.'
:
```

LOAD

8.2.4 LOAD [L]

Loads program from host computer
— Bidirectional parallel interface

Command Format

- Load `LOAD[Δ<offset>][;<load module type>]:<file name> (RET)`
 - <offset>: Value to be added to the load module address
 - <load module type>: Load module type
 - R: SYSROF-type load module
 - S: S-type load module
 - H: HEX-type load module
 - M: Memory image file
 - E: ELF-type load module
 - Default: SYSROF-type load module
 - <file name>: File name in the host computer

Description

- Load
 - Loads a user program from the host computer into user system memory via the bidirectional parallel interface. Use interface software IPW for the host computer to transfer the specified file to the emulator via the bidirectional parallel interface. Enter #BA before the command to request data output to the host computer.

`:#B LOAD[;<load module type>]:<file name> (RET)`

When loading is completed, the start and end addresses are displayed as follows:

TOP ADDRESS = <start address>

END ADDRESS = <end address>

- An offset (value to be added) can be specified for the address of an SYSROF-type, ELF-type, S-type, or HEX-type load module.

`:#B LOAD <offset>;S :<file name> (RET)`

If an offset is specified, a load address is calculated as follows:

Load address = <load module address> + <offset>

Notes

1. The load module can be loaded only to the internal memory areas or areas CS0 to CS5.
2. Verification is not performed during load. If the program must be verified, use the VERIFY command. For details, refer to section 8.2.6, VERIFY.

Examples

1. To load SYSROF-type load module F11.ABS:

```
:#B L:F11.ABS (RET)  
TOP ADDRESS = 00007000  
END ADDRESS = 00007FFF  
:
```

2. To load S-type load module ST.MOT:

```
:#B L;S:ST.MOT (RET)  
TOP ADDRESS = 00000000  
END ADDRESS = 00003042  
:
```


Notes

1. Data can be saved only in the internal memory areas or areas CS0 to CS5.
2. Verification is not performed after save. If the program must be verified, use the VERIFY command. For details, refer to section 8.2.6, VERIFY.

Example

To save memory contents in the address range from H'7000 to H'7FFF in host computer file F11.MOT in the S-type load module format:

```
:#N SV 7000 7FFF :F11.MOT (RET)  
TOP ADDRESS = 00007000  
END ADDRESS = 00007FFF  
:
```

VERIFY

8.2.6 VERIFY [V]

Verifies memory contents against host computer file
— **Bidirectional parallel interface**

Command Format

- Verification `VERIFY [Δ <offset>][;<load module type>]:<file name> (RET)`
 - <offset>: Value to be added to the address
 - <load module type>: Load module type
 - R: SYSROF-type load module
 - S: S-type load module
 - H: HEX-type load module
 - M: Memory image file
 - E: ELF-type load module
 - Default: SYSROF-type load module
 - <file name>: File name in the host computer

Description

- Verification
 - Verifies data transferred from the host computer against data in memory via the bidirectional parallel interface. Use interface software IPW for the host computer. Enter #B Δ before the command to request data output to the host computer.

:#B VERIFY[;<load module type>]:<file name> (RET)

- If a verification error occurs, the address and its contents are displayed as follows:

<ADDR>	<FILE>	<MEM>
xxxxxxx	yy 'y'	zz 'z'

xxxxxxx: Verification error address
yy 'y': Load module data (in hexadecimal and ASCII characters)
zz 'z': Memory data (in hexadecimal and ASCII characters)

— An offset (value to be added or subtracted) can be specified for the address of an SYSROF-type, ELF-type, S-type, or HEX-type load module.

:#B VERIFY <offset> ;S :<file name> (RET)

If an offset is specified, a verification address is calculated as follows:

Verification address = <load module address> + <offset>

Note

Data can be verified only in the internal memory areas or areas CS0 to CS5.

Example

To verify SYSROF-type load module F1.ABS against the memory contents:

```
:#B V:F1.ABS (RET)
  <ADDR>      <FILE>      <MEM>
00001012     31'1'       00'.'
```

:

Section 9 Data Transfer from Host Computer Connected by LAN Interface

9.1 Overview

The optional LAN board supports the FTP client function. This function enables the following data transfer between the emulator and the host computer connected via the LAN interface.

- Loads a load module file in the host computer to user system memory
- Saves data in the user system memory as a load module file in the host computer
- Transfers files between the emulator and host computer

The emulator supports the LAN commands listed in table 9.1 to transfer data between the emulator and the host computer. These commands are explained in section 9.3, LAN Commands.

Table 9.1 LAN Commands

Command	Function	Usable/Unusable in Parallel Mode
ASC	Specifies the file type to be transferred as ASCII	Usable
BIN	Specifies the file type to be transferred as binary	Usable
BYE	Terminates the FTP interface (Re-connects the FTP interface with the FTP command)	Usable
CD	Changes the directory of the FTP server	Usable
CLOSE	Disconnects the host computer from the FTP interface (Re-connects the host computer to the FTP interface with the OPEN command)	Usable
FTP	Connects the host computer and emulator via the FTP interface	Usable
LAN	Displays emulator IP address	Usable
LAN_HOST	Displays all defined host computers	Usable
LAN_LOAD	Loads a load module file from the host computer to memory via the FTP interface	Unusable
LAN_SAVE	Saves the specified memory contents in the host computer connected via the FTP interface	Unusable
LAN_VERIFY	Verifies memory contents against the host computer file connected via the FTP interface	Unusable
LS	Displays the host computer directory connected via the FTP interface	Usable
OPEN	Connects the host computer to the FTP interface	Usable
PWD	Displays the current directory name of the host computer connected via the FTP interface	Usable
ROUTER	Displays routing information	Usable
STA	Displays the type of file to be transferred	Usable
SUBNET	Displays the subnet mask value	Usable
LOGOUT	Disconnects from the TELNET*	Usable

Note: The optional LAN board supports the TELNET server function in addition to the FTP client function. When the emulator is connected to the host computer through TELNET, the emulator can be disconnected from the TELNET with the LOGOUT command. For details on the TELNET interface, refer to section 3.5.1, Power-On Procedure for LAN Interface, in Part I, E8000 Guide. Note that the FTP can be connected via TELNET or the RS-232C interface.

9.2 LAN Data Transfer

9.2.1 Setting the Data Transfer Environment

The optional LAN board enables data transfer between the emulator and host computer via the FTP interface. The transfer environment must be specified before starting data transfer as follows. Note that the optional LAN board supports the FTP client function only.

Procedure:

1. Specify the host computer environment, including the host computer name and IP address, to the network database of the host computer. For details, refer to the appropriate host computer's User's Manual.
2. Specify the following emulator environment:
 - a. Emulator IP address

Specify the emulator IP address with the emulator monitor command L. Since the emulator IP address is written to the emulator flash memory, it needs not to be written each time the LAN interface is used. The emulator IP address can be modified as required.
 - b. Host computer IP address (host computer connected via FTP interface)

With the emulator monitor flash memory management tool command LH, specify the name and IP address of the host computer to be connected to the emulator via the FTP interface when initiating the E8000 system program. Since the specified host name and IP address are written to the emulator flash memory, they need not to be written each time the LAN interface is used. The host computer name and IP address can be modified as required.

9.2.2 Data Transfer

Data transfer is performed by connecting the emulator to the host computer via the FTP interface after the environmental settings have been completed. In the FTP interface, the optional LAN board supports only the client function. Therefore, the FTP command must be entered to the emulator and not the host computer to establish the FTP interface. Transfer data using the following procedure.

Procedure:

1. E8000 system program initiation

Initiate the E8000 system program after confirming that the host computer to be connected has been defined with the emulator monitor flash memory management tool command LH.

2. FTP connection

Connect the emulator to the designated host computer with the FTP command using the format shown below. Enter the host computer name defined with the emulator monitor flash memory management tool command LH. In addition, enter the user name and password.

```
:FTP <host computer name> (RET)
```

```
Username <user name> (RET)
```

```
Password <password> (RET)
```

```
login command success
```

```
FTP>
```

3. Transfer data using the LAN_LOAD, LAN_SAVE, or LAN_VERIFY command after the FTP interface is established. For details, refer to the corresponding command descriptions.

9.2.3 Notes on FTP Interface

Before turning off the emulator power, the FTP interface must be terminated using the BYE command. Otherwise, the host computer interface processing may remain uncompleted. In this case, the FTP interface cannot be re-established correctly even if the emulator is re-initiated.

9.3 LAN Commands

This section provides details of LAN commands in the format shown in figure 9.1.




Figure 9.1 LAN Command Description Format

Symbols used in the command format have the following meanings:

- []: Parameters enclosed by [] can be omitted.
- (a/b): One of the parameters enclosed by () and separated by /, that is, either a or b must be specified.
- < >: Contents shown in < > are to be specified or displayed.
- ... : The entry specified just before this symbol can be repeated.
- Δ: Indicates a space. Used only for command format description.
- (RET): Pressing the (RET) key.

Although italic and bold characters are used throughout this manual to indicate input, it is not used in the command format sections of these descriptions.

9.3.1 ASC [ASC]

Specifies the file type as ASCII

Command Format

- Setting ASC (RET)

Description

- Setting
Specifies the file type as ASCII in the FTP interface. To load a SYSROF-type load module file, binary must be specified with the BIN command.

Example

To set the file type as ASCII in the FTP interface:

```
FTP> ASC (RET)  
asc command success  
FTP>
```

BIN

9.3.2 BIN [BIN]

Specifies the file type as binary

Command Format

- Setting BIN (RET)

Description

- Setting
Specifies the file type as binary in the FTP interface. This specification is required to transfer files with the LAN_LOAD, LAN_SAVE, or LAN_VERIFY command. To load or verify a SYSROF-type load module file, binary must be specified with this command. Otherwise, a transfer error will occur. At emulator initiation, binary is the default setting.

Example

To set the file type as binary in the FTP interface:

```
FTP> BIN (RET)  
  bin command success  
FTP>
```

9.3.3 BYE [BYE]

Terminates the FTP interface

Command Format

- FTP interface termination **BYE (RET)**

Description

- FTP interface termination
Terminates the FTP interface and changes the prompt to a colon (:). To re-establish the FTP interface, enter the FTP command. For details, refer to section 9.3.6, FTP.

Example

To terminate the FTP interface:

```
FTP> BYE (RET)  
bye command success  
:
```

CD

9.3.4 CD [CD]

Changes the directory name of the FTP server

Command Format

- Directory change CD Δ<directory name> (RET)
 <directory name>: Name of directory to be changed

Description

- Directory change
 Changes the current directory of the FTP server (connected host computer) to the specified directory. The modified directory must be formatted depending on which host computer is connected via the FTP interface.

Example

To change the current directory of the FTP server to subdir:

```
FTP> CD subdir (RET)  
    cd command success  
FTP>
```

9.3.5 CLOSE [CLOSE]

Disconnects the host computer from the FTP interface

Command Format

- FTP interface disconnection `CLOSE (RET)`

Description

- FTP interface disconnection
Disconnects the FTP interface from the host computer to which it is currently connected. Before changing host computers, disconnect the FTP interface with this command and re-connect with the OPEN command. For details, refer to section 9.3.13, OPEN.

Example

To disconnect the FTP interface and change the host computer to be connected:

```
FTP> CLOSE (RET)  
bye command success  
FTP> OPEN HOST1 (RET)  
Username ABC (RET)  
Password ***** (RET)  
login command success  
FTP>
```

9.3.6 FTP [FTP]

Connects host computer and emulator via the FTP interface

Command Format

- FTP interface connection FTP <host name> (RET)
 <host name>: Name of the host computer to be connected with the FTP server
 (The host computer name must be already defined with the
 flash memory management tool.)

Description

- FTP interface connection
 - Connects the host computer and emulator via the FTP interface to enable data transfer with the LAN_LOAD, LAN_SAVE, or LAN_VERIFY command. The host name specified in this command must be defined with the flash memory management tool.
 - If <host name> has been defined, enter the user name and password in the following format. After FTP command execution, the prompt changes from a colon (:) to FTP>. Emulation commands can be executed even after FTP connection.

: **FTP <host name> (RET)**

Username **(a) (RET)**

Password **(b) (RET)**

login command success

FTP> **(c)**

(a) Enter user name.

(b) Enter password.

(c) An FTP> prompt is displayed after FTP connection.

Note

A password must be specified before a host computer can be connected via the FTP interface.

Example

To connect the emulator to host computer HOST1 via the FTP interface:

```
:FTP HOST1 (RET)
Username USER1 (RET)
Password ***** (RET)
login command success
FTP>
```

LAN

9.3.7 LAN [LAN]

Displays emulator IP address

Command Format

- Display LAN (RET)

Description

- Display
 - Displays the emulator's internet (IP) address stored in the emulator, in the following format:

```
:LAN (RET)
E8000 INTERNET ADDRESS xxx.xxx.xxx.xxx
(a)
```

(a) Emulator IP address

- Specify the emulator IP address with the emulator monitor command L.

Example

To display the emulator IP address:

```
:LAN (RET)
E8000 INTERNET ADDRESS 128.1.1.10
:
```

9.3.8 LAN_HOST [LH]

Displays the names and IP addresses of all defined host computers

Command Format

- Display LAN_HOST (RET)

Description

- Display

Displays the LAN host computer names and internet addresses defined in the emulator flash memory in the following format:

: LAN_HOST (RET)

NO	<HOST NAME>	<IP ADDRESS>	NO	<HOST NAME>	<IP ADDRESS>
01	xxxxxx	xxx.xxx.xxx.xxx	02	xxxxxx	xxx.xxx.xxx.xxx
03	xxxxxx	xxx.xxx.xxx.xxx	04	xxxxxx	xxx.xxx.xxx.xxx
05	xxxxxx	xxx.xxx.xxx.xxx	06	xxxxxx	xxx.xxx.xxx.xxx
07	xxxxxx	xxx.xxx.xxx.xxx	08	xxxxxx	xxx.xxx.xxx.xxx
09	xxxxxx	xxx.xxx.xxx.xxx			

Example

To display all of the defined host computer names and IP addresses:

: LH (RET)

NO	<HOST NAME>	<IP ADDRESS>	NO	<HOST NAME>	<IP ADDRESS>
01	HOST1	128.1.1.1	02	HOST2	128.1.1.4
03	HOSTX	128.1.1.8	04		
05			06		
07			08		
09					

:

LAN_LOAD

9.3.9 LAN_LOAD [LL]

Loads a load module file from the host computer to memory via the FTP interface

Command Format

- Load LAN_LOAD [Δ <offset>][; <load module type>]: <file name> (RET)
 - <offset>: Value to be added to the load module address
 - <load module type>: Load module type
 - R: SYSROF-type load module
 - S: S-type load module
 - H: HEX-type load module
 - M: Memory image file
 - E: ELF-type load module
 - Default: SYSROF-type load module
 - <file name>: File name in the host computer

Description

- Load
 - Loads a load module file from the host computer to memory via the FTP interface. Before executing this command, the emulator must be connected to the host computer with the FTP command. For details, refer to section 9.3.6, FTP.
 - The current load address is displayed as follows:

LOADING ADDRESS = xxxxxxxx

xxxxxxx: Current load address (continuously updated)

When loading is completed, the start and end addresses are displayed as follows:

TOP ADDRESS = <start address>

END ADDRESS = <end address>

— An offset (value to be added) can be specified for the address of a SYSROF-type, ELF-type, S-type, or HEX-type load module.

```
:LAN_LOAD <offset> ;S:<file name> (RET)
```

If an offset is specified, a load address is calculated as follows:

$$\text{Load address} = \langle \text{load module address} \rangle + \langle \text{offset} \rangle$$

Notes

1. A load module file can be loaded only to the internal memory areas or areas CS0 to CS3.
2. Verification is not performed during load. If the program must be verified, use the LAN_VERIFY command. For details, refer to section 9.3.11, LAN_VERIFY.
3. Before loading a SYSROF-type load module, the file type must be changed to binary code with the BIN command. At emulator initiation, binary code is selected as the default. However, if ASCII is selected with the ASC command, change the file type to binary code with the BIN command before loading. For details, refer to section 9.3.2, BIN.

Example

To load a SYSROF-type load module, enter the following command line. F11.ABS indicates the host computer file name. Before entering the LAN_LOAD command, connect the emulator to the host computer with the FTP command:

```
:FTP HOST1 (RET)
Username USER1 (RET)
Password ***** (RET)
login command success
FTP> LL :F11.ABS (RET)
LOADING ADDRESS 00007000
TOP ADDRESS = 00007000
END ADDRESS = 00007FFF
FTP>
```


— When the LF option is specified, the emulator adds an LF code (H'0A) to the end of each record of an S- or HEX-type load module in addition to a CR code (H'0D).

Notes

1. Data can be saved only in the internal memory areas or areas CS0 to CS5.
2. Verification is not performed after save. If the program must be verified, use the LAN_VERIFY command, if necessary. For details, refer to section 9.3.11, LAN_VERIFY.

Example

To save the memory contents in the address range from H'7000 to H'7FFF in the host computer as an S-type load module file (file name: F11.S), enter the following command line. Before entering the LAN_SAVE command, connect the emulator to the host computer with the FTP command:

```
:FTP HOST1 (RET)  
Username USER1 (RET)  
Password ***** (RET)  
login command success  
FTP><b>LSV 7000 7FFF :F11.S (RET)</b>  
SAVING ADDRESS 00007000  
TOP ADDRESS = 00007000  
END ADDRESS = 00007FFF  
FTP>
```

9.3.11 LAN_VERIFY [LV]

Verifies memory contents against the host computer file connected via the FTP interface

Command Format

- Verification `LAN_VERIFY [Δ <offset>][;<load module type>]:<file name> (RET)`
 - <offset>: Value to be added to the load module address
 - <load module type>: Load module type
 - R: SYSROF-type load module
 - S: S-type load module
 - H: HEX-type load module
 - M: Memory image file
 - E: ELF-type load module
 - Default: SYSROF-type load module
 - <file name>: File name in the host computer

Description

- Verification
 - Verifies the file in the host computer connected via the FTP interface against data in memory in the following format. Before executing this command, connect the emulator to the host computer with the FTP command.

`FTP> LAN_VERIFY <load module type>:<file name> (RET)`

- If a verification error occurs, the address and its contents are displayed as follows:

<code><ADDR></code>	<code><FILE></code>	<code><MEM></code>
<code>xxxxxxx</code>	<code>yy 'y'</code>	<code>zz 'z'</code>

`xxxxxxx`: Verification error address
`yy 'y'`: Load module data (in hexadecimal and ASCII characters)
`zz 'z'`: Memory data (in hexadecimal and ASCII characters)

— An offset (value to be added or subtracted) can be specified for the address of a SYSROF-type, ELF-type, S-type, or HEX-type load module.

```
FTP> LAN_VERIFY <offset> ;S :<file name> (RET)
```

If an offset is specified, a verification address is calculated as follows:

Verification address = <load module address> + <offset>

Notes

1. Data can be verified only in the internal memory areas or areas CS0 to CS5.
2. Before verifying a SYSROF-type load module, the file type must be changed to binary code with the BIN command. At emulator initiation, binary code is selected as the default. However, if ASCII is selected with the ASC command, change the file type to binary code with the BIN command before verifying. For details, refer to section 9.3.2, BIN.

Example

To verify SYSROF-type load module file F11.ABS in the host computer against the memory contents:

```
:FTP HOST1 (RET)
Username USER1 (RET)
Password ***** (RET)
login command success
FTP>LV :F11.ABS (RET)
VERIFYING ADDRESS 00000C00
TOP ADDRESS = 00000000
END ADDRESS = 00000FFF
FTP>
```

LS

9.3.12 LS [LS]

Displays the host computer directory connected via the FTP interface

Command Format

- Display LS [Δ <directory name>] (RET)
 <directory name>: Name of host computer directory
 (Default: Current directory of the host computer)

Description

- Display
 Displays the specified directory contents in the host computer connected via the FTP interface. If <directory name> is omitted, the current directory contents are displayed. Note that the directory name must be specified according to the connected host computer format.

Example

To display the contents of the host computer current directory:

```
FTP>LS (RET)
abc . s
xyz
FTP>
```

9.3.13 OPEN [OPEN]

Connects the host computer to the FTP interface

Command Format

- FTP interface connection OPEN <host name> (RET)
 <host name>: Name of the host computer to be connected via the FTP interface
 (The host computer name must be already defined with the flash memory management tool.)

Description

- FTP interface connection
Connects the emulator to the specified host computer via the FTP interface. This command can also be used to change the host computer connected to the emulator. To change the host computer, first disconnect the current host computer using the CLOSE command and then connect the new host computer using this command.

```
FTP>OPEN <host name> (RET)
```

```
    Username (a) (RET)
```

```
    Password (b) (RET)
```

```
    login command success
```

```
FTP>
```

(a) Enter user name.

(b) Enter password.

Note

A password must be specified before a host computer can be connected via the FTP interface.

OPEN

Example

To disconnect the emulator from the current host computer and connect it to the new host computer HOST1:

```
FTP>>CLOSE (RET)  
bye command success  
FTP>>OPEN HOST1 (RET)  
Username USER1 (RET)  
Password ***** (RET)  
login command success  
FTP>
```

9.3.14 PWD [PWD]

Displays the current directory name of the host computer connected via the FTP interface

Command Format

- Display PWD (RET)

Description

- Display
Displays the current directory name of the host computer connected via the FTP interface.

Example

To display the current directory name of the host computer connected via the FTP interface:

```
FTP>PWD (RET)  
/usr/e8000  
FTP>
```

ROUTER

9.3.15 ROUTER [RTR]

Displays the remote network routing information

Command Format

- Display ROUTER (RET)

Description

- Display
Displays the routing information defined with the emulator monitor flash memory management tool command RTR.

Note

Routing information can be defined with the emulator monitor flash memory management tool command RTR.

Example

To display the defined routing information:

```
:RTR (RET)
No.  IP-ADDRESS    NET-ID           No.  IP-ADDRESS    NET-ID
01   128.1.1.80      168.1.1.0        02   128.1.1.50    160.1.1.0
:
```

9.3.16 STA [STA]

Displays the file type to be transferred

Command Format

- Display STA (RET)

Description

- Display
Displays in the following format, the file type (binary or ASCII) to be transferred by the LAN_LOAD, LAN_SAVE, or LAN_VERIFY command.

```
FTP>STA (RET)  
type mode is BINARY    (Binary)
```

```
FTP>STA (RET)  
type mode is ASCII     (ASCII)
```

Example

To display the file type to be transferred:

```
FTP>STA (RET)  
type mode is BINARY  
FTP>
```


9.3.18 LOGOUT [LO]

Disconnects from the TELNET

Command Format

- TELNET disconnection LOGOUT (RET)

Description

- TELNET disconnection
Disconnects the emulator from the TELNET. This command is valid only when the emulator is connected to the host computer via the TELNET interface.

Example

To disconnect the emulator from the TELNET interface:

```
:LO (RET)
```


Section 10 Error Messages

10.1 Emulator Error Messages of E8000

The E8000 system program outputs error messages in the format below. Table 10.1 lists error messages, descriptions of the errors, and error solutions.

*** nn: <error message>

nn: Error No.

Table 10.1 Error Messages

Error No.	Error Message	Description and Solution
1	INTERNAL ERROR (nn)	An error occurred in the E8000 system program or station. Error code nn gives specific details. Contact a Hitachi sales agency and inform them of the code and state.
2	HOST I/O ERROR (nn)	An I/O error occurred in data transfer between the emulator and host computer. Error code nn gives specific details. Refer to table 10.2.
5	INVALID DEVICE CONTROL BOARD	The connected device control board is not supported by this E8000 system program. Check the E8000 system program and device control board numbers.
6	USER SYSTEM NOT READY	The user clock or crystal oscillator clock was not input and therefore could not be selected. The emulator internal clock was used instead. Check if the clock signal is output correctly.
9	INVALID OPTION	The specified option is incorrect. Check the specified option.
10	FLASH MEMORY IS WRITE PROTECTED	Flash memory is write-protected. Remove write protection.
11	FLASH MEMORY WRITE ERROR	An error occurred during write to flash memory.
13	FILE NOT FOUND	The configuration information specified to be restored with the CONFIGURATION command was not found in the emulator flash memory.
15	INVALID FILE	The specified file has invalid contents and cannot be read from or written to. Check the contents of the specified file.

Table 10.1 Error Messages (cont)

Error No.	Error Message	Description and Solution
20	SYNTAX ERROR	The command syntax is incorrect. Correct the syntax.
21	INVALID COMMAND	The specified command is invalid, or this command cannot be executed in parallel mode. Correctly enter the command.
22	INVALID DATA	The specified data is invalid. Correctly enter the data.
23	INVALID ADDRESS	The specified address or address range is invalid. Correctly enter the address.
24	DATA OVERFLOW	The specified data is more than 4 bytes. Correctly specify the data.
27	INVALID CONDITION	Invalid conditions are specified. Correctly enter the conditions.
28	DOUBLE DEFINITION	The item has already been defined. Check the item to be defined.
29	TOO MANY ALIASES	Too many aliases are specified. Delete any unnecessary alias and re-specify.
31	INSUFFICIENT MEMORY	The size of emulation memory to be allocated with the MAP command was not available. Emulation memory was allocated within the available memory size.
32	INVALID ASM MNEMONIC	An instruction mnemonic in an assembly-language statement is invalid. Correct the instruction mnemonic.
33	INVALID ASM OPERAND	An operand in an assembly-language statement is invalid. Correct the operand.
34	ALREADY ASSIGNED	A condition cannot be specified by the BREAK_CONDITION_A,B,C, TRACE_CONDITION_A,B,C, or PERFORMANCE_ANALYSIS command. Too many conditions are specified. Cancel a condition for another command and re-specify.
35	CANNOT USE THIS MODE	GO The GO command cannot be executed because settings for the execution mode are invalid. Correctly specify the settings necessary for the specified execution mode.

Table 10.1 Error Messages (cont)

Error No.	Error Message	Description and Solution
37	TOO MANY POINTS	Too many points are specified. Remove any unnecessary settings and re-enter.
38	SET POINT IS NOT IN RAM	A write-protected address is specified by the BREAK or BREAK_SEQUENCE command. Specify a correct address.
39	BUFFER EMPTY	TRACE or TRACE_SEARCH The trace buffer is empty. Check trace conditions and execution state, and re-execute. Then display trace information.
41	INVALID ALIGNMENT	In the assembler, the boundaries of the data size and address are illegal. Check the address or data size and re-enter the instruction.
42	CANNOT CHANGE ATTRIBUTE OF ROM AREA	An attempt was made to change the memory attribute of the internal ROM/RAM area. Allocate emulation memory to areas other than the internal ROM/RAM area.
43	CANNOT RECOVER A = xxxxxxxx	The break instruction at the address (xxxxxxx) where a breakpoint is specified with the BREAK or BREAK_SEQUENCE command could not be recovered after GO command execution terminates. Accordingly, a break instruction remains at the breakpoint address. A hardware error might have occurred. Correct the error, and reload and re-execute the program.
44	VERIFY ERROR	A verification error occurred when modifying memory contents. Writing to ROM was attempted or there was a hardware error. Check the memory area.
45	NOT FOUND	The specified data or information was not found. Correctly specify data.
47	FTP NOT CONNECTED	The command cannot be executed because the FTP interface is not connected. Connect the FTP interface with the FTP command.
48	FTP ALREADY CONNECTION	The FTP interface has already been connected. Disconnect the FTP interface and re-enter the command.
49	CONDITION ALREADY USED	The condition cannot be specified because another command has already specified it.

Table 10.1 Error Messages (cont)

Error No.	Error Message	Description and Solution
50	RESERVED AREA	A reserved area was accessed.
51	INTERNAL I/O AREA	The internal I/O area was accessed.
52	INTERNAL AREA	An attempt was made to access an area other than CS0 to CS5. This area cannot be accessed with this command. Check the specified address.
54	INVALID CONFIGURATION FILE	The configuration file in emulator flash memory is invalid. Re-install the configuration file from the system disk.
55	CONFIGURATION FILE NOT FOUND	The configuration file was not found in the emulator flash memory. Re-install the configuration file from the system disk.
56	INVALID CONFIGURATION CHECK ERROR	The configuration file in emulator flash memory contains invalid data. Re-install the configuration file from the system disk.
57	ILLEGAL INSTRUCTION ADDRESS	The memory contents of the address specified with the BREAK or BREAK_SEQUENCE command is a break instruction (H'0000). A breakpoint cannot be specified at this address.
58	CANNOT SELECT EMULATOR CLOCK	An operating mode not supported with this emulator was specified. Check the operating mode.
59	TOO MANY CHARACTERS	Too many characters were specified. Check the number of characters.
61	CANNOT GET INTO PARALLEL MODE	The execution mode specified with the GO command prevents the emulator from entering parallel mode. Change the execution mode.
62	LAN BOARD DISCONNECTION	This command cannot be executed because the LAN board is not installed. Install the optional LAN board and re-enter the command.
66	BACKGROUND INTERRUPT COMMAND STOPPED	The BACKGROUND_INTERRUPT command execution was terminated.
67	LAN I/O ERROR	A LAN I/O error occurred. Refer to table 10.3.

Table 10.1 Error Messages (cont)

Error No.	Error Message	Description and Solution
68	INVALID HOST NAME	The specified host name is not defined in flash memory. Define the host name with the emulator monitor command F (flash memory management tool initiation).
69	OUT OF CS AREA ADDRESS	An attempt was made to allocate emulation memory to an area other than CS0 to CS5. Check the specified address.
70	OUT OF CS AREA ADDRESS	An attempt was made to allocate emulation memory to an area other than CS0 to CS5. Emulation memory was allocated only to the allocatable area.
71	MAPPING BOUND MUST BE IN 1MB UNITS	Memory was allocated in 1-Mbyte units with the MAP or MOVE_TO_RAM command. For details, refer to the MAP command.
73	BREAK POINT IS DELETED A = xxxxxxxx	A software breakpoint specified at the displayed address was canceled because the contents of the address were modified with the user program.
74	CANNOT SET A = xxxxxxxx	A breakpoint cannot be specified at the displayed address by the BREAK or BREAK_SEQUENCE command before GO command execution. A hardware error might have occurred or the contents of the memory address might be a break instruction (H'0000). Correct the error, and reload and re-execute the program.
76	MAPPING BOUND MUST BE IN 256KB UNITS	Memory was allocated in 256-kbyte units with the MAP or MOVE_TO_RAM command. For details, refer to the MAP command.
78	EMULATOR BUSY	The emulator was processing a break processing in parallel mode, so another command could not be executed. Re-enter the command. This error occurs when software breakpoints are set with the BREAK or BREAK_SEQUENCE command.
81	TRACE CONDITION RESET	Satisfied trace conditions are all reset when parallel mode is entered. When parallel mode is terminated, the trace conditions are rechecked from the beginning.
82	ODD ADDRESS	An instruction was written to an odd address with the ASSEMBLE command. Processing was initiated from the odd address.

Table 10.1 Error Messages (cont)

Error No.	Error Message	Description and Solution
83	INVALID OPERAND SIZE	An invalid operand size was specified with the ASSEMBLE command. Processing was performed with the correct size.
84	INVALID ABSOLUTE ADDRESS	An invalid operand address was specified with the ASSEMBLE command. Processing was performed with the maximum address allowed.
86	INTERNAL AREA	An area other than CS0 to CS5 was also to be processed. Processing specified with the MEMORY command is performed normally, but other command processing are performed for only the CS0 to CS5 areas.
87	INTERNAL I/O AREA	The internal I/O area was accessed.
88	RESERVED AREA	A reserved area was accessed.
92	PERFORMANCE ANALYSIS TABLE BUSY	The minimum unit for execution performance measurement cannot be changed during execution time measurement by the PERFORMANCE_ANALYSIS command. Delete the PERFORMANCE_ANALYSIS command setting and change the minimum unit.

Table 10.2 Host I/O Error Codes

Error Code	Error Name	Description and Solution
D1	Parity error	The parity bit specified with the DIP switch must match the host computer specifications.
D2	Overrun error	The emulator control method is not recognized by the host computer.
D3	Framing error	The baud rate and stop bit specified with the DIP switch must match the host computer specifications.
D4	Load module format error	The load module format of the transferred file is incorrect. Check the file contents.
DC	Timeout error	Check the connection between the emulator and host computer. Also check the operation status of the host computer.

The E8000 system program outputs LAN I/O error messages in the format below. Table 10.3 lists the error messages with brief descriptions.

LAN I/O ERROR (E0xx)

socket library error nn: <error message>

xx: Process in which error occurred (see table 10.4)

nn: Error code

<error message>: Refer to table 10.3

If an error message other than that listed in table 10.3 is displayed, refer to the description for the host computer error messages.

Table 10.3 LAN I/O Error Messages

Error No.	Error Message	Description
01	not listen	The socket cannot be created.
02	Insufficient Buffer	The internal buffer is insufficient.
03	Socket not Support	The requested function is not supported.
04	Socket is Already	The socket has already been connected.
05	time out error	A timeout error has occurred.
06	Ip Address Nothing	The IP address destination is undefined.
07	Not socket Connection	The socket has not been connected.
08	connection failire	A connection failure has occurred.
09	Illegal IP Address	An illegal IP address has been specified.
10	be Shutdowning	The connection is being terminated.
11	Not Socket Entry	The socket information has not been defined.
12	Socket is already	The socket information has already been defined.
13	HOSTS Name Nothing	The host computer name does not exist.
14	Socket not Assign Connected	The socket cannot be assigned.
15	illegal port No.	The port number is invalid.
16	initialized error	An error has occurred during LAN board initialization.

Table 10.3 LAN I/O Error Messages (cont)

Error No.	Error Message	Description
17	Not Terminate	The LAN board has not been terminated.
18	terminate error	A LAN board termination error has occurred.
19	Not initialized	The LAN board has not been initialized.
20	Illegal Board	An error has occurred in the LAN board.
21	System Error	A LAN board system error has occurred.
22	Illegal Request	An invalid request has been issued.
23	Parameter Error	The parameter data is invalid.
24	Response Timeout Happened	A response timeout error has occurred.
25	Check Sum Error	A checksum error has occurred.
26	ICMP Error	An ICMP error has been detected.
27	ethernet address error	An Ethernet address error has occurred.
28	not HOST File	The HOSTS information does not exist.
30	illegal initialized	The HOSTS initialization information is invalid.
31	illegal My data	Main station information is invalid.
32	illegal Other Party data	Remote station information is invalid.
33	remote Nothing	Remote station has not been defined.
34	transmission error	A data transfer error has occurred.
35	closing error	A termination error has occurred.
FF	unknown error	An undefined error has occurred.

Table 10.4 Process Code for LAN I/O Error Messages

Error No.	Process
01	Initialization
02	TELNET data transfer
03	TELNET close
04	TELNET open
10	FTP connection
20	File transmission
30	File reception
40	FTP disconnection
50	Directory modification
60	Directory display
70	Current directory display
80	File transfer binary specification
90	File transfer ASCII specification
A0	Forcible termination

10.2 IBM PC Interface Software Error Messages

The IBM PC interface software outputs error messages on the IBM PC. Table 10.5 lists error messages, descriptions of the errors, and error solutions.

Table 10.5 Interface Software Error Messages

Error Message	Description and Solution
INTFC ERROR - ABORT BY BREAK	File transfer has been forcibly terminated by pressing the (BREAK), (STOP), or (CTRL) + C keys.
INTFC ERROR - ALREADY ASSIGNED	The specified command is already being executed. Re-execute the command after command execution has been completed.
INTFC ERROR - EMULATOR NOT READY	The debugger power has been turned off or a cable connected to the debugger has been disconnected. Check that the debugger power is turned on and that cables are connected correctly, and restart. If the same error occurs again, inform a Hitachi sales agency.
INTFC ERROR - ENVIRONMENT NOT SPECIFIED	The specified environment variable name could not be found. Specify the environment variable name with the SET command.
INTFC ERROR - FILE ALREADY EXISTS OVERWRITE ? (Y/N):	The specified IBM PC file already exists. Enter Y to transfer any way after deleting the file; enter N to cancel transfer.
INTFC ERROR - FILE CLOSE ERROR	An error has occurred while closing an IBM PC file.
INTFC ERROR - FILE DELETE ERROR	An error has occurred while deleting an IBM file. Check the specified file name.
INTFC ERROR - FILE NOT FOUND	The IBM PC file specified at load cannot be found or the file name contains an error. Check the specified file name.
INTFC ERROR - FILE OPEN ERROR	The directory to which the specified IBM PC file is to be saved is full or the file name contains an error.
INTFC ERROR - FILE READ ERROR	An error has occurred while reading an IBM PC file.
INTFC ERROR - FILE RENAME ERROR	An error has occurred while changing an IBM PC file name. Check the specified file name.

Table 10.5 Interface Software Error Messages (cont)

Error Message	Description and Solution
INTFC ERROR - FILE WRITE ERROR	An error has occurred while writing to an IBM PC file. The available memory on the disk is insufficient.
INTFC ERROR - INVALID COMMAND	An invalid command has been sent from the debugger.
INTFC ERROR - I/O ERROR	An I/O error has occurred during file transfer. Check the cable connection and the operating environment, and re-transfer the file.
INTFC ERROR - NO INTERFACE BOARD	The interface board is not inserted in the IBM PC expansion slot. Check the DIP switch setting on the interface board and that the interface board is inserted in the expansion slot correctly, and re-transfer. If the same error occurs again, inform a Hitachi sales agency.
INTFC ERROR - STOP COMMAND CHAIN ? (Y/N):	Automatic command input from the IBM PC file has been completed. Enter Y to terminate command input; enter N to continue command input.
INTFC ERROR - SYNTAX ERROR	An error exists in the IBM PC file name. Refer to the debugger and IBM PC manuals and specify a correct file name.
INTFC ERROR - TIMEOUT ERROR	A timeout error has occurred during data transfer from the debugger. Check the cable connection and re-transfer.

Part III Appendix

Appendix A Connectors

A.1 Serial Connector

Figure A.1 shows the serial connector pin alignment in the emulator station. Table A.1 lists signal names and their usage.




Figure A.1 Serial Connector Pin Alignment at the Emulator Station

Table A.1 Signal Names and Usage of Serial Connector

Pin No.	Signal name	Usage
1	—	Not connected
2	Receive Data (RD)	Data receive line
3	Transmit Data (TD)	Data transmit line
4	Data Terminal Ready (DTR)	High when emulator's power is on.
5	Ground (GND)	Connected to the emulator's frame ground.
6	Data Set Ready (DSR)	Not connected
7	Request To Send (RTS)	High when emulator's power is on.
8	Clear To Send (CTS)	Not connected
9	—	Not connected

A.2 Parallel Connector

Figure A.2 shows the parallel connector pin alignment at the emulator station. Table A.2 lists signal names.




Figure A.2 Parallel Connector Pin Alignment at the Emulator Station

Table A.2 Signal Names of Parallel Connector

Pin No.	Signal Name	Pin No.	Signal Name
1	PeriphAck	19	SignalGround
2	Xflag	20	SignalGround
3	PeriphClk	21	SignalGround
4	nPeriphRequest	22	SignalGround
5	nAckReverse	23	SignalGround
6	Data1 (LSB)	24	SignalGround
7	Data2	25	SignalGround
8	Data3	26	SignalGround
9	Data4	27	SignalGround
10	Data5	28	SignalGround
11	Data6	29	SignalGround
12	Data7	30	SignalGround
13	Data8 (MSB)	31	SignalGround
14	nReverseRequest	32	SignalGround
15	HostClk	33	SignalGround
16	IEEE1284 active	34	SignalGround
17	HostAck	35	SignalGround
18	HostLogicHigh	36	PeripheralLogicHigh

A.3 LAN Connector

Figure A.3 shows the LAN connector pin alignment at the emulator station. Table A.3 lists signal names.




Figure A.3 LAN Connector Pin Alignment at the Emulator Station

Table A.3 Signal Names

Pin No.	Signal Name
1	Not connected
2	COL+
3	TX+
4	—
5	RX+
6	GND
7	—
8	—
9	COL-
10	TX-
11	—
12	RX-
13	+12 V
14	—
15	—

A.4 Serial Interface Cable

Figure A.4 shows the wiring for the serial interface cable.






Figure A.4 Serial Interface Cable

Note that the serial interface cable provided may not be suitable for some host computers. In that case, use the wiring shown in figure A.5.



(The numbers represent connector pin numbers.)

(a) X-ON, X-OFF control



(The numbers represent connector pin numbers.)

(b) RTS, CTS control

Figure A.5 Serial Interface Cable (Using Other Cables)

Appendix B Emulator External Dimensions and Weight

Figures B.1 and B.2 show the external dimensions and weight of the emulator station and EV-chip board, respectively.




Figure B.1 External Dimensions and Weight of the E8000 Emulator




Figure B.2 External Dimensions and Weight of the EV-Chip Board

Appendix C Connecting the Emulator to the User System

C.1 Connecting to the User System

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD, and will damage the user system or emulator or result in PERSONAL INJURY. Also, the USER PROGRAM will be LOST.

The emulator is connected to the user system by using the user system interface cable (HS7065ECH81H).

Table C.1 User System Interface Cable and User Interfaces

User System Interface Cable	User Interface
HS7065ECH81H	QFP-176 pin (NQPACK176SD)

Note: The NQPACK176SD is manufactured by Tokyo Eletech Corporation.

C.1.1 Connection Using the HS7065ECH81H

WARNING

Always switch OFF the emulator and user system before connecting or disconnecting any CABLES. Failure to do so will result in a FIRE HAZARD, and will damage the user system or emulator or result in PERSONAL INJURY. Also, the USER PROGRAM will be LOST.

- Notes:**
- 1. For more details on the HS7065ECH81H, refer to the user's manual supplied with the EV-chip board.**
 - 2. This EV-chip board can only be used in combination with the specified QFP socket (NQPACK176SD).**

Install the QFP176 pin socket (NQPACK176SD manufactured by Tokyo Eletech Corporation) on the user system to connect the emulator. Since the pin arrangement is the same as that of the SH7060 actual chip, refer to the hardware manual.

Figure C.1 shows the connection of the HS7065ECH81H, figure C.2 shows the size restrictions for the installed components of the HS7065ECH81H, and figure C.3 shows the recommended mount pad dimensions of the user system IC socket.




Figure C.1 Connection Using the HS7065ECH81H




Figure C.2 Restrictions on Component Installation




Figure C.3 Recommended Mount Pad Dimensions of the User System IC Socket

C.2 Precautions for User System Connection

When connecting the EV-chip board to the user system, note the following:

1. Secure the E8000 station location.

Place the E8000 station and EV-chip board so that the station to EV-chip board interface cable is not bent or twisted, as shown in figure C.4. A bent or twisted cable will impose stress on the user interface, leading to connection or contact failure. Make sure that the emulator station is placed in a secure position so that it does not move and impose stress on the user interface during use.




Figure C.4 Examples of Securing the Emulator Station

2. Make sure the power supply is off.

Before connecting the EV-chip board to the user system, check that the emulator and the user system are turned off.

2. Connect the Uvcc to the user system power.

The emulator monitors the Uvcc pin (pin 100 on UCN3 for HS7060EBK81H) to determine whether the user system is turned on or off. Accordingly, after connecting the user system to the emulator, be sure to supply power to the Uvcc pin. Otherwise, the emulator assumes that the user system is not connected.

Appendix D Memory Map

The SH7060 has two memory map modes: internal ROM enabled mode and internal ROM disabled mode. Tables D.1 and D.2 show the corresponding memory maps. The peripheral module registers are allocated from H'FFFFFFE000 to H'FFFFFFF000 regardless of memory map mode.

Table D.1 Address Map (Internal ROM Disabled Mode)

Address	Type of Space	Type of Memory	Size	Bus Width
H'00000000–H'03FFFFFF	CS0 space	Normal space	64 Mbytes	8/16/32 bits
H'04000000–H'07FFFFFF	CS1 space	Normal space/	64 Mbytes	8/16/32 bits
H'08000000–H'0BFFFFFF	CS2 space	burst ROM/	64 Mbytes	8/16/32 bits
H'0C000000–H'0FFFFFFF	CS3 space	multiplexed I/O space	64 Mbytes	8/16/32 bits
H'10000000–H'3FFFFFFF	Reserved	Reserved		
H'40000000–H'43FFFFFF	CS4 space	DRAM	64 Mbytes	8/16/32 bits
H'44000000–H'47FFFFFF	CS5 space		64 Mbytes	8/16/32 bits
H'48000000–H'57FFFFFF	Reserved	Reserved		
H'58000000–H'5803FFFF	Internal ROM	Internal ROM	256 kbytes	32 bits
H'58040000–H'FFFFFFF	Reserved	Reserved		
H'FFF00000–H'FFF13FFF	Internal peripheral module	Internal peripheral module	5 kbytes	8/16 bits
H'FFF14000–H'FFF7FFF	Reserved	Reserved		
H'FFF80000–H'FFF8FFF	X-RAM	X-RAM	4 kbytes	32 bits
H'FFF90000–H'FFF9FFF	Reserved	Reserved		
H'FFFA0000–H'FFFAFFF	Y-RAM	Y-RAM	4 kbytes	32 bits
H'FFFB0000–H'FFFBFFF	Reserved	Reserved		

Table D.2 Address Map (Internal ROM Enabled Mode)

Address	Type of Space	Type of Memory	Size	Bus Width
H'00000000–H'0003FFFF	Internal ROM	Internal ROM	256 kbytes	32 bits
H'00040000–H'00FFFFFF	Reserved	Reserved		
H'01000000–H'03FFFFFF	CS0 space	Normal space	48 Mbytes	8/16/32 bits
H'04000000–H'07FFFFFF	CS1 space	Normal space/	64 Mbytes	8/16/32 bits
H'08000000–H'0BFFFFFF	CS2 space	burst ROM/	64 Mbytes	8/16/32 bits
H'0C000000–H'0FFFFFFF	CS3 space	multiplexed I/O space	64 Mbytes	8/16/32 bits
H'10000000–H'3FFFFFFF	Reserved	Reserved		
H'40000000–H'43FFFFFF	CS4 space	DRAM	64 Mbytes	8/16/32 bits
H'44000000–H'47FFFFFF	CS5 space		64 Mbytes	8/16/32 bits
H'48000000–H'57FFFFFF	Reserved	Reserved		
H'58000000–H'5803FFFF	Internal ROM*	Internal ROM*	256 kbytes	32 bits
H'58040000–H'FFFFFFF	Reserved	Reserved		
H'FFFF0000–H'FFFF13FF	Internal peripheral module	Internal peripheral module	5 kbytes	8/16 bits
H'FFFF1400–H'FFFF7FFF	Reserved	Reserved		
H'FFFF8000–H'FFFF8FFF	X-RAM	X-RAM	4 kbytes	32 bits
H'FFFF9000–H'FFFF9FFF	Reserved	Reserved		
H'FFFFA000–H'FFFFAFFF	Y-RAM	Y-RAM	4 kbytes	32 bits
H'FFFFB000–H'FFFFFFF	Reserved	Reserved		

Note: A shadow area of H'00000000 to H'0003FFFF in the internal ROM enabled mode.

SH7060 E8000 Emulator User's Manual

Publication Date: 1st Edition, August 2000

Published by: Electronic Devices Sales & Marketing Group
Semiconductor & Integrated Circuits
Hitachi, Ltd.

Edited by: Technical Documentation Group
Hitachi Kodaira Semiconductor Co., Ltd.

Copyright © Hitachi, Ltd., 2000. All rights reserved. Printed in Japan.

HITACHI, LTD. SEMICONDUCTOR AND INTEGRATED CIRCUITS DIVISION SALES OFFICES

URL NorthAmerica : <http://semiconductor.hitachi.com/>
Europe : <http://www.hitachi-eu.com/hel/ecg>
Asia : <http://www.hitachi.com.sg/grp3/sicd>
Japan : <http://www.hitachi.co.jp/Sicd/indx.htm>

HEADQUARTERS

Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi,
Chiyoda-ku, Tokyo 100-0004, Japan
Tel: <81> (3) 3270-2111
Fax: <81> (3) 3270-5109

USA

Headquarters

Hitachi Semiconductor (America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1> (408) 433-0223

Sales Offices

Western

Hitachi Semiconductor (America) Inc.
1740 Technology Drive, Suite 500
San Jose, CA 95110
Tel: <1> (408) 451-9570
Fax: <1> (408) 451-9859

Central

Hitachi Semiconductor (America) Inc.
Two Lincoln Centre, Suite 1446
5420LBJ Freeway,
Dallas, TX 75240
Tel: <1> (972) 991-4510
Fax: <1> (972) 991-6151

Eastern

Hitachi Semiconductor (America) Inc.
25 Mall Road.
Burlington, MA 01803
Tel: <1> (781) 229-2150
Fax: <1> (781) 229-6554

Southwest

Hitachi Semiconductor (America) Inc.
2030 Main Street, Suite 450
Irvine, CA 92614
Tel: <1> (714) 553-8500
Fax: <1> (714) 553-8561

Mountain Pacific

Hitachi Semiconductor (America) Inc.
4600 S. Ulster Street, Suite 690
Denver, CO 80237
Tel: <1> (303) 779-5535
Fax: <1> (303) 779-5207

Bloomington

Hitachi Semiconductor (America) Inc.
3800 West 80th Street, Suite 1550
Bloomington, MN 55431
Tel: <1> (612) 896-3444
Fax: <1> (612) 896-3443

Great Lakes

Hitachi Semiconductor (America) Inc.
Fairlane Plaza North, Suite 311
290 Town Center Drive, Dearborn, MI 48126
Tel: <1> (313) 271-4410
Fax: <1> (313) 271-5707

Central

Hitachi Semiconductor (America) Inc.
500 Park Boulevard, Suite 415
Itasca, IL 60143
Tel: <1> (630) 773-4864
Fax: <1> (630) 773-9006

South Central

Hitachi Semiconductor (America) Inc.
One Westchase Center
10777 Westheimer Road Suite 1040
Houston, TX 77042
Tel: <1> (713) 974-0534
Fax: <1> (713) 974-0587

Mid-Atlantic

Hitachi Semiconductor (America) Inc.
325 Columbia Turnpike, Suite 203
Florham Park, NJ 07932
Tel: <1> (973) 514-2100
Fax: <1> (973) 514-2020

Southeast

Hitachi Semiconductor (America) Inc.
4901 N.W.17th Way, Suite 302
Fort Lauderdale, FL 33309
Tel: <1> (954) 491-6154
Fax: <1> (954) 771-7217

CANADA

Ottawa

Hitachi (Canadian) Ltd.
320 March Road, Suite 602
Kanata, Ontario K2K2E3
Tel: <1> (613) 591-1990
Fax: <1> (613) 591-1994

Toronto

Hitachi (Canadian) Ltd.
6740 Campobello Road
Mississauga, Ontario L5N 2L8
Tel: <1> (905) 826-1363
Fax: <1> (905) 826-8818

Calgary

Hitachi (Canadian) Ltd.
10655 Southport Road S.W, Suite 460
Calgary, Alberta T2W4Y1
Tel: <1> (403) 278-1881
Fax: <1> (403) 278-1810

EUROPE (CONTINENTAL EUROPE)

Headquarters

Hitachi Europe GmbH
Electronic Components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Sales Offices

North Germany/Benelux

Hitachi Europe GmbH
Am Seestem 18; D-40547 Düsseldorf
Postfach 11 05 36; D-40505 Düsseldorf
Tel: <49> (211) 52 83-0
Fax: <49> (211) 52 83-779

Central Germany

Hitachi Europe GmbH
Friedrich-List-Straße 42
D-70771 Leinfelden-Echterdingen
Tel: <49> (711) 99085-5
Fax: <49> (711) 99085-75

South Germany/Austria/Switzerland

Hitachi Europe GmbH
Dornacher Straße 3
D-85622 Feldkirchen Germany
Tel: <49> (89) 9 91 80-0
Fax: <49> (89) 9 91 80-266

Italy

Hitachi Europe GmbH
Via Tommaso Gulli 39; I-20147 Milano
Tel: <39> (2) 48 78 61
Fax: <39> (2) 48 78 63 91
Via F. D'Ovidio 97; I-00137 Roma
Tel: <39> (6) 82 00 18 24
Fax: <39> (6) 82 00 18 25

Spain

Hitachi Europe GmbH
c/Buganvilla, 5; E-28036 Madrid
Tel: <34> (91) 7 67 27 82
Fax: <34> (91) 3 83 85 11

EUROPE (NORTHERN EUROPE)

Headquarters

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 585160

Sales Offices

Sweden

Hitachi Europe Ltd.
Haukadalsgatan 10
Box 1062, S-164 21 Kista, Stockholm
Tel: <46> (8) 751-0035
Fax: <46> (8) 751-5073

France

Hitachi Europe (France) S.A.
18 rue Grange Dame Rose; B.P. 134
F-78148 Velizy Cedex
Tel: <33> (1) 34 63 05 00
Fax: <33> (1) 34 65 34 31

ASIA

Headquarters

Hitachi Asia Ltd.
16 Collyer Quay #20-00 Hitachi Tower
Singapore 049318
Tel: <65> (535) 2100 <65> (538) 6533
Fax: <65> (535) 1533 <65> (538) 6933

Sales Offices

Taiwan

Hitachi Asia Ltd.
Taipei Branch Office
3rd Flr, Hung Kuo Building, No.167,
Tun Hwa North Road, Taipei (105)Taiwan
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180
Telex: 23222 HAS-TP

Malaysia

Hitachi Asia (Malaysia) Sdn. Bhd.
Suite 17.3 Level 17, Menara IMC
(Letter Box No.5 Menara IMC)
No.8 Jalan Sultan Ismail 50250 Kuala Lumpur
Tel: <60> (3) 201-8751
Fax: <60> (3) 201-8757

Thailand

Hitachi Asia (Thailand) Co., Ltd.
18th Floor Ramaland Bldg.
952 Rama IV Road, Bangrak, Bangkok 10500
Tel: <66> (2) 632-9292
Fax: <66> (2) 632-9299

ASIA (Hong Kong)

Headquarters

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7th Flr, North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui, Kowloon,
Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Sales Offices

Korea

Hitachi Asia (Hong Kong) Ltd.
Seoul Branch Office
18 /F., Hanil Group Bldg.
191, 2-Ka, Hangang-Ro, Yongsan-ku, Seoul
Tel: <82> (2) 796 3115
Fax: <82> (2) 796 2145 Telex: K28863 HITEC SL

China

Hitachi Asia (Hong Kong) Ltd.
Beijing Office
Room No.1412, Beijing Fortune Bldg.
5 Dong San Huan, Bei Lu
Chaoyang District, Beijing 100004
Tel: <86> (10) 6590 8852
Fax: <86> (10) 6590 8850 Telex: 210509 HTCBJ CN

Hitachi Asia (HongKong) Ltd.

Shanghai Office
Suite 315, Level 3 West Podium,
Shanghai Centre, 1376 Nanjing Xi Lu,
Shanghai, 200040
Tel: <86> (21) 6279 8351/8361/8365
Fax: <86> (21) 6279 8275

Hitachi Asia (HongKong) Ltd.

Guangzhou Office
Room 3406-07, 34/F., Office Tower, Citic Plaza,
No.233 Tianhe Bei Road
Guangzhou, 510620
Tel: <86> (20) 8755 3748
Fax: <86> (20) 8750 8835