

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

μ PD4990A
SERIAL I/O REAL TIME CLOCK IC

TABLE OF CONTENTS

CHAPTER 1 INTRODUCTION	1
1.1 FEATURE	1
1.2 PIN CONNECTION DIAGRAM (TOP VIEW)	2
1.3 PIN FUNCTION	2
1.4 BLOCK DIAGRAM	3
1.5 SHIFT REGISTER	4
1.6 TIME COUNTER	5
1.7 15 STAGES DIVIDER	5
1.8 DATA INPUT/OUTPUT	5
CHAPTER 2 FUNCTION SPECIFICATION	7
2.1 COMMAND SETTING	7
2.1.1 Parallel Command Mode	7
2.1.2 Serial Command Mode	7
2.1.3 Caution of Command Setting	9
2.2 COMMAND SPECIFICATION	11
2.2.1 Parallel Command Mode	11
2.2.2 Serial Command Mode	13
CHAPTER 3 ACCESS SEQUENCE	19
3.1 HOW TO READ DATA OF CLOCK	19
3.2 HOW TO WRITE DATA OF CLOCK	21
CHAPTER 4 EXPLANATION OF ELECTRICAL CHARACTERISTICS	23
4.1 CRYSTAL OSCILLATOR	23
4.2 HOW TO ADJUST OSCILLATION FREQUENCY	23
4.3 OSCILLATION CHARACTERISTICS	23
4.3.1 Temperature Characteristics	24
4.3.2 Supply Voltage Characteristics	25
4.4 SUPPLY CURRENT CHARACTERISTICS	25
CHAPTER 5 INTERFACE	27
5.1 POWER SUPPLY CIRCUIT	27
5.2 POWER FAIL CIRCUIT	30
CHAPTER 6 APPLICATION CIRCUIT & SOFTWARE	33
6.1 μ COM-75X (4 BIT SINGLE CHIP CPU)	33
6.2 μ COM-87AD (8 BIT SINGLE CHIP CPU)	37
6.3 80 SERIES MULTI CHIP CPU	40
CHAPTER 7 CONVERTING μPD1990A TO μPD4990A	43
7.1 SPECIFICATION DIFFERENCE	43
7.2 DIFFERENCE OF OSCILLATOR	44
APPENDIX μPD4990A SPECIFICATION	45

LIST OF FIGURES

Figure No.	Title	Page
1-1	52 bit Shift Register	4
1-2	Data INPUT/OUTPUT	5
1-3	Data Write Action	5
1-4	Data Read Action	5
2-1	Parallel Command Timing (C ₀ , C ₁ , C ₂)	9
2-2	Serial Command timing (C ₀ ', C ₁ ', C ₂ ', C ₃ ')	10
3-1	Read Data Flow-chart	19
3-2	Read Data Timing-chart (Using C ₀ , C ₁ , C ₂)	20
3-3	Read Data Timing-chart (Using C ₀ ', C ₁ ', C ₂ ', C ₃ ')	20
3-4	Write Data Flow-chart	21
3-5	Write Data Timing-chart (Using C ₂ , C ₁ , C ₀)	22
3-6	Write Data Timing-chart (Using C ₃ ', C ₂ ', C ₁ ', C ₀ ')	22
4-1	Crystal Oscillator	23
4-2	Measurement Circuit of Oscillation Characteristics	23
4-3	Temperature Characteristics	24
4-4	Temperature Characteristics (Only μ PD4990A)	24
4-5	Measurement Circuit	25
4-6	Supply Current Characteristics	26
5-1	Application Circuit No. 1	27
5-2	Application Circuit No. 2	28
5-3 (a)	Application Circuit (Using 74LS07)	29
5-3 (b)	Application Circuit (Using 74HC4050)	29
5-4	Power Fail Circuit	30
5-5	Faulty Example	30
5-6	Characteristics of Fig. 5-5	31
6-1	Application Circuit for μ COM-75X	33
6-2	Application Circuit for μ COM-87AD	37
6-3	Application Circuit (Back Up Power Supply)	40
7-1	Oscillator of μ PD4990A and μ PD1990A	44
7-2	Oscillation Wave of μ PD4990A and μ PD1990A	44

LIST OF TABLES

Table No.	Title	Page
1-1	48 bit Shift Register Construction	4
2-1	Parallel Command	7
2-2	Serial Command	8
2-3	Timing Pulse Control Command	13
2-4	Timing Pulse Control Command	15
6-1	Application Software for μ COM-75X	34
7-1	SPECIFICATION DIFFERENCE	43

LIST OF LISTS

List No.	Title	Page
6-2	Application Software for μ COM-87AD	38
6-3	Application Software for μ PD780A/ μ PD70008A	41

CHAPTER 1 INTRODUCTION

The μ PD4990A is a CMOS LSI developed to input/output calendar and clock data serially to/from the micro-computer system.

The including data items are hour, minute, second, year, month, day, and day of week.



Data format is BCD except month. Data format of month is hexadecimal (1 ~ 0 CH).

The μ PD4990A is useful for personal computer, electronic cash register, photo-copier, facsimile etc. what require calendar and clock data.

1.1 FEATURE

- (1) Calendar (year, month, day, day of week) & clock (hour, minute, second) data.
- (2) Leap years are determined automatically.
- (3) Data format is BCD (only month is hexadecimal).
- (4) TP output selectable
Timing pulse is 64, 256, 2048 or 4096 Hz
Interval timer is 1, 10, 30 or 60 sec.
- (5) Wide operating supply voltage 2.0 – 5.5 V
The μ PD4990A can use dry battery, Ni-Cd battery etc.
- (6) Data input/output is serially by external clock.
- (7) The crystal frequency is 32.768 kHz
- (8) CMOS structure

1.2 PIN CONNECTION DIAGRAM (Top View)




1.3 PIN FUNCTION

SYMBOL	PIN NAME	PIN No. DIP/SOP	FUNCTION
DATA IN	DATA INPUT	6/7	Input of 40/52 bit Shift Register
CLK	CLOCK INPUT	8/9	Data is shifted on positive edge of CLK.
C ₀	COMMAND INPUT	3/3	Parallel command input
C ₁		2/2	
C ₂		1/1	
STB	LATCH STROBE	4/5	μ PD4990A load command to command register when STB is high.
CS	CHIP SELECT	5/6	CLK and STB are enable while CS is high.
OUT ENBL	OUTPUT ENABLE	11/12	DATA OUT is enable while OUT ENBL is high. DATA OUT is high impedance while OUT ENBL is low.*
TP	TIMING PULSE	10/11	Output of interval timer or timing pulse (Nch Open Drain)
X_{TAL}	Crystal	13/15	Oscillator input
$\overline{X_{TAL}}$		12/14	Oscillator output

***NOTE:** DATA OUT is not high impedance while μ PD4990A is Test mode. Please confirm "2.2.2 Parallel command mode. (7) Test command."


1.4 BLOCK DIAGRAM



1.5 SHIFT REGISTER

The register of μ PD4990A consists of 4 bit register that read command and 48 bit register that input/output data. Total bit of register is 52 bit.

Fig. 1-1 52 bit Shift Register



* DATA of 52 Bit Shift Register appears on DATA OUT terminal from LSB of second.

Table 1-1 48 bit Shift Register Construction

Counter	48 bit Shift Register	Location of Shift Register	Value of Time Counter	Counter	48 bit Shift Register	Location of Shift Register	Value of Time Counter
Units second	B0	D0	0 ~ 9 (BCD)	Units day	B24	D24	0 ~ 9 (BCD)
	B1	D1			B25	D25	
	B2	D2			B26	D26	
	B3	D3			B27	D27	
Tens second	B4	D4	0 ~ 5 (BCD)	Tens day	B28	D28	0 ~ 3 (BCD)
	B5	D5			B29	D29	
	B6	D6			B30	D30	
	B7	D7			B31	D31	
Units minute	B8	D8	0 ~ 9 (BCD)	Day of week	B32	D32	0 ~ 6* (BCD)
	B9	D9			B33	D33	
	B10	D10			B34	D34	
	B11	D11			B35	D35	
Tens minute	B12	D12	0 ~ 5 (BCD)	Month	B36	D36	1 ~ C (Hexadecimal)
	B13	D13			B37	D37	
	B14	D14			B38	D38	
	B15	D15			B39	D39	
Units hour	B16	D16	0 ~ 9 (BCD)	Units year	B40	D40	0 ~ 9 (BCD)
	B17	D17			B41	D41	
	B18	D18			B42	D42	
	B19	D19			B43	D43	
Tens hour	B20	D20	0 ~ 2 (BCD)	Tens year	B44	D44	0 ~ 9 (BCD)
	B21	D21			B45	D45	
	B22	D22			B46	D46	
	B23	D23			B47	D47	

***Note:** The relationship of day of week counter and day of week is free. For example, if Sunday is "0". Monday is "1",, and Saturday is "6".

1.6 TIME COUNTER

Count clock and calendar

This part is able to transfer data to/from 48 bit shift register.

1.7 15 STAGES DIVIDER

This part divides clock from oscillator and supplies 1 Hz to time counter.

1.8 DATA INPUT/OUTPUT

Start bit of shift register is units of seconds LSB (B_0).

$B_{40} \sim B_{47}$ of 48 bit shift register are enable on serial command mode. Please confirm "2.2 COMMAND SPECIFICATION."

Fig. 1-2 Data INPUT/OUTPUT




Fig. 1-3 Data Write Action





Fig. 1-4 Data Read Action



[MEMO]

CHAPTER 2 FUNCTION SPECIFICATION

2.1 COMMAND SETTING

The μ PD4990A has parallel command mode using C₀, C₁, C₂ and serial command mode transferring data serially.

2.1.1 Parallel Command Mode

C₀, C₁ and C₂ are used on this mode. This mode is compatible μ PD1990A except TEST COMMAND (C₀, C₁, C₂ = 1, 1, 1). Same software for μ PD1990A can be used for μ PD4990A except TEST COMMAND. But this mode has not year count, leap year and interval timer. Please show Table 2-1, Fig. 2-1.

2.1.2 Serial Command Mode

While C₀, C₁, and C₂ is high, command is set serially to DATA IN.

Command is consist of 4 bit. Command is transferred from C₀' (LSB) to C₃' by positive edge of CLK, and while STB is high, μ PD4990A read command. When STB is low, μ PD4990A latches command. This mode has year count, leap year, timing pulse, and interval timer.

Table 2-1 Parallel Command

- Commands input from C₀, C₁, and C₂ terminals (1 ... H, 0 ... L)
Shift register 40 bit (The year function is ineffective.)
(Operates as the existing μ PD1990AC in other than test mode)

C ₂	C ₁	C ₀	FUNCTION	
0	0	0	REGISTER HOLD	DATA OUT = 1 Hz
0	0	1	REGISTER SHIFT	DATA OUT = [LSB] = 0 or 1
0	1	0	TIME SET & COUNTER HOLD	DATA OUT = [LSB] = 0 or 1
0	1	1	TIME READ	DATA OUT = 1 Hz
1	0	0	TP = 64 Hz	
1	0	1	TP = 256 Hz	
1	1	0	TP = 2048 Hz	
1	1	1	SERIAL COMMAND TRANSFER MODE	

* The test mode is cancelled by [C₂, C₁, C₀] = [0, 0, 0] to [1, 1, 0]

Table 2-2 Serial Command

- Serial data commands

Set $[C_2, C_1, C_0] = [1, 1, 1]$ at all time

Shift register 52 bit (The year function is effective.)

C_3'	C_2'	C_1'	C_0'	FUNCTION	
0	0	0	0	REGISTER HOLD	DATA OUT = 1 Hz
0	0	0	1	REGISTER SHIFT	DATA OUT = [LSB] = 0 or 1
0	0	1	0	TIME SET & COUNTER HOLD	DATA OUT = [LSB] = 0 or 1
0	0	1	1	TIME READ	DATA OUT = 1 Hz
0	1	0	0	TP = 64 Hz	
0	1	0	1	TP = 256 Hz	
0	1	1	0	TP = 2048 Hz	
0	1	1	1	TP = 4096 Hz	
1	0	0	0	TP = 1 s INTERVAL SET (COUNTER RESET & START)	
1	0	0	1	TP = 10 s INTERVAL SET (COUNTER RESET & START)	
1	0	1	0	TP = 30 s INTERVAL SET (COUNTER RESET & START)	
1	0	1	1	TP = 60 s INTERVAL SET (COUNTER RESET & START)	
1	1	0	0	INTERVAL RESET	
1	1	0	1	INTERVAL START	
1	1	1	0	INTERVAL STOP	
1	1	1	1	TEST MODE SET	

Remark: TEST MODE is cancelled by $(C_3', C_2', C_1', C_0') = (0, 0, 0, 0), (0, 1, 0, 0)$ to $(1, 1, 1, 0)$.

2.1.3 Caution of Command Setting


After μ PD4990A reads command (STB is L to H), Internal mode of μ PD4990A becomes new mode. This delay time is STB LATCH Delay time (t_{d1} , t_{d2}). Please wait t_{d1} before setting new command. But STB LATCH Delay time (t_{d2}) after TIME READ COMMAND is 20 μ s min. For example, if REGISTER SHIFT COMMAND is set, after TIME READ COMMAND, wait 20 μ s min. before transferring data.

Please see Fig. 2-1, Fig. 2-2.

Fig. 2-1 is Parallel command timing chart.

Fig. 2-2 is Serial command timing chart.

Fig. 2-1 Parallel Command Timing (C₀, C₁, C₂)




$V_{DD}-V_{SS} = 2.0 \text{ V}$

$t_{SU} = 1 \mu\text{s MIN.}$
 $t_{HLD} = 1 \mu\text{s MIN.}$
 $t_{STB} = 1 \mu\text{s MIN.}$
 $t_{d1} = 1 \mu\text{s MAX. (Other than time read mode)}$
 $t_{d2} = 20 \mu\text{s MAX. (Time read mode)}$
 $t_{s-c} = 1 \mu\text{s MIN.}$

Note: A mode is latched by STB and held until another mode in the same group is set.

Fig. 2-2 Serial Command Timing (C_0' , C_1' , C_2' , C_3')



$V_{DD}-V_{SS} = 2.0 \text{ V}$

- $t_{DSU} = 1 \mu\text{s MIN.}$
- $t_{DHLD} = 1 \mu\text{s MIN.}$
- $t_{HLD} = 1 \mu\text{s MIN.}$
- $t_{STB} = 1 \mu\text{s MIN.}$
- $t_{d1} = 1 \mu\text{s MAX. (Other than time read mode)}$
- $t_{d2} = 20 \mu\text{s MAX. (Time read mode)}$

Note: Command (C_2 , C_1 , C_0) is held (1, 1, 1) at all time.

CS = "H"


A mode is latched by STB and held until another mode in the same group is set.

2.2 COMMAND SPECIFICATION

2.2.1 Parallel Command Mode


(1) REGISTER HOLD COMMAND ($C_2, C_1, C_0 = 0, 0, 0$)

The 40 bit shift register is held. If CLK is entered, Data doesn't shift. 1 Hz (Duty = 50 %) appears to DATA OUT and 64 Hz appears to TP. If μ PD4990A's mode is TEST MODE, TEST MODE is canceled when REGISTER SHIFT COMMAND is read.




(2) REGISTER SHIFT COMMAND ($C_2, C_1, C_0 = 0, 0, 1$)

It is able to shift data of 40 bit shift register. Data of DATA IN is loaded to shift register at positive edge of CLK. B₁ of shift register is shifted to B₀ and appears to DATA OUT.



(3) TIME SET & COUNTER HOLD COMMAND ($C_2, C_1, C_0 = 0, 1, 0$)


Data of 40 bit shift register is set up time counter and 10th stage to 15th stage of 15 stages divider are reset. After command is read, data of 40 bit shift register doesn't shift and time counter is stopping. Time counter begin to count up when next command is read. The error of setting up is $\pm 15.625 \text{ ms} \cdot \text{LSB}$ of 40 bit shift register (B_0) appears to DATA OUT.



* In case of $\mu\text{PD1990A}$, the error of setting up is $\pm 31.25 \text{ ms}$.

(4) TIME READ COMMAND ($C_2, C_1, C_0 = 0, 1, 1$)

Data of time counter is transferred to 40 bit shift register. Data is fixed when next command is read. 40 bit shift register is held, and 1 Hz* (Duty = 50 %) appears to DATA OUT.



* 0.5 Hz appears in case of $\mu\text{PD1990A}$.

(5) TIMING PULSE CONTROL COMMAND

It can be selected TP frequency, 64 Hz, 256 Hz, or 2048 Hz appears to TP.

Table 2-3 Timing Pulse Control Command

TP Frequency	Function	C ₂ , C ₁ , C ₀
64 Hz	Output 64 Hz TP	1, 0, 0
256 Hz	Output 256 Hz TP	1, 0, 1
2048 Hz	Output 2048 Hz TP	1, 1, 0


If REGISTER HOLD COMMAND is read, then TP forcibly is 64 Hz Output.

2.2.2 Serial Command Mode

(1) REGISTER HOLD COMMAND (C₃', C₂', C₁', C₀' = 0, 0, 0, 0)


48 bit shift register is held. If CLK is entered, Data of DATA IN is read to C₃' of command register and data of command register is shifted.

1 Hz appears to DATA OUT and 64 Hz appears to TP. If μ PD4990A's mode is TEST MODE, TEST MODE is canceled when REGISTER HOLD COMMAND is read.




(2) REGISTER SHIFT COMMAND ($C_3', C_2', C_1', C_0' = 0, 0, 0, 1$)

Data of 48 bit shift register and 4 bit command register is equal 52 bit shift register C_0' of command register is connected input of 48 bit shift register. Data of DATA IN is read at positive edge of CLK and LSB of 48 bit shift register (B_0) appears to DATA OUT.




(3) TIME SET & COUNTER HOLD COMMANDS ($C_3', C_2', C_1', C_0' = 0, 0, 1, 0$)

Data of 48 bit shift register is set up to time counter, and 10th stage to 15th stage of 15 stages divider are reset. After command is read, shift register is held and time counter is stopping. Time counter begin to count up after next command is read. And the error of setting up is ± 15.625 ms. LSB of 48 bit shift register (B_0) appears to DATA OUT.



(4) TIME READ COMMAND ($C_3', C_2', C_1', C_0' = 0, 0, 1, 1$)

Data of time counter is transferred to 48 bit shift register. Data of shift register is fixed after next command is read. After this command is read. 48 bit shift register is held. 1 Hz appears to DATA OUT.



(5) TIMING PULSE CONTROL COMMAND

It can be selected TP frequency. 64 Hz, 256 Hz, 2048 Hz, or 4096 Hz appears to TP.

Table 2-4 Timing Pulse Control Command


Command name	Function	C_3', C_2', C_1', C_0'
TP64	Output of 64 Hz timing pulse	0, 1, 0, 0
TP256	Output of 256 Hz timing pulse	0, 1, 0, 1
TP2048	Output of 2048 Hz timing pulse	0, 1, 1, 0
TP4096	Output of 4096 Hz timing pulse	0, 1, 1, 1

(6) INTERVAL TIMER CONTROL COMMAND

It can be selected interval timer period and interval timer stop, reset or start. The setting error of interval timer is ± 15.625 ms.

Command name	Function	C ₃ ', C ₂ ', C ₁ ', C ₀ '
INT 1 s	Output of 1 sec interval timer	1, 0, 0, 0
INT 10 s	Output of 10 sec interval timer	1, 0, 0, 1
INT 30 s	Output of 30 sec interval timer	1, 0, 1, 0
INT 60 s	Output of 60 sec interval timer	1, 0, 1, 1
Interval Reset	Interval timer is reset. (TP output is high impedance)	1, 1, 0, 0
Interval Start	Interval timer is started (Timer isn't reset.)	1, 1, 0, 1
Interval Stop	Interval timer is stopped. (TP output status is continued.)	1, 1, 1, 0

For example (INT 1 s)



Note: After REGISTER HOLD COMMAND is read, Timing pulse of 64 Hz forcibly appears to TP.


(7) TEST COMMAND (TEST MODE)

Time counter is input 8 192 Hz*. So time counter count up at 8 192 times speed. TEST MODE has two mode. While OUT ENBL is low, μ PD4990A is operated TEST MODE 1. While OUT ENBL is high, μ PD4990A is operated TEST MODE 2. TEST MODE is canceled after REGISTER HOLD COMMAND is read.

***Note.** μ PD1990A is 1024 Hz.


• TEST MODE 1 (OUT ENBL = L)

Each counters (sec, min, hour, day, day of week, month, year) are entered 8 192 Hz. Carry of counter isn't transferred to next counter.



- TEST MODE 2 (OUT ENBL = H)

Second counter is entered 8 192 Hz. Carry of counter is transferred to next counter.



COMMAND	DATA OUT	TP	NOTE	
REGISTER HOLD	1 Hz	64 Hz	TEST MODE is canceled.	
REGISTER SHIFT	SHIFT REGISTER [LSB]	32 Hz	TEST MODE	TIME COUNTER 8 192 Hz Enter
TIME SET	SHIFT REGISTER [LSB]	L Level		
TIME READ	1 Hz	32 Hz		TIME COUNTER 8 192 Hz Enter

When REGISTER HOLD COMMAND is read, TEST MODE is canceled and timing pulse of 64 Hz appears to TP. Command before TEST COMMAND should be REGISTER SHIFT COMMAND. In case of REGISTER HOLD COMMAND, TEST COMMAND is canceled.


[MEMO]

CHAPTER 3 ACCESS SEQUENCE

3.1 HOW TO READ DATA OF CLOCK


This section shows how to read data of clock using flow chart and timing-chart.

Fig. 3-1 Read Data Flow-chart



(1) Parallel Command Mode


Fig. 3-2 Read Data Timing-chart (Using C₀, C₁, C₂)



Note: t_{d1} = 1 μs MAX. (Normal)
t_{d2} = 20 μs MAX. (After 'TIME READ')

(2) Serial Command Mode

Fig. 3-3 Read Data Timing-chart (Using C₀', C₁', C₂', C₃')




Note: t_{d1} = 1 μs MAX. (Normal)
t_{d2} = 20 μs MAX. (After 'TIME READ')

3.2 HOW TO WRITE DATA OF CLOCK


This section shows how to write data using flow-chart and timing-chart.

Fig. 3-4 Write Data Flow-chart



(1) Parallel Command Mode


Fig. 3-5 Write Data Timing-chart (Using C₂, C₁, C₀)



Note: t_{d1} = 1 μs MAX.

(2) Serial Command Mode

Fig. 3-6 Write Data Timing-chart (Using C₃, C₂, C₁, C₀)




Note: t_{d1} = 1 μs MAX.

CHAPTER 4 EXPLANATION OF ELECTRICAL CHARACTERISTICS

4.1 CRYSTAL OSCILLATOR

This crystal oscillator of μ PD4990A is consisted a CMOS inverter, a feedback resistor R_f , and a stabilization resistor R_D . ($R_f \approx 1 \text{ M}\Omega$, $R_D = 100 \text{ k}\Omega$) X'_{TAL} and $\overline{X}_{\text{TAL}}$ are connected C_G or C_D . Value of C_G and C_D should be adjusted for user's system.

Fig. 4-1 Crystal Oscillator



Please adjust value of C_D or C_G .

Wire length around C_G , C_D , crystal and μ PD4990A should be short length.


4.2 HOW TO ADJUST OSCILLATION FREQUENCY

To adjust oscillation frequency, TP is connected to a frequency counter or a period counter. And Timing Pulse should appear to TP.

4.3 OSCILLATION CHARACTERISTICS

Measurement circuit of oscillation characteristics is shown Fig. 4-2.

Fig. 4-2 Measurement Circuit of Oscillation Characteristics



4.3.1 Temperature Characteristics

Fig. 4-3 and Fig. 4-4 show temperature characteristics is crystal characteristics.

Fig. 4-3 Temperature Characteristics






Fig. 4-4 Temperature Characteristics (Only $\mu\text{PD4990A}$)



4.3.2 Supply Voltage Characteristics



4.4 SUPPLY CURRENT CHARACTERISTICS

Measurement circuit of supply current and characteristics are shown Fig. 4-5 and Fig. 4-6.

Fig. 4-5 Measurement Circuit





Fig. 4-6 Supply Current Characteristics




CHAPTER 5 INTERFACE

5.1 POWER SUPPLY CIRCUIT

- (1) Using transistor and Ni-Cd battery.
Application circuit is shown Fig. 5-1.

Fig. 5-1 Application Circuit No. 1




(2) Using positive regulator with system reset

Application circuit is shown Fig. 5-2.

This application circuit is consist of system reset circuit (as power fail circuit). So this circuit will be better cost performance than Fig. 5-1.

Fig. 5-2 Application Circuit No. 2



(3) Application for constant supply voltage

The circuits of Fig. 5-1 and Fig. 5-2 aren't constant supply voltage. When system is active, supply voltage of $\mu\text{PD4990A}$ is 5 V. But when system is down (back up), supply voltage of $\mu\text{PD4990A}$ is 2-5 V. Fig. 5-3 will be less time error than Fig. 5-1 and Fig. 5-2. But level shifters are necessary.

Fig. 5-3 (a) Application Circuit (Using 74LS07)






Fig. 5-3 (b) Application Circuit (Using 74HC4050)



5.2 POWER FAIL CIRCUIT


If main power supply is down, CS should be low level as illegal data or command aren't set to μ PD4990A. The output of circuit shown Fig. 5-4 is low while V_{DD} is less than 4.4 to 3.4 V.

Fig. 5-4 Power Fail Circuit




Don't use TTL for power fail circuit. Because the output of TTL is unknown while V_{DD} is less than 4.5 V. Fig. 5-5 is a faulty example.

Fig. 5-5 Faulty Example



The circuit of Fig. 5-5 isn't low level until V_{DD} is 0 V.

Fig. 5-6 Characteristics of Fig. 5-5



[MEMO]

CHAPTER 6 APPLICATION CIRCUIT & SOFTWARE

This section is shown some application circuits and softwares for some CPUs.

6.1 μ COM-75X (4 BIT SINGLE CHIP CPU)

Fig. 6-1 is a example of circuit and List 6-1 is a example of software.

Fig. 6-1 Application Circuit for μ COM-75X




Table 6-1 Application Software for μ COM-75X

```

;Initialize routine
;
INIT:    SEL        MB15
        MOV        A, #0011B
        MOV        PCC, A            ;  $\phi = f_{xx}/4$  mode
        CLR1       PORT3.0
        MOV        XA, #0FH
        MOV        PMGA, XA         ; PORT3
        MOV        XA, #11100111B
        MOV        SIOM, XA         ; Serial I/E set
        DI         IESIO
        MOV        XA, #0
        CALL       CMDTX            ; Register Hold command
        RET

;
;
;Wait routine
;
WAIT:    DECS       A
        BR         WAIT
        RET

;
CMDTX:   SEL        MB15
        MOV        SIO, XA
        SET1       SIOM.3
LOOPC:   SKTCLR     IRQSIO
        BR         LOOPC
        SET1       PORT3.0
        CLR1       PORT3.0
        RET

;
;
;Time read routine
;
TMRD:    PUSH       HL
        SEL        MB15
        MOV        XA, #30H
        CALL       CMDTX            ; Time Read command
        MOV        XA, #10H
        CALL       CMDTX            ; Register Shift command
        MOV        A, #19
        CALL       WAIT            ; WAIT 20  $\mu$ s
        MOV        B, #5

```

```

LOOP1:  SEL      MB15
        SET1     SIOM.3
LOOPR:  SKTCLR   IRQSIO
        BR       LOOPR
        MOV      XA, SIO
        SEL      MB0
        MOV      @HL, XA      ; (HL) ← XA
        INCS     HL
        INCS     HL
        DECS     B
        BR       LOOP1
        POP      HL
        RET

;Time write routine
;
TMWR:   PUSH     HL
        SEL      MB15
        MOV      XA, #10H
        CALL     CMDTX
        MOV      XA, HL
        ADDS     XA, #12
        XCH      XA, HL
        MOV      @HL, #2
        XCH      XA, HL
        DECS     HL
        MOV      B, #6
LOOPW:  SEL      MB0
        MOV      XA, @HL
        SEL      MB15
        MOV      SIO, XA
        SET1     SIOM.3
LOOP2:  SKTCLR   IRQSIO
        BR       LOOP2
        INCS     HL
        INCS     HL
        DECS     B
        BR       LOOPW
        SET1     PORT3.0
        CLR1     PORT3.0
        POP      HL
        RET

;
;
;TMST:  MOV      XA, #0
        CALL     CMDTX
        RET

```


Data Table

	Upper	Lower
(HL):	Tens of second	Units of second
(HL+1):	Tens of minute	Units of minute
(HL+2):	Tens of hour	Units of hour
(HL+3):	Tens of day	Units of day
(HL+4):	Month	Day of week
(HL+5):	Tens of year	Units of year

6.2 μ COM-87AD (8 BIT SINGLE CHIP CPU)

Application circuit is shown Fig. 6-2 and Application software is shown List 6-2.

Fig. 6-2 Application Circuit for μ COM-87AD



List 6-2 Application Software for μ COM-87AD

```

;Intilize routine
;
;
INIT:    MVI        PA, 0
         MVI        A, 7
         MOV        MA, A          ; Port A Setting
         MVI        A, 0
         CALL       CMDTX          ; Register Hold Command
;
CMDTX:   MVI        C, 3
LOOPC:   MVI        B, 0
         SLR        A
         SKN        CY
         MVI        B, 1
         MOV        PA, B
         ORI        PA, 2
         XRI        PA, 2          ; CLK Pulse
         DCR        C
         JR         LOOPC
         MVI        PA, 4
         MVI        PA, 0          ; STB Pulse
         RET
;
;
;Time read routine
;
TMRD:    PUSH       H
         MVI        A, 3
         CALL       CMDTX          ; Time Read Command
         MVI        A, 1
         CALL       CMDTX          ; Register Shift Command
         MVI        A, 9
LOOPW:   DCR        A
         JR         LOOPW          ; 20  $\mu$ s Wait
         MVI        B, 5
         MVI        C, 7
LPRXD:   PUSH       B
LPRXB:   MOV        A, PA          ; 1 bit Read
         SLL        A
         RLR        B
         MVI        PA, 2
         MVI        PA, 0          ; CLK Pulse
         DCR        C
         JR         LPRXB          ; 1 byte Transfer
         MOV        A, B
         STAX       H+             ; 1 byte Store

```

```

        POP        B
        DCR        B
        JR         LPRXD        ; 6 byte Transfer Loop
        POP        H
        RET

;Time write routine
;
TMWR:   PUSH      H
        MVI       A, 1
        CALL      CMDTX        ; Register Shift Command
        MVI       C, 5
LPTXD:  LDAX      H+
        MVI       B, 7
LPBTW:  SLR       A
        SK        CY
        MVI       PA, 0
        SKN       CY
        MVI       PA, 1
        ORI       PA, 2
        XRI       PA, 2        ; CLK Pulse
        DCR       B
        JR         LPBTW        ; 1 byte Transfer Loop
        DCR       C
        JR         LPTXD        ; 6 byte Transfer Loop
        MVI       A, 2
        CALL      CMDTX
        POP       H
        RET

TMST:   MVI       A, 0
        CALL      CMDTX
        RET

```

Data Table


	Upper	Lower
(HL):	Tens of second	Units of second
(HL+1):	Tens of minute	Units of minute
(HL+2):	Tens of hour	Units of hour
(HL+3):	Tens of day	Units of day
(HL+4):	Month	Day of week
(HL+5):	Tens of year	Units of year

6.3 80 SERIES MULTI CHIP CPU

Application circuit for μ PD780A/ μ PD70008A is shown Fig. 6-3.

Application software is shown List 6-3.

Fig. 6-3 Application Circuit (Back Up Power Supply)



List 6-3 Application Software for μ PD780A/ μ PD70008A

```

;Initialize routine
;
INIT:    LD      A, 0
         OUT     IO, A
         LD      A, 0
         CALL    CMDTX      ; Register Hold Command
         RET

;
CMDTX:   LD      C, IO
         LD      E, 4
LOOPC:   LD      D, 0
         SRA     A
         JR      NC, TXCLK
         LD      D, 1
TXCLK:   OUT     (C), D
         SET     1, D
         OUT     (C), D
         RES     1, D
         OUT     (C), D      ; CLK Pulse
         DEC     E
         JR      NZ, LOOPC
         SET     2, D
         OUT     (C), D
         RES     2, D      ; STB Pulse
         OUT     (C), D
         RET

;
;
;Time read routine
;
TMRD:    PUSH    HL
         LD      A, 3
         CALL    CMDTX      ; Time Read Command
         LD      A, 1
         CALL    CMDTX      ; Register Shift Command
LOOPR:   LD      B, 9
         DJNZ    LOOPR      ; Wait 20  $\mu$ s
         LD      E, 6
         LD      C, IO
LPRXD:   LD      B, 8
LPBTR:   IN      A, (C)      ; 1 bit Read
         LD      D, 2
         OUT     (C), D
         LD      D, 0      ; CLK Pulse
         OUT     (C), D
         SRA     A

```

```

        DJNZ     LPBTR      ; 1 byte Transfer Loop
        LD       (HL), A
        INC      HL
        DEC      E
        JR       NZ, LPRXD  ; 6 byte Transfer Loop
        LD       (HL), A
        INC      HL
        DEC      E
        JR       NZ, LPRXD  ; 6 byte Transfer Loop
        POP      HL
        RET

;Time write routine
;
TMWR:   PUSH     HL
        LD       A, 1
        CALL     CMDTX      ; Register Shift Command
        LD       E, 6
        LD       C, IO
LPTXD:  LD       A, (HL)
        INC      HL
        LD       B, 8
LPBTW:  LD       D, 0
        SRA      A
        JR       NC, TXCLK1
        LD       D, 1
TXCLK1: OUT      (C), D
        SET      1, D
        OUT      (C), D
        RES      1, D
        OUT      (C), D      ; CLK Pulse
        DJNZ     LPBTW      ; 1 byte Transfer Loop
        DEC      E
        JR       NZ, LPTXD  ; 6 byte Transfer Loop
        POP      HL
        LD       A, 2
        CALL     CMDTX
        RET

TMST:   LD       A, 0
        CALL     CMDTX
        RET

```

Note: I/O I/O Port Address



CHAPTER 7 CONVERTING μ PD1990A TO μ PD4990A

7.1 SPECIFICATION DIFFERENCE

Table 7-1 SPECIFICATION DIFFERENCE

ITEM		μ PD1990A	μ PD4990A
Supply current ($V_{DD} = 3.6$ V)		50 μ A max.	20 μ A max.
CLK frequency ($V_{DD} = 2$ V)		100 kHz max.	500 kHz max.
STB pulse width		2 μ s min.	1 μ s min.
STB latch delay (After Time Read)		40 μ s max.	20 μ s max.
Value of C_D and C_S		30 pF	20 pF
DATA OUT while time read		0.5 Hz	1 Hz
$(C_0, C_1, C_2) = (1, 1, 1)$ command		Test Command	Serial command mode
Error of time set		± 31.25 ms	± 15.625 ms
DATA OUT/TP while test mode	Register Shift	LSB/32 Hz	LSB/32 Hz
	Time Set	LSB/32 Hz	LSB/"L"
	Time Read	512 Hz/32 Hz	1 Hz/32 Hz
Count frequency while test mode		1024 Hz	8192 Hz

7.2 DIFFERENCE OF OSCILLATOR

Fig. 7-1 Oscillator of μ PD4990A and μ PD1990AFig. 7-2 Oscillation Wave of μ PD4990A and μ PD1990A

APPENDIX μ PD4990A SPECIFICATION

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$V_{DD}-V_{SS}$	7.0	V
Input Voltage	V_{IN}	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
Operating Temperature Range	T_{opt}	-40 to +85	°C
Storage Temperature Range	T_{stg}	-65 to +125	°C
Output Terminal Voltage	V_{OUT}	7.0	V

ELECTRICAL CHARACTERISTICS (f = 32.768 kHz, $C_G = C_D = 20$ pF, $C_I = 20$ k Ω , $T_a = 25$ °C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Operating Voltage	$V_{DD} - V_{SS}$	2.00		5.50	V	
Current Consumption	I_{DD}		8	20	μ A	$V_{DD} - V_{SS} = 3.60$ V
				100	μ A	$V_{DD} - V_{SS} = 5.50$ V
Low Level Output Voltage	V_{OL}			0.4*	μ A	$V_{DD} - V_{SS} = 2.0$ to 5.5 V $I_{OL} = 500$ μ A
CLK Input Frequency	f_{CLK}	DC		500	kHz	$V_{DD} - V_{SS} = 2.0$ V, Duty 50 %
Input Leakage Current	I_{IN}			1	μ A	$V_{DD} - V_{SS} = 5.50$ V
High Level Input Voltage	V_{IH}	0.7 V_{DD}		V_{DD}	V	
Low Level Input Voltage	V_{IL}	V_{SS}		0.3 V_{DD}	V	

* TP and DATA OUT are N-channel open drain output.

A.C. ELECTRICAL CHARACTERISTICS (FOR REFERENCE – NOT SPECIFIED)

(F = 32.768 kHz, $V_{DD} - V_{SS} = 2.0$ V, $T_a = 25$ °C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
C_0-2 , CS-STB Set-up Time	t_{SU}	1			μ s	
STB Pulse Width	t_{STB}	1			μ s	
C_0-2 , CS-STB Hold Time	t_{HLD}	1			μ s	
STB LATCH Delay Time	t_{d1}			1**	μ s	except Time Read mode
CLK-DATA OUT Delay time	$t_{d(c-o)}$			1	μ s	$R_L = 33$ k Ω , $C_L = 15$ pF
DATA IN Set-up Time	t_{DSU}	1			μ s	
DATA IN Hold Time	t_{DHLD}	1			μ s	

**** Note:** When a function mode is Time Read mode (other than Test mode), STB LATCH delay time is 20 μ s MAX. (t_{d2}).

[MEMO]