

32

RX Family

User's Manual: Software

RENESAS 32-Bit MCU RX Family

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Rev.1.20 Apr 2013

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notation in This Manual

The following is a list of the elements of the notation used in this manual.

Classification	Notation	Meaning			
Symbols	IMM	Immediate value			
	SIMM	Immediate value for sign extension according to the processing size			
	UIMM	Immediate value for zero extension according to the processing size			
	src	Source of an instruction operand			
	dest	Destination of an instruction operand			
	dsp	Displacement of relative addressing			
	pcdsp	Displacement of relative addressing of the program counter			
	[]	Represents indirect addressing			
	Rn	General-purpose register. R0 to R15 are specifiable unless stated otherwise.			
	Rs	General-purpose register as a source. R0 to R15 are specifiable unless stated otherwise.			
	Rs2	Used in the description for the ADD, AND, CMP, MUL, OR, PUSHM, SUB, and TST instructions. In these instructions, since two general-purpose registers can be specified for an operand, the first general-purpose register specified as a source is described as Rs and the second general-purpose register specified as a source is described as Rs2.			
	Rd	General-purpose register as a destination. R0 to R15 are specifiable unles stated otherwise.			
	Rd2	Used in the description for the POPM and RTSD instructions. In these instructions, since two general-purpose registers can be specified for an operand, the first general-purpose register specified as a destination is described as Rd and the second general-purpose register specified as a destination is destination is described as Rd2.			
	Rb	General-purpose register specified as a base register. R0 to R15 are specifiable unless stated otherwise.			
	Ri	General-purpose register as an index register. R0 to R15 are specifiable unless stated otherwise.			
	Rx	Represents a control register. The PC, ISP, USP, INTB, PSW, BPC, BPSW, FINTV, and FPSW are selectable, although the PC is only selectable as the src operand of MVFC and PUSHC instructions.			
	flag	Represents a bit (U or I) or flag (O, S, Z, or C) in the PSW.			
Values	000 <u>b</u>	Binary number			
	0000 <u>h</u>	Hexadecimal number			
Bit length	#IMM <u>:8</u> etc.	Represents the effective bit length for the operand symbol.			
	<u>:1</u>	Indicates an effective length of one bit.			
	<u>:2</u>	Indicates an effective length of two bits.			
	:3	Indicates an effective length of three bits.			
	:4	Indicates an effective length of four bits.			
	<u>:3</u> <u>:4</u> <u>:5</u>	Indicates an effective length of five bits.			
	<u> </u>	Indicates an effective length of eight bits.			
	<u></u> <u>:16</u>	Indicates an effective length of 16 bits.			
	:24	Indicates an effective length of 24 bits.			
	:32	Indicates an effective length of 32 bits.			

Classification	Notation	Meaning		
Size specifiers	MOV <u>.W</u> etc.	Indicates the size that an instruction handles.		
	<u>.B</u>	Byte (8 bits) is specified.		
	<u>.W</u>	Word (16 bits) is specified.		
	<u>.L</u>	Longword (32 bits) is specified.		
Branch distance specifiers	BRA <u>.A</u> etc.	Indicates the length of the valid bits to represent the distance to the branch relative destination.		
	<u>.S</u>	3-bit PC forward relative is specified. The range of valid values is 3 to 10.		
	<u>.B</u>	8-bit PC relative is specified. The range of valid values is -128 to 127.		
	<u>.W</u>	16-bit PC relative is specified. The range of valid values is -32768 to 32767.		
	<u>.A</u>	24-bit PC relative is specified. The range of valid values is -8388608 to 8388607.		
	<u>.L</u>	32-bit PC relative is specified. The range of valid values is –2147483648 to 2147483647.		
Size extension specifiers added to	dsp:16[Rs <u>].UB</u> etc.	Indicates the size of a memory operand and the type of extension. If the specifier is omitted, the memory operand is handled as longword.		
memory operands	<u>.B</u>	Byte (8 bits) is specified. The extension is sign extension.		
	<u>.UB</u>	Byte (8 bits) is specified. The extension is zero extension.		
	<u>.W</u>	Word (16 bits) is specified. The extension is sign extension.		
	<u>.UW</u>	Word (16 bits) is specified. The extension is zero extension.		
	<u>.L</u>	Longword (32 bits) is specified.		
Operations	(Operations in this manual are written in accord with C language syntax. The following is the notation in this manual.)			
	=	Assignment operator. The value on the right is assigned to the variable on the left.		
	_	Indicates negation as a unary operator or a "difference" as a binary operator.		
	+	Indicates "sum" as a binary operator.		
	*	Indicates a pointer or a "product" as a binary operator.		
	/	Indicates "quotient" as a binary operator.		
	%	Indicates "remainder" as a binary operator.		
	~	Indicates bit-wise "NOT" as a unary operator.		
	&	Indicates bit-wise "AND" as a binary operator.		
		Indicates bit-wise "OR" as a binary operator.		
	٨	Indicates bit-wise "Exclusive OR" as a binary operator.		
	;	Indicates the end of a statement.		
	{ }	Indicates the start and end of a complex sentence. Multiple statements can be put in { }.		
	if (expression) statement 1 else statement 2	Indicates an if-statement. The expression is evaluated; statement 1 is executed if the result is true and statement 2 is executed if the result is false.		
	for (statement 1; expression; statement 2) statement 3	Indicates a for-statement. After executing statement 1 and then evaluating the expression, statement 3 is executed if the result is true. After statement 3 is executed the first time, the expression is evaluated after executing statement 2.		
	do statement while (expression);	Indicates a do-statement. As long as the expression is true, the statement is executed. Regardless of whether the expression is true or false, the statement is executed at least once.		
	while (expression) statement	Indicates a while-statement. As long as the expression is true, the statement is executed.		

Classification	Notation	Meaning			
Operations	==, !=	Comparison operators. "==" means "is equal to" and "!=" means "is not equal to".			
	>, <	Comparison operators. ">" means "greater than" and "<" means "less than".			
	>=, <=	Comparison operators. The condition includes "==" as well as ">" or "<".			
	&&	Logical operator. Indicates the "AND" of the conditions to the left and right of the operator.			
	II	Logical operator. Indicates the "OR" of the conditions to the left and right of the operator.			
	<<, >>	Shift operators, respectively indicating leftward and rightward shifts.			
	tmp, tmp0, tmp1, tmp2, tmp3	Temporary register			
	!	Logical NOT, that is, inversion of the boolean value of a variable or expression.			
Floating point number	NaN	Not a number			
Floating-point	SNaN	Signaling NaN			
standard	QNaN	Quiet NaN			

Contents

List of Instructions for RX Family	
List of Instructions Classified in Alphabetical Order	
List of Instructions Classified by Type	
Section 1 CPU Functions	
1.1 Features	
1.2 Register Set of the CPU	
1.2.1 General-Purpose Registers (R0 to R15)	
1.2.2 Control Registers	
1.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP).	
1.2.2.2 Interrupt Table Register (INTB)	
1.2.2.3 Program Counter (PC)	
1.2.2.4 Processor Status Word (PSW)	
1.2.2.5 Backup PC (BPC)	
1.2.2.6 Backup PSW (BPSW)	
1.2.2.7 Fast Interrupt Vector Register (FINTV)	
1.2.2.8 Floating-Point Status Word (FPSW)	
1.2.3 Accumulator (ACC)	
1.3 Floating-Point Exceptions	
1.3.1 Overflow	
1.3.2 Underflow	
1.3.3 Inexact	
1.3.4 Division-by-Zero	
1.3.5 Invalid Operation	
1.3.6 Unimplemented Processing	
1.4 Processor Mode	
1.4.1 Supervisor Mode	
1.4.2 User Mode	
1.4.3 Privileged Instruction	
1.4.4 Switching Between Processor Modes	
1.5 Data Types	
1.5.1 Integer	
1.5.2 Floating-Point	
1.5.3 Bitwise Operations	
1.5.4 Strings	
1.6 Data Arrangement	
1.6.1 Data Arrangement in Registers	
1.6.2 Data Arrangement in Memory	
1.7 Vector Table	
1.7.1 Fixed Vector Table	
1.7.2 Relocatable Vector Table	
1.8 Address Space	
	27
Section 2 Addressing Modes	
2.1 Guide to This Section	
2.2 Addressing Modes	
2.2.1 Ranges for Immediate Values	
Section 3 Instruction Descriptions	
3.1 Guide to This Section	
3.2 Instructions in Detail	
Section 4 Instruction Code	
4.1 Guide to This Section	
4.2 Instruction Code Described in Detail	

Section 5	Exceptions	256
	es of Exception	
5.1.1	Undefined Instruction Exception	
5.1.2	Privileged Instruction Exception	
5.1.3	Access Exception	
5.1.4	Floating-Point Exceptions	
5.1.5	Reset	
5.1.6	Non-Maskable Interrupt	
5.1.7	Interrupts	
5.1.8	Unconditional Trap	
5.2 Exce	ption Handling Procedure	
5.3 Acce	eptance of Exceptions	
5.3.1	Timing of Acceptance and Saved PC Value	
5.3.2	Vector and Site for Preserving the PC and PSW	
5.4 Hard	lware Processing for Accepting and Returning from Exceptions	
5.5 Hard	lware Pre-processing	
5.5.1	Undefined Instruction Exception	
5.5.2	Privileged Instruction Exception	
5.5.3	Access Exception	
5.5.4	Floating-Point Exceptions	
5.5.5	Reset	
5.5.6	Non-Maskable Interrupt	
5.5.7	Interrupts	
5.5.8	Unconditional Trap	
5.6 Retu	rn from Exception Handling Routines	
5.7 Orde	er of Priority for Exceptions	
Index		266
REVISIO	N HISTORY	

List of Instructions for RX Family

The RX Family has a total of 90 instructions.

While the RX600 Series supports all of the instructions, the RX100 Series and RX200 Series support the 82 instructions other than the eight for floating-point operations (FADD, FCMP, FDIV, FMUL, FSUB, FTOI, ITOF, and ROUND).

Mnemonic		Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
ABS		Absolute value	51	177
ADC		Addition with carry	52	178
ADD		Addition without carry	53	179
AND		Logical AND	55	181
BCLR		Clearing a bit	57	183
BCnd	BGEU	Relative conditional branch	58	185
	BC	_	58	185
	BEQ	_	58	185
	BZ	-	58	185
	BGTU	-	58	185
	BPZ	_	58	185
	BGE	-	58	185
	BGT	-	58	185
	BO	_	58	185
	BLTU	_	58	185
	BNC	-	58	185
	BNE	_	58	185
	BNZ	_	58	185
	BLEU	-	58	185
	BN	_	58	185
	BLE	_	58	185
	BLT	-	58	185
	BNO	_	58	185
BMCnd	BMGEU	Conditional bit transfer	59	187
	BMC	_	59	187
	BMEQ	_	59	187
	BMZ	-	59	187
	BMGTU	_	59	187
	BMPZ	-	59	187
	BMGE	-	59	187
	BMGT	-	59	187
	BMO	-	59	187
	BMLTU	-	59	187
	BMNC	-	59	187
	BMNE	-	59	187
	BMNZ	-	59	187
	BMLEU	_	59	187
	BMN	_	59	187
	BMLE	-	59	187
	BMLT	-	59	187
	BMNO	-	59	187



Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
BNOT	Inverting a bit	61	188
BRA	Unconditional relative branch	62	190
BRK	Unconditional trap	63	191
BSET	Setting a bit	64	191
BSR	Relative subroutine branch	65	193
BTST	Testing a bit	66	194
CLRPSW	Clear a flag or bit in the PSW	67	196
CMP	Comparison	68	197
DIV	Signed division	69	199
DIVU	Unsigned division	71	201
EMUL	Signed multiplication	73	202
EMULU	Unsigned multiplication	75	203
FADD ^{*1}	Floating-point addition	77	204
FCMP ^{*1}	Floating-point comparison	79	205
FDIV ^{*1}	Floating-point division	82	206
FMUL ^{*1}	Floating-point multiplication	84	207
FSUB ^{*1}	Floating-point subtraction	87	208
FTOI ^{*1}	Floating point to integer conversion	90	209
INT	Software interrupt	93	209
ITOF ^{*1}	Integer to floating-point conversion	94	210
JMP	Unconditional jump	96	211
JSR	Jump to a subroutine	97	211
MACHI	Multiply-Accumulate the high-order word	98	212
MACLO	Multiply-Accumulate the low-order word	99	212
MAX	Selecting the highest value	100	213
MIN	Selecting the lowest value	101	214
MOV	Transferring data	102	215
MOVU	Transfer unsigned data	105	220
MUL	Multiplication	107	221
MULHI	Multiply the high-order word	109	223
MULLO	Multiply the low-order word	110	223
MVFACHI	Move the high-order longword from accumulator	111	224
MVFACMI	Move the middle-order longword from accumulator	112	224
MVFC	Transfer from a control register	113	225
MVTACHI	Move the high-order longword to accumulator	114	225
MVTACLO	Move the low-order longword to accumulator	115	226
MVTC	Transfer to a control register	116	226
MVTIPL ^{*2} (privileged instruction)	Interrupt priority level setting	117	227
NEG	Two's complementation	118	228
NOP	No operation	119	228
NOT	Logical complementation	120	229
OR	Logical OR	121	230
POP	Restoring data from stack to register	123	231
POPC	Restoring a control register	124	232



Mnemonic		Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
POPM		Restoring multiple registers from the stack	125	232
PUSH		Saving data on the stack	126	233
PUSHC		Saving a control register	127	234
PUSHM		Saving multiple registers	128	234
RACW		Round the accumulator word	129	235
REVL		Endian conversion	131	235
REVW		Endian conversion	132	236
RMPA		Multiply-and-accumulate operation	133	236
ROLC		Rotation with carry to left	135	237
RORC		Rotation with carry to right	136	237
ROTL		Rotation to left	137	238
ROTR		Rotation to right	138	238
ROUND ^{*1}		Conversion from floating-point to integer	139	239
RTE (privileged instruction)		Return from the exception	142	239
RTFI (privileged instruction)		Return from the fast interrupt	143	240
RTS		Returning from a subroutine	144	240
RTSD		Releasing stack frame and returning from subroutine	145	240
SAT		Saturation of signed 32-bit data	147	241
SATR		Saturation of signed 64-bit data for RMPA	148	241
SBB		Subtraction with borrow	149	242
SCCnd	SCGEU	Condition setting	150	243
	SCC	-	150	243
	SCEQ	-	150	243
	SCZ	-	150	243
	SCGTU	-	150	243
	SCPZ	-	150	243
	SCGE	-	150	243
	SCGT	-	150	243
	SCO	-	150	243
	SCLTU	-	150	243
	SCNC	-	150	243
	SCNE	-	150	243
	SCNZ	-	150	243
	SCLEU	-	150	243
	SCN	-	150	243
	SCLE	-	150	243
	SCLT	-	150	243
	SCNO		150	243
SCMPU		String comparison	152	243
SETPSW		Setting a flag or bit in the PSW	153	244
SHAR		Arithmetic shift to the right	154	245
SHLL		Logical and arithmetic shift to the left	155	246
SHLR		Logical shift to the right	156	247
SMOVB		Transferring a string backward	157	248



Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detai (on Page)
SMOVF	Transferring a string forward	158	248
SMOVU	Transferring a string	159	248
SSTR	Storing a string	160	249
STNZ	Transfer with condition	161	249
STZ	Transfer with condition	162	250
SUB	Subtraction without borrow	163	251
SUNTIL	Searching for a string	164	252
SWHILE	Searching for a string	166	252
TST	Logical test	168	253
WAIT (privileged instruction)	Waiting	169	254
XCHG	Exchanging values	170	254
XOR	Logical exclusive or	172	255

Notes: 1. Products of the RX100 Series and RX200 Series do not support the instructions for floating-point operations.

2. Products of the RX610 Group do not support the MVTIPL instruction.



List of Instructions Classified by Type

Instruction Type	Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
Arithmetic/logic	ABS	Absolute value	51	177
instructions	ADC	Addition with carry	52	178
	ADD	Addition without carry	53	179
	AND	Logical AND	55	181
	CMP	Comparison	68	197
	DIV	Signed division	69	199
	DIVU	Unsigned division	71	201
	EMUL	Signed multiplication	73	202
	EMULU	Unsigned multiplication	75	203
	MAX	Selecting the highest value	100	213
	MIN	Selecting the lowest value	101	214
	MUL	Multiplication	107	221
	NEG	Two's complementation	118	228
	NOP	No operation	119	228
	NOT	Logical complementation	120	229
	OR	Logical OR	121	230
	RMPA	Multiply-and-accumulate operation	133	236
	ROLC	Rotation with carry to left	135	237
	RORC	Rotation with carry to right	136	237
	ROTL	Rotation to left	137	238
	ROTR	Rotation to right	138	238
	SAT	Saturation of signed 32-bit data	147	241
	SATR	Saturation of signed 64-bit data for RMPA	148	241
	SBB	Subtraction with borrow	149	242
	SHAR	Arithmetic shift to the right	154	245
	SHLL	Logical and arithmetic shift to the left	155	246
	SHLR	Logical shift to the right	156	247
	SUB	Subtraction without borrow	163	251
	TST	Logical test	168	253
	XOR	Logical exclusive or	172	255
Floating-point	FADD	Floating-point addition	77	204
operation instructions ^{*1}	FCMP	Floating-point comparison	79	205
Instructions	FDIV	Floating-point division	82	206
	FMUL	Floating-point multiplication	84	207
	FSUB	Floating-point subtraction	87	208
	FTOI	Floating point to integer conversion	90	209
	ITOF	Integer to floating-point conversion	94	210
	ROUND	Conversion from floating-point to integer	139	239



RX Family

Instruction Type	Mnemonic		Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
Data transfer	MOV		Transferring data	102	215
instructions	MOVU		Transfer unsigned data	105	220
	POP		Restoring data from stack to register	123	231
	POPC		Restoring a control register	124	232
	POPM		Restoring multiple registers from the stack	125	232
	PUSH		Saving data on the stack	126	233
	PUSHC		Saving a control register	127	234
	PUSHM		Saving multiple registers	128	234
	REVL		Endian conversion	131	235
	REVW		Endian conversion	132	236
	SCCnd	SCGEU	Condition setting	150	243
		SCC	_	150	243
		SCEQ	_	150	243
		SCZ	_	150	243
		SCGTU	_	150	243
		SCPZ	_	150	243
		SCGE	_	150	243
		SCGT	_	150	243
		SCO	_	150	243
		SCLTU	_	150	243
		SCNC	_	150	243
		SCNE	_	150	243
		SCNZ	_	150	243
		SCLEU	_	150	243
		SCN		150	243
		SCLE	_	150	243
		SCLT	_	150	243
		SCNO		150	243
	STNZ		Transfer with condition	161	249
	STZ		Transfer with condition	162	250
	XCHG		Exchanging values	170	254



Instruction Type	Mnemonic		Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
Branch	B <i>Cnd</i>	BGEU	Relative conditional branch	58	185
instructions		BC	_	58	185
		BEQ	—	58	185
		BZ	—	58	185
		BGTU	—	58	185
		BPZ	—	58	185
		BGE	_	58	185
		BGT	—	58	185
		BO	—	58	185
		BLTU		58	185
		BNC	—	58	185
		BNE		58	185
		BNZ	—	58	185
		BLEU	_	58	185
		BN	—	58	185
		BLE	_	58	185
		BLT		58	185
		BNO	—	58	185
	BRA		Unconditional relative branch	62	190
	BSR		Relative subroutine branch	65	193
	JMP		Unconditional jump	96	211
	JSR		Jump to a subroutine	97	211
	RTS		Returning from a subroutine	144	240
	RTSD		Releasing stack frame and returning from subroutine	145	240



Instruction Type	Mnemonic		Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
Bit	BCLR		Clearing a bit	57	183
manipulation	BMCnd	BMGEU	Conditional bit transfer	59	187
instructions		BMC		59	187
		BMEQ	-	59	187
		BMZ	-	59	187
		BMGTU	-	59	187
		BMPZ	-	59	187
		BMGE	_	59	187
		BMGT	-	59	187
		BMO	_	59	187
		BMLTU	-	59	187
		BMNC	_	59	187
		BMNE	_	59	187
		BMNZ	-	59	187
		BMLEU	-	59	187
		BMN	-	59	187
		BMLE	-	59	187
		BMLT	-	59	187
		BMNO	_	59	187
	BNOT		Inverting a bit	61	188
	BSET		Setting a bit	64	191
	BTST		Testing a bit	66	194
String	SCMPU		String comparison	152	243
manipulation	SMOVB		Transferring a string backward	157	248
instructions	SMOVF		Transferring a string forward	158	248
	SMOVU		Transferring a string	159	248
	SSTR		Storing a string	160	249
	SUNTIL		Searching for a string	164	252
	SWHILE		Searching for a string	166	252
System	BRK		Unconditional trap	63	191
manipulation	CLRPSW		Clear a flag or bit in the PSW	67	196
instructions	INT		Software interrupt	93	209
	MVFC		Transfer from a control register	113	225
	MVTC		Transfer to a control register	116	226
	MVTIPL ^{*2} (privileged inst	ruction)	Interrupt priority level setting	117	227
	RTE (privileged inst	ruction)	Return from the exception	142	239
	RTFI (privileged inst	ruction)	Return from the fast interrupt	143	240
	SETPSW		Setting a flag or bit in the PSW	153	244
	WAIT (privileged inst	ruction)	Waiting	169	254



Instruction Type	Mnemonic	Function	Instruction Described in Detail (on Page)	Instruction Code Described in Detail (on Page)
DSP	MACHI	Multiply-Accumulate the high-order word	98	212
instructions	MACLO	Multiply-Accumulate the low-order word	99	212
	MULHI	Multiply the high-order word	109	223
	MULLO	Multiply the low-order word	110	223
	MVFACHI	Move the high-order longword from accumulator	111	224
	MVFACMI	Move the middle-order longword from accumulator	112	224
	MVTACHI	Move the high-order longword to accumulator	114	225
	MVTACLO	Move the low-order longword to accumulator	115	226
	RACW	Round the accumulator word	129	235

Notes: 1. Products of the RX100 Series and RX200 Series do not support the instructions for floating-point operations.

2. Products of the RX610 Group do not support the MVTIPL instruction.



Section 1 CPU Functions

The RX CPU has short formats for frequently used instructions, facilitating the development of efficient programs that take up less memory. Moreover, some instructions are executable in one clock cycle, and this realizes high-speed arithmetic processing.

The RX CPU has a total of 90 instructions, consisting of 73 basic instructions, eight floating-point operation instructions, and nine DSP instructions.

While the RX600 Series supports all of the instructions, the RX100 Series and RX200 Series support the 82 instructions other than the eight for floating-point operations.

The RX CPU has 10 addressing modes, with register-register operations, register-memory operations, and bitwise operations included. Data transfer between memory locations is also possible. An internal multiplier is included for high-speed multiplication.

1.1 Features

- High instruction execution rate: One instruction in one clock cycle
- Address space: 4-Gbyte linear addresses
- Register set of the CPU General purpose: Sixteen 32-bit registers Control: Nine 32-bit registers Accumulator: One 64-bit register
- Basic instructions: 73
 Relative branch instructions to suit branch distances
 Variable-length instruction format (lengths from one to eight bytes)
 Short formats are provided for frequently used instructions.
- Floating-point operation instructions: 8*
- DSP instructions: 9

Supports 16-bit \times 16-bit multiplication and multiply-and-accumulate operations. Rounds the data in the accumulator.

- Addressing modes: 10
- Processor modes
 Supports a supervisor mode and a user mode.
- Floating-point operation unit* Supports single precision (32-bit) floating-point. Supports data types and exceptions conforming to the IEEE754 standard.
- Memory protection unit (as an optional function)
- Data arrangement Selectable as little endian or big endian

Note: * Products of the RX100 Series and RX200 Series do not support this feature.



1.2 Register Set of the CPU

The RX CPU has sixteen general-purpose registers, nine control registers, and one accumulator used for DSP instructions.

	b31	bC
	R0 (SP)*1	
	R1	
	R2	
	R3	
	R4	
	R5	
	R6	
	R7	
	R8	
	R9	
	R10 R11	
	R12	
	R13	
	R14	
	R15	
	ISP(Interrupt stack pointer)USP(User stack pointer)	
	INTB (Interrupt table register)	
	PC (Program counter)	
	PSW (Processor status word)	
	PSW (Processor status word) BPC (Backup PC)	
	PSW (Processor status word) BPC (Backup PC) BPSW (Backup PSW)	
DSP instruction register	PSW (Processor status word) BPC (Backup PC) BPSW (Backup PSW) FINTV (Fast interrupt vector register)	
DSP instruction register	PSW (Processor status word) BPC (Backup PC) BPSW (Backup PSW) FINTV (Fast interrupt vector register)	b0
-	PSW (Processor status word) BPC (Backup PC) BPSW (Backup PSW) FINTV (Fast interrupt vector register)	b0

Figure 1.1 Register Set of the CPU



1.2.1 General-Purpose Registers (R0 to R15)

This CPU has sixteen general-purpose registers (R0 to R15). R1 to R15 can be used as data register or address register.

R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

1.2.2 Control Registers

This CPU has the following nine control registers.

- Interrupt stack pointer (ISP)
- User stack pointer (USP)
- Interrupt table register (INTB)
- Program counter (PC)
- Processor status word (PSW)
- Backup PC (BPC)
- Backup PSW (BPSW)
- Fast interrupt vector register (FINTV)
- Floating-point status word (FPSW)*

Note: * The FPSW is not specifiable as an operand in products of the RX100 Series and RX200 Series.







The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

Set the ISP or USP to a multiple of four, as this reduces the numbers of cycles required to execute interrupt sequences and instructions entailing stack manipulation.

1.2.2.2 Interrupt Table Register (INTB)



Value after reset: Undefined

The interrupt table register (INTB) specifies the address where the relocatable vector table starts.

1.2.2.3 Program Counter (PC)



Value after reset: Reset vector (Contents of addresses FFFFFFCh to FFFFFFh)

The program counter (PC) indicates the address of the instruction being executed.



Reserved

1.2.2.4 Processor Status Word (PSW)

	b31	b30	b29	b28	b27*	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
	-	—	—	_		IPL	[3:0]		—	_	_	PM	_	_	U	I
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	—	—	—	_	_	—	_	—	—	_	_	—	0	S	Z	С
Value after reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note : * Since the interrupt priority levels are from 0 to 7 for the RX610 Group, bit 27 is reserved. Writing to bit 27 is ineffective.

Bit	Symbol	Bit Name	Description	R/W
b0	С	Carry flag	0: No carry has occurred.	R/W
			1: A carry has occurred.	
b1	Z	Zero flag	0: Result is non-zero.	R/W
			1: Result is 0.	
b2	S	Sign flag	0: Result is a positive value or 0.	R/W
			1: Result is a negative value.	
b3	0	Overflow flag	0: No overflow has occurred.	R/W
			1: An overflow has occurred.	
b15 to b4	—	Reserved	When writing, write 0 to these bits. The value read is always 0.	R/W
b16	I ^{*1}	Interrupt enable bit	0: Interrupt disabled.	R/W
			1: Interrupt enabled.	
b17	U^{*1}	Stack pointer select bit	0: Interrupt stack pointer (ISP) is selected.	R/W
			1: User stack pointer (USP) is selected.	
b19, b18	—	Reserved	When writing, write 0 to these bits. The value read is always 0.	R/W
b20	PM*1,*2,*3	Processor mode select bit	0: Supervisor mode is selected.	R/W
			1: User mode is selected.	
b23 to b21	_	Reserved	When writing, write 0 to these bits. The value read is always 0.	R/W
b27 to	IPL[3:0] *1,*4	Processor interrupt priority level	b27 b24	R/W
b24	*1,*4		0 0 0: Priority level 0 (lowest)	
			0 0 0 1: Priority level 1	
			0 0 1 0: Priority level 2	
			0 0 1 1: Priority level 3	
			0 1 0 0: Priority level 4	
			0 1 0 1: Priority level 5	
			0 1 1 0: Priority level 6	
			0 1 1 1: Priority level 7	
			1 0 0 0: Priority level 8	
			1 0 0 1: Priority level 9	
			1 0 1 0: Priority level 10	
			1 0 1 1: Priority level 11	
			1 1 0 0: Priority level 12	
			1 1 0 1: Priority level 13	
			1 1 1 0: Priority level 14	

1 1 1 1: Priority level 15 (highest)



Bit	Symbol	Bit Name	Description	R/W
b31 to	—	Reserved	When writing, write 0 to these bits. The value	R/W
b28			read is always 0.	
Notes: 1.			[3:0], PM, U, and I bits by an MVTC or POPC instruction is ignored. instruction generates a privileged instruction exception.	Writing to
2.	. In supervis	or mode, writing to the	he PM bit by an MVTC or POPC instruction is ignored, but writing to	the other

bits is possible.
 Switching from supervisor mode to user mode requires execution of an RTE instruction after having set the PM bit in the PSW saved on the stack to 1 or executing an RTFI instruction after having set the PM bit in the backup PSW (BPSW) to 1.

4. Since the interrupt priority levels are from 0 to 7 for the RX610 Group, bit 27 is reserved. Writing to bit 27 is ineffective.

The processor status word (PSW) indicates results of instruction execution or the state of the CPU.

C flag (Carry flag)

This flag indicates whether a carry, borrow, or shift-out has occurred as the result of an operation.

Z flag (Zero flag)

This flag indicates that the result of an operation was 0.

S flag (Sign flag)

This flag indicates that the result of an operation was negative.

O flag (Overflow flag)

This flag indicates that an overflow occurred during an operation.

I bit (Interrupt enable bit)

This bit enables interrupt requests. When an exception is accepted, the value of this bit becomes 0.

U bit (Stack pointer select bit)

This bit specifies the stack pointer as either the ISP or USP. When an exception request is accepted, this bit is set to 0. When the processor mode is switched from supervisor mode to user mode, this bit is set to 1.

PM bit (Processor mode select bit)

This bit specifies the operating mode of the processor. When an exception is accepted, the value of this bit becomes 0.

IPL[3:0] bits (Processor interrupt priority level)

The IPL[3:0] bits specify the processor interrupt priority level as one of sixteen levels from zero to fifteen, where priority level zero is the lowest and priority level fifteen the highest. When the priority level of a requested interrupt is higher than the processor interrupt priority level, the interrupt is enabled. Setting the IPL[3:0] bits to level 15 (Fh) disables all interrupt requests. The IPL[3:0] bits are set to level 15 (Fh) when a non-maskable interrupt is generated. When interrupts in general are generated, the bits are set to the priority levels of accepted interrupts.



1.2.2.5 Backup PC (BPC)



Value after reset: Undefined

The backup PC (BPC) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC.

1.2.2.6 Backup PSW (BPSW)



Value after reset: Undefined

The backup PSW (BPSW) is provided to speed up response to interrupts. After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

1.2.2.7 Fast Interrupt Vector Register (FINTV)



Value after reset: Undefined

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts. The FINTV register specifies a branch destination address when a fast interrupt has been generated.



RX Family

		b31	b30	b29	b28	b27	b26	b25	b24	b23	b22	b21	b20	b19	b18	b17	b16
		FS	FX	FU	FZ	FO	FV	_	_		_	—	—	_	-	—	—
Value after	reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	_	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
		—	EX	EU	EZ	EO	EV	—	DN	CE	сх	CU	CZ	со	CV	RM	[1:0]
Value after	reset:	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Bit	Sym	nbol	Bit	Name					Desc	ription	1					R	/W
b1, b0	RM[1:0]		ating-po		unding	mode		b1 b0							R	/W
			sett	ing bits	5							neares	t value	•			
									-	Round 1 Round 1							
									-	Round		-					
b2	CV		Inva	alid ope	eration	cause	flag		0: No	invalio	l opera	ation ha	as beel	n enco	untere	d. R	/(W) ^{*1}
									1: Inv	alid op	eratio	n has b	een er	ncount	ered.		
b3	СО		Ove	erflow c	ause f	lag						occur				R	/(W) ^{*1}
			<u> </u>				~		-			curred					10.0.0*1
b4	CZ		Divi	sion-by	/-zero	cause	flag					ero ha has o				R	/(W) ^{*1}
b5	CU		Und	lerflow	cause	flag					-	as occu		u.		R	/(W) ^{*1}
	00		One		cauco	nag						occurre					()
b6	СХ		Inex	act ca	use fla	g			0: No	inexad	ct exce	ption h	as bee	en gen	erated.	R	/(W) ^{*1}
									1: Ine	exact ex	xceptio	on has	been g	genera	ted.		
b7	CE		Unii flag	mplem	ented	proces	sing ca	ause		unimp counte		ted pro	ocessin	ng has	been	R	/(W) ^{*1}
										implen counte		proces	ssing h	nas bee	en		
b8	DN		0 flu	ush bit	of den	ormaliz	ed nu	mber		denorm normal			er is ha	andled	as a	R	/W
_									1: A c	denorm	alized	numbe	er is ha	andled	as 0. ^{*2}	2	
b9	—		Res	erved						n writin vays 0.	g, write	e 0 to tl	nis bit.	The va	alue rea	ad R	/W
b10	EV			alid ope	eration	excep	tion en	able	0: Inv	alid op	eratio	n excep	otion is	s mask	ed.	R	/W
<u> </u>			bit											enabl	ed.		
b11	EO		Ove	erflow e	excepti	on ena	ble bit				-	tion is i				R	/W
b12	EZ		Divi	sion-by	/-7er0	excent	ion en	able				tion is o		maske	h	R	/W
012			bit		, 2010	oncopi					•	•		enable			,
b13	EU		Und	lerflow	excep	tion en	able b	it				ption is				R	/W
									1: Un	derflov	v exce	ption is	enabl	ed.			
b14	ΕX		Inex	act ex	ceptio	n enab	le bit				-	on is m				R	/W
1.05											-	on is er			<u> </u>	-	0.07
b25 to b15		0		served					read	is alwa	ys 0.				e value		/W
b26	FV*	3	Inva	alid ope	eration	flag					-						/W
									1: Inv	alid op	eratio	n has b	een er	ncount	ered. ^{*8}		

1.2.2.8 Floating-Point Status Word (FPSW)



Bit	Symbol	Bit Name	Description	R/W
b27	FO^{*4}	Overflow flag	0: No overflow has occurred.	R/W
			1: Overflow has occurred.*8	
b28	FZ ^{*5}	Division-by-zero flag	0: No division-by-zero has occurred.	R/W
			1: Division-by-zero has occurred.*8	
b29	FU ^{*6}	Underflow flag	0: No underflow has occurred. 1: Underflow has occurred. ^{*8}	R/W
b30	FX ^{*7}	Inexact flag	0: No inexact exception has been generated. 1: Inexact exception has been generated. ^{*8}	R/W
b31	FS	Floating-point error summary flag	This bit reflects the logical OR of the FU, FZ, FO, and FV flags.	R

Notes: 1. When 0 is written to the bit, the bit is set to 0; the bit remains the previous value when 1 is written.

2. Positive denormalized numbers are treated as +0, negative denormalized numbers as -0.

- 3. When the EV bit is set to 0, the FV flag is enabled.
- 4. When the EO bit is set to 0, the FO flag is enabled.
- 5. When the EZ bit is set to 0, the FZ flag is enabled.
- 6. When the EU bit is set to 0, the FU flag is enabled.
- 7. When the EX bit is set to 0, the FX flag is enabled.
- 8. Once the bit has been set to 1, this value is retained until it is cleared to 0 by software.

The floating-point status word (FPSW) indicates the results of floating-point operations. In products that do not support floating-point instructions, the value "00000000h" is always read out and writing to these bits does not affect operations.

When an exception handling enable bit (Ej) enables the exception handling (Ej = 1), the corresponding Cj flag indicates the cause. If the exception handling is masked (Ej = 0), check the Fj flag at the end of a series of processing. The Fj flag is the accumulation type flag (j = X, U, Z, O, or V).

Note: The FPSW is not specifiable as an operand in products of the RX100 Series and RX200 Series.

RM[1:0] bits (Floating-point rounding-mode setting bits)

These bits specify the floating-point rounding-mode.

Explanation of Floating-Point Rounding Modes

- Rounding to the nearest value (the default behavior): An inexact result is rounded to the available value that is closest to the result which would be obtained with an infinite number of digits. If two available values are equally close, rounding is to the even alternative.
- Rounding towards 0: An inexact result is rounded to the smallest available absolute value; i.e., in the direction of zero (simple truncation).
- Rounding towards +o: An inexact result is rounded to the nearest available value in the direction of positive infinity.
- (1) Rounding to the nearest value is specified as the default mode and returns the most accurate value.
- (2) Modes such as rounding towards 0, rounding towards +∞, and rounding towards -∞ are used to ensure precision when interval arithmetic is employed.

CV flag (Invalid operation cause flag), CO flag (Overflow cause flag), CZ flag (Division-by-zero cause flag), CU flag (Underflow cause flag), CX flag (Inexact cause flag), and CE flag (Unimplemented processing cause flag)

Floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation. For a further floating-point exception that is generated upon detection of unimplemented processing, the corresponding flag (CE) is set to 1.

• The bit that has been set to 1 is cleared to 0 when the FPU instruction is executed.



RX Family

• When 0 is written to the bit by the MVTC and POPC instructions, the bit is set to 0; the bit retains the previous value when 1 is written by the instruction.

DN bit (0 flush bit of denormalized number)

When this bit is set to 0, a denormalized number is handled as a denormalized number. When this bit is set to 1, a denormalized number is handled as 0.

EV bit (Invalid operation exception enable bit), EO bit (Overflow exception enable bit), EZ bit (Division-by-zero exception enable bit), EU bit (Underflow exception enable bit), and EX bit (Inexact exception enable bit)

When any of five floating-point exceptions specified in the IEEE754 standard is generated by the FPU instruction, the bit decides whether the CPU will start handling the exception. When the bit is set to 0, the exception handling is masked; when the bit is set to 1, the exception handling is enabled.

FV flag (Invalid operation flag), FO flag (Overflow flag), FZ flag (Division-by-zero flag), FU flag (Underflow flag), and FX flag (Inexact flag)

While the exception handling enable bit (Ej) is 0 (exception handling is masked), if any of five floating-point exceptions specified in the IEEE754 standard is generated, the corresponding bit is set to 1.

- When Ej is 1 (exception handling is enabled), the value of the flag remains.
- When the corresponding flag is set to 1, it remains 1 until it is cleared to 0 by software. (Accumulation flag)

FS flag (Floating-point error summary flag)

This bit reflects the logical OR of the FU, FZ, FO, and FV flags.

1.2.3 Accumulator (ACC)



Value after reset: Undefined

The accumulator (ACC) is a 64-bit register used for DSP instructions. The accumulator is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, FMUL, MUL, and RMPA, in which case the prior value in the accumulator is modified by execution of the instruction.

Use the MVTACHI and MVTACLO instructions for writing to the accumulator. The MVTACHI and MVTACLO instructions write data to the higher-order 32 bits (bits 63 to 32) and the lower-order 32 bits (bits 31 to 0), respectively.

Use the MVFACHI and MVFACMI instructions for reading data from the accumulator. The MVFACHI and MVFACMI instructions read data from the higher-order 32 bits (bits 63 to 32) and the middle 32 bits (bits 47 to 16), respectively.



1.3 Floating-Point Exceptions

Floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation, and a further floating-point exception that is generated on the detection of unimplemented processing. The following is an outline of the events that cause floating-point exceptions.

Note: Since products of the RX100 Series and RX200 Series do not support instructions for floating-point operations, the floating-point exception does not occur.

1.3.1 Overflow

An overflow occurs when the absolute value of the result of an arithmetic operation is greater than the range of values that can be represented in the floating-point format. Table 1.1 lists the results of operations when an overflow exception occurs.

		Operation Result (Va	lue in the Destination Register)		
Floating-Point Rounding Mode	Sign of Result	EO = 0	EO = 1		
Rounding towards	+	+MAX	No change		
	-	— ∞			
Rounding towards + ∞	+	+∞			
	-	-MAX			
Rounding towards 0	+	+MAX			
	_	-MAX			
Rounding to the nearest value	+	+∞			
	_	-∞			

Table 1.1 Operation Results When an Overflow Exception Has Occurred

Note: An inexact exception will be generated when an overflow error occurs while EO = 0.

1.3.2 Underflow

An underflow occurs when the absolute value of the result of an arithmetic operation is smaller than the range of normalized values that can be represented in the floating-point format. (However, this does not apply when the result is 0.) Table 1.2 lists the results of operations when an underflow exception occurs.

Table 1.2 Operation Results When an Underflow Exception Has Occurred

Operation Result (Value in the Destination Register)	
EU = 0	EU = 1
DN = 0: No change. (An unimplemented processing exception is generated.)	No change
DN = 1: The value of 0 is returned.	

1.3.3 Inexact

An inexact exception occurs when the result of a hypothetical calculation with infinite precision differs from the actual result of the operation. Table 1.3 lists the conditions leading to an inexact exception and the results of operations.

Table 1.3 Conditions Leading to an Inexact Exception and the Operation Results

	Operation Result (Value in the Destination Register)					
Occurrence Condition	EX = 0	EX = 1				
An overflow exception has occurred while overflow exceptions are masked.	Refer to table 1.1, Operation Results When an Overflow Exception Has Occurred	No change				
Rounding has been produced.	Value after rounding					

Notes: 1. An inexact exception will not be generated when an underflow error occurs.



2. An inexact exception will not be generated when an overflow exception occurs while overflow exceptions are enabled, regardless of the rounding generation.

1.3.4 Division-by-Zero

Dividing a non-zero finite number by zero produces a division-by-zero exception. Table 1.4 lists the results of operations that have led to a division-by-zero exception.

Table 1.4 Operation Results When a Division-by Zero Exception Has Occurred

	Operation Result (Value in the Destination Register)					
Dividend	EZ = 0	EZ = 1				
Non-zero finite number	$\pm\infty$ (the sign bit is the logical exclusive or of the sign bits of the divisor and dividend)	No change				

Note that a division-by zero exception does not occur in the following situations.

Dividend	Result						
0	An invalid operation exception is generated.						
∞	No exception is generated. The result is ∞ .						
Denormalized number (DN = 0)	An unimplemented processing exception is generated.						
QNaN	No exception is generated. The result is QNaN.						
SNaN	An invalid operation exception is generated.						

1.3.5 Invalid Operation

Executing an invalid operation produces an invalid exception. Table 1.5 lists the conditions leading to an invalid exception and the results of operations.

Table 1.5 Conditions Leading to an Invalid Exception and the Operation Results

		Operation Result (Value in the Destination Register)								
Occurrence Condition		EV = 0	EV = 1							
Operation on SNaN opera	nds	QNaN	No change							
$+\infty+(-\infty), +\infty-(+\infty), -\infty-(-\infty)$	x)	-								
$0 \times \infty$		-								
$0 \div 0, \infty \div \infty$		-								
Overflow in integer conver integer conversion of NaN executing FTOI or ROUNI	or ∞ when	The return value is 7FFFFFFh when the sign bit before conversion was 0 and 80000000h when the sign bit before conversion was 1.	-							
Comparison of SNaN operands		No destination	-							
Legend										
NaN (Not a Number):	Not a Number									
SNaN (Signaling NaN):	Using an SNaN as	NaN where the most significant bit in the mantissa partian source operand in an operation generates an invanitial value of a variable facilitates the detection of bug	lid operation. Using							

 that the hardware will not generate an SNaN.
 QNaN (Quiet NaN):
 QNaN is a kind of NaN where the most significant bit in the mantissa part is 1. Using a QNaN as a source operand in an operation (except in a comparison or format conversion) does not generate an invalid operation. Since a QNaN is propagated through operations, just checking the result without performing exception handling enables the debugging of programs. Note that hardware operations can generate a QNaN.



Table 1.6 lists the rules for generating QNaNs as the results of operations.

Source Operands	Operation Result (Value in the Destination Register)					
An SNaN and a QNaN	The SNaN source operand converted into a QNaN					
Two SNaNs	dest converted into a QNaN					
Two QNaNs	dest					
An SNaN and a real value	The SNaN source operand converted into a QNaN					
A QNaN and a real value	The QNaN source operand					
Neither source operand is an NaN and an invalid operation exception is generated	7FFFFFFh					

Table 1.6 Rules for Generating QNaNs

Note: The SNaN is converted into a QNaN while the most significant bit in the mantissa part is 1.

1.3.6 Unimplemented Processing

An unimplemented processing exception occurs when DN = 0 and a denormalized number is given as an operand, or when an underflow exception is generated as the result of an operation with DN = 0. An unimplemented processing exception will not occur with DN = 1.

There is no enable bit to mask an unimplemented processing exception, so this processing exception cannot be masked. The destination register remains as is.



1.4 Processor Mode

The RX CPU supports two processor modes, supervisor and user. These processor modes and the memory protection function enable the realization of a hierarchical CPU resource protection and memory protection mechanism. Each processor mode imposes a level on rights of access to memory and the instructions that can be executed. Supervisor mode carries greater rights than user mode. The initial state after a reset is supervisor mode.

1.4.1 Supervisor Mode

In supervisor mode, all CPU resources are accessible and all instructions are available. However, writing to the processor mode select bit (PM) in the processor status word (PSW) by executing an MVTC or POPC instruction will be ignored. For details on how to write to the PM bit, refer to 1.2.2.4, Processor Status Word (PSW).

1.4.2 User Mode

In user mode, write access to the CPU resources listed below is restricted. The restriction applies to any instruction capable of write access.

- Some bits (bits IPL[3:0], PM, U, and I) in the processor status word (PSW)
- Interrupt stack pointer (ISP)
- Interrupt table register (INTB)
- Backup PSW (BPSW)
- Backup PC (BPC)
- Fast interrupt vector register (FINTV)

1.4.3 Privileged Instruction

Privileged instructions can only be executed in supervisor mode. Executing a privileged instruction in user mode produces a privileged instruction exception. Privileged instructions include the RTFI, MVTIPL, RTE, and WAIT instructions.

1.4.4 Switching Between Processor Modes

Manipulating the processor mode select bit (PM) in the processor status word (PSW) switches the processor mode. However, rewriting the PM bit by executing an MVTC or POPC instruction is prohibited. Switch the processor mode by following the procedures described below.

(1) Switching from user mode to supervisor mode

After an exception has been generated, the PM bit in the PSW is set to 0 and the CPU switches to supervisor mode. The hardware pre-processing is executed in supervisor mode. The state of the processor mode before the exception was generated is retained in the PM bit in the copy of the PSW that is saved on the stack.

(2) Switching from supervisor mode to user mode

Executing an RTE instruction when the value of the copy of the PM bit in the PSW that has been preserved on the stack is "1" or an RTFI instruction when the value of the copy of the PM bit in the PSW that has been preserved in the backup PSW (BPSW) is "1" causes a transition to user mode. In the transition to user mode, the value of the stack pointer designation bit (the U bit in the PSW) becomes "1".



1.5 Data Types

The RX CPU can handle four types of data: integer, floating-point, bit, and string.

1.5.1 Integer

An integer can be signed or unsigned. For signed integers, negative values are represented by two's complements.

Signed byte (8-bit) integer	b7 b0 S
Unsigned byte (8-bit) integer	
Signed word (16-bit) integer	b15 b0 S
Unsigned word (16-bit) integer	b15 b0
Signed longword (32-bit) integer	b31 b0
Unsigned longword (32-bit) integer	b31 b0
	Legend S: Signed bit

Figure 1.2 Integer

1.5.2 Floating-Point

Floating-point support is for the single-precision floating-point type specified in IEEE754; operands of this type can be used in eight floating-point operation instructions: FADD, FCMP, FDIV, FMUL, FSUB, FTOI, ITOF, and ROUND.

Note: Since products of the RX100 Series and RX200 Series do not support instructions for floating-point operations, the floating-point exception does not occur.



Figure 1.3 Floating-Point

The floating-point format supports the values listed below.

- 0 < E < 255 (normal numbers)
- E = 0 and F = 0 (signed zero)
- E = 0 and F > 0 (denormalized numbers)*
- E = 255 and F = 0 (infinity)
- E = 255 and F > 0 (NaN: Not-a-Number)



Note: * The number is treated as 0 when the DN bit in the FPSW is 1. When the DN bit is 0, an unimplemented processing exception is generated.

1.5.3 Bitwise Operations

Five bit-manipulation instructions are provided for bitwise operations: BCLR, BMCnd, BNOT, BSET, and BTST.

A bit in a register is specified as the destination register and a bit number in the range from 31 to 0.

A bit in memory is specified as the destination address and a bit number from 7 to 0. The addressing modes available to specify addresses are register indirect and register relative.





1.5.4 Strings

The string data type consists of an arbitrary number of consecutive byte (8-bit), word (16-bit), or longword (32-bit) units. Seven string manipulation instructions are provided for use with strings: SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE.

String of w	vord (16-bit) data			
	 ✓ 16 — 				

Figure 1.5 String



1.6 Data Arrangement

1.6.1 Data Arrangement in Registers

Figure 1.6 shows the relation between the sizes of registers and bit numbers.



Figure 1.6 Data Arrangement in Registers

1.6.2 Data Arrangement in Memory

Data in memory have three sizes; byte (8-bit), word (16-bit), and longword (32-bit). The data arrangement is selectable as little endian or big endian. Figure 1.7 shows the arrangement of data in memory.

Data type	Address	Data image (Little endian)							I	1								
d hit data		b7	6	6					b0		b7		<i>с</i>				4	b0
1-bit data	Address L		6	5	4	3	2	1	0			6	5	4	3	2	1	0
Byte data	Address L	MSB							LSB	r.	MSB							LSB
Word data	Address M Address M+1	MSB							LSB		MSB							LSB
Longword data	Address N Address N+1 Address N+2 Address N+3	MSB							LSB		MSB							LSB

Figure 1.7 Data Arrangement in Memory

1.7 Vector Table

There are two types of vector table: fixed and relocatable. Each vector in the vector table consists of four bytes and specifies the address where the corresponding exception handling routine starts.

1.7.1 Fixed Vector Table

The fixed vector table is allocated to a fixed address range. The individual vectors for the privileged instruction exception, access exception, undefined instruction exception, floating-point exception*, non-maskable interrupt, and reset are allocated to addresses in the range from FFFFF80h to FFFFFFFh. Figure 1.8 shows the fixed vector table.

Note: * Since products of the RX100 Series and RX200 Series do not support instructions for floating-point operations, the floating-point exception does not occur.



Figure 1.8 Fixed Vector Table



1.7.2 Relocatable Vector Table

The address where the relocatable vector table is placed can be adjusted. The table is a 1,024-byte region that contains all vectors for unconditional traps and interrupts and starts at the address (IntBase) specified in the interrupt table register (INTB). Figure 1.9 shows the relocatable vector table.

Each vector in the relocatable vector table has a vector number from 0 to 255. Each of the INT instructions, which act as the sources of unconditional traps, is allocated to the vector that has the same number as that of the instruction itself (from 0 to 255). The BRK instruction is allocated to the vector with number 0. Furthermore, vector numbers within the set from 0 to 255 may also be allocated to other interrupt sources on a per-product basis.



Figure 1.9 Relocatable Vector Table



1.8 Address Space

The address space of the RX CPU is the 4 Gbyte range from address 0000 0000h to address FFFF FFFFh. Program and data regions taking up to a total of 4 Gbytes are linearly accessible. The address space of the RX-CPU is depicted in figure 1.10. For all regions, the designation may differ with the product and operating mode. For details, see the hardware manuals for the respective products.



Figure 1.10 Address Space


Section 2 Addressing Modes

The following is a description of the notation and operations of each addressing mode.

There are ten types of addressing mode.

- Immediate
- Register direct
- Register indirect
- Register relative
- Post-increment register indirect
- Pre-decrement register indirect
- Indexed register indirect
- Control register direct
- PSW direct
- Program counter relative



2.1 Guide to This Section

The following sample shows how the information in this section is presented.

(1)_	Register Relative		Register	Memory
	dsp:5[Rn]	The effective address of the operand is the	Rn address address	
(2)-	(Rn = R0 to R7)	least significant 32 bits of the sum of the displacement (dsp) value, after zero-	$dsp \rightarrow (x) \longrightarrow (+)$	Direction of address
	dsp:8[Rn]	extension to 32 bits and multiplication by 1,	Instruction that takes a size specifier	incrementing
(3)-	(Rn = R0 to R15)	2, or 4 according to the specification (see the diagram) at right), and the value in the	.B: ×1 .W: ×2 .L: ×4	\ *
(4)-		specifie d re gister. The range of valid addresses is from 00000000h to	Instruction that takes a size extension specifier .B/.UB : × 1	
(.)	dsp:16[Rn]	FFFFFFFh. dsp:n represents an n-bit long	L: ×4	
	(Rn = R0 to R15)	displacement value. The following mode can		
		be specified: dsp:5[Rn] (Rn = R0 to R7),		
		dsp:8[Rn] (Rn = R0 to R15), and		
		dsp:16[Rn] (Rn = R0 to R15). dsp:5[Rn] (Rn = R0 to R7) is used only with		
		MOV and MOVE instructions.		

(1) Name

The name of the addressing mode is given here.

(2) Symbolic notation

This notation represents the addressing mode.

:8 or :16 represents the number of valid bits just before an instruction in this addressing mode is executed. This symbolic notation is added in the manual to represent the number of valid bits, and is not included in the actual program.

(3) Description

The operation and effective address range are described here.

(4) Operation diagram

The operation of the addressing mode is illustrated here.



2.2 Addressing Modes

Immediate		b0
#IMM:1	#IMM:1	#IMM:1
#IMM:3 #IMM:4 #UIMM:4	The operand is the 1-bit immediate value indicated by #IMM. This addressing mode is used to specify the source for the RACW instruction.	#IMM:3
#IMM:5	#IMM:3	#IMM:4
	The operand is the 3-bit immediate value indicated by #IMM. This addressing mode is used to specify the bit number for the bit manipulation instructions: BCLR, BM <i>Cnd</i> ,	#UIMM:4
	BNOT, BSET, and BTST.	#IMM:5
	#IMM:4 The operand is the 4-bit immediate value indicated by #IMM. This addressing mode is used to specify the interrupt priority level for the MVTIPL instruction.	
	#UIMM:4 The operand is the 4-bit immediate value indicated by #UIMM after zero extension to 32 bits. This addressing mode is used to specify sources for ADD, AND, CMP, MOV, MUL, OR, and SUB instructions.	
	#IMM:5 The operand is the 5-bit immediate value indicated by #IMM. This addressing mode is	
	 used in the following ways: to specify the bit number for the bit- manipulation instructions: BCLR, BMCnd, BNOT, BSET, and BTST; 	
	 to specify the number of bit places of shifting in certain arithmetic/logic instructions: SHAR, SHLL, and SHLR; and 	
	 to specify the number of bit places of rotation in certain arithmetic/logic instructions: ROTL and ROTR. 	



		When the size specifier is B b7 b0
#IMM:8 #SIMM:8	The operand is the value specified by the immediate value. In addition, the operand	#IMM:8
#UIMM:8	will be the result of zero-extending or sign-	When the size specifier is W b15 b8b7 b0 "Output 0 Discretesting b15 b8b7 b0
#UMM:16	extending the immediate value when it is	#SIMM:8 Sign extension
#ININI.16 #SIMM:16	specified by #UIMM or #SIMM. #IMM:n, #UIMM:n, and #SIMM:n represent n-bit long	#UIMM:8 b15 b8b7 b0
#SIMM:16 #SIMM:24	immediate values.	
#311/11/24 #IMM:32	For the range of IMM, refer to section 2.2.1,	#IMM:16
#1101101.52	Ranges for Immediate Values.	When the size specifier is L
		b31 b8b7 b0 #UIMM:8 Zero extension
		b31 b8b7 b0 #SIMM:8 Sign extension
		b31 b16b15 b0
		#SIMM:16 Sign extension
		b31 b24b23 b0 #SIMM:24 Sign extension
		b31 b0 #IMM:32
Register Direct		b31 Register b0
Rn	The operand is the specified register. In	Rn
(Rn = R0 to R15)	addition, the Rn value is transferred to the program counter (PC) when this addressing	
	mode is used with JMP and JSR	Memory Register
	instructions. The range of valid addresses is	Rn
	from 00000000h to FFFFFFFh. Rn (Rn = R0 to R15) can be specified.	Direction of address
		PC Register
		↓ · · · · · · · · · · · · · · · · · · ·
Register Indirect		
[Rn]	The value in the specified register is the	Memory
(Rn = R0 to R15)	effective address of the operand. The range	Register Rn address
	of valid addresses is from 00000000h to FFFFFFFh. [Rn] (Rn = R0 to R15) can be	Direction of
	specified.	address incrementing
		l l'
Register Relative		Memory
dsp:5[Rn]	The effective address of the operand is the	Register
(Rn = R0 to R7)	least significant 32 bits of the sum of the	Direction of
	displacement (dsp) value, after zero- extension to 32 bits and multiplication by 1,	$dsp \rightarrow (x) \rightarrow (+)$
dsp:8[Rn]	2, or 4 according to the specification (see	Instruction that takes a size specifier
(Rn = R0 to R15)	the diagram at right), and the value in the	.W: x2 .L: x4
	specified register. The range of valid addresses is from 00000000h to	Instruction that takes a size extension specifier B/UB: x1 W/UM: x2
dsp:16[Rn]	FFFFFFFh. dsp:n represents an n-bit long	.W/.UW: ×2 .L: ×4
(Rn = R0 to R15)	displacement value. The following mode can	
	be specified:	
	dsp:5[Rn] (Rn = R0 to R7), dsp:8[Rn] (Rn = R0 to R15), and	
	dsp:16[Rn] (Rn = R0 to R15).	
	dsp:5[Rn] (Rn = R0 to R7) is used only with	
	MOV and MOVE instructions.	



Post-increment Re		Memory
[Rn+] (Rn = R0 to R15)	The value in the specified register is the effective address of the operand. The range of valid addresses is from 00000000h to FFFFFFFh. After the operation, 1, 2, or 4 is added to the value in the specified register according to the size specifier: .B, .W, or .L. This addressing mode is used with MOV and MOVU instructions.	Register Rn address (2) (3) When the size specifier is .B: +1 When the size specifier is .L: +4
Pre-decrement Re	gister Indirect	Memory
[–Rn] (Rn = R0 to R15)	According to the size specifier: .B, .W, or .L, 1, 2, or 4 is subtracted from the value in the specified register. The value after the operation is the effective address of the operand. The range of valid addresses is from 00000000h to FFFFFFFh. This addressing mode is used with MOV and MOVU instructions.	When the size specifier is .W: -2 —(2) When the size specifier is .U: -4 When the size specifier is .U: -4 (4) — $(-)$ —(3) → $(1)Register (1)Rn address address$
Indexed Register I	ndirect	. Memory
[Ri,Rb] (Ri = R0 to R15, Rb = R0 to R15)	The effective address of the operand is the least significant 32 bits of the sum of the value in the index register (Ri), multiplied by 1, 2, or 4 according to the size specifier: .B, .W, or .L, and the value in the base register (Rb). The range of valid addresses is from 00000000h to FFFFFFFh. This addressing mode is used with MOV and MOVU instructions.	Base register Rb address Index register Ri (2) (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2
Control Register D	Pirect	Register
PC ISP USP INTB PSW BPC BPSW FINTV FPSW	The operand is the specified control register. This addressing mode is used with MVFC, MVTC, POPC, and PUSHC instructions. The PC is only selectable as the src operand of MVFC and PUSHC instructions.	b31 b PC b31 b31 b0 ISP b31 USP b31 INTB b31 b31 b0 INTB b31 b31 b0 PSW b31 b31 b0 PSW b31 b31 b0 BPC b31 b31 b0 BPSW b31 b31 b0 BPSW b31 b31 b0 BPSW b31 b31 b0 FINTV b31 b31 b0 FPSW b31 b31 b0 FPSW b31 b31 b0 FPSW b31 b31 b0
PSW Direct		b31 b24 b23 b16
C Z S O I U	The operand is the specified flag or bit. This addressing mode is used with CLRPSW and SETPSW instructions.	D31 D24 023 D16 PSW IPL[3:0] PM U I b15 b8 b7 b0 PSW I I O S Z C



Program Counter	Relative	Memory
pcdsp:3	When the branch distance specifier is .S, the effective address is the least significant 32 bits of the unsigned sum of the value in the program counter (PC) and the displacement (pcdsp) value. The range of the branch is from 3 to 10. The range of valid addresses is from 00000000h to FFFFFFFh. This addressing mode is used with BCnd (where Cnd==EQ/Z or NE/NZ) and BRA instructions.	PC PC PC (+) Label pcdsp PC Branch instruction Direction of address incrementing PC PC Branch instruction Direction of address incrementing PC PC PC PC PC PC PC PC
pcdsp:8 pcdsp:16 pcdsp:24	When the branch distance specifier is .B, .W, or .A, the effective address is the signed sum of the value in the program counter (PC) and the displacement (pcdsp) value. The range of pcdsp depends on the branch distance specifier. For .B: $-128 \le pcdsp:8 \le 127$ For .W: $-32768 \le pcdsp:16 \le 32767$ For .A: $-8388608 \le pcdsp:24 \le 8388607$ The range of valid addresses is from 00000000h to FFFFFFFh. When the branch distance specifier is .B, this addressing mode is used with BCnd and BRA instructions. When the branch distance specifier is .W, this addressing mode is used with BCnd (where Cnd==EQ/Z or NE/NZ), BRA, and BSR instructions. When the branch distance specifier is .A, this addressing mode is used with BRA and BSR instructions.	$\begin{array}{c c} & & & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & &$
Rn (Rn = R0 to R15)	The effective address is the signed sum of the value in the program counter (PC) and the Rn value. The range of the Rn value is from –2147483648 to 2147483647. The range of valid addresses is from 00000000h to FFFFFFFh. This addressing mode is used with BRA(.L) and BSR(.L) instructions.	Memory When the Rn value is negative Register PC Register Register Register Register Register Register When the Rn value is positive



2.2.1 Ranges for Immediate Values

Ranges for immediate values are listed in table 2.1.

Unless specifically stated otherwise in descriptions of the various instructions under section 3.2, Instructions in Detail, ranges for immediate values are as listed below.

IMM	In Decimal Notation	In Hexadecimal Notation		
IMM:1	1 or 2	1h or 2h		
IMM:3	0 to 7	0h to 7h		
IMM:4	0 to 15	0h to 0Fh		
UIMM:4	0 to 15	0h to 0Fh		
IMM:5	0 to 31	0h to 1Fh		
IMM:8	-128 to 255	-80h to 0FFh		
UIMM:8	0 to 255	0h to 0FFh		
SIMM:8	-128 to 127	-80h to 7Fh		
IMM:16	-32768 to 65535	-8000h to 0FFFFh		
SIMM:16	-32768 to 32767	-8000h to 7FFFh		
SIMM:24	-8388608 to 8388607	-800000h to 7FFFFh		
IMM:32	-2147483648 to 4294967295	-80000000h to 0FFFFFFFh		

Notes: 1. The RX Family assembler from Renesas converts instruction codes with immediate values to have the optimal numbers of bits.

2. The RX Family assembler from Renesas is capable of depicting hexadecimal notation as a 32-bit notation. For example "-127" in decimal notation, i.e. "-7Fh" in hexadecimal, can be expressed as "0FFFFF81h".

3. For the ranges of immediate values for INT and RTSD instructions, see the relevant descriptions under section 3.2, Instructions in Detail.



Section 3 Instruction Descriptions

3.1 Guide to This Section

This section describes the functionality of each instruction by showing syntax, operation, function, src/dest to be selected, flag change, and description example.

The following shows how to read this section by using an actual page as an example.



ABS R1, R2

(1) Mnemonic

Indicates the mnemonic name of the instruction explained on the given page. The center column gives a simple description of the operation and the full name of the instruction.

(2) Instruction Type

Indicates the type of instruction.

(3) Instruction Code

Indicates the page in which instruction code is listed.

Refer to this page for instruction code.

(4) Syntax

Indicates the syntax of the instruction using symbols.

(a) Mnemonic

Describes the mnemonic.

(b) Size specifier .size

For data-transfer instructions, some string-manipulation instructions, and the RMPA instruction, a size specifier can be added to the end of the mnemonic. This determines the size of the data to be handled as follows.

- .B Byte (8 bits)
- .W Word (16 bits)
- .L Longword (32 bits)

(c) Operand src, dest

Describes the operand.

src	Source operand
dest	Destination operand

(5) Operation

Describes the operation performed by the instruction. A C-language-style notation is used for the descriptions of operations.



(a) Data type

	signed char signed short signed long signed long long unsigned char unsigned short unsigned long unsigned long float	Signed byte (8-bit) integer Signed word (16-bit) integer Signed longword (32-bit) integer Signed long longword (64-bit) integer Unsigned byte (8-bit) integer Unsigned word (16-bit) integer Unsigned longword (32-bit) integer Unsigned long longword (64-bit) integer Single-precision floating point	
(b)	Pseudo-functions		
	register(n): register_num(Rn):	Returns register Rn, where n is the register number (n: 0 to 15). Returns register number n for Rn.	
(c)	Special notation		
	Rn[i+7:i]:	Indicates the unsigned byte integer for bits $(i + 7)$ to i of Rn. (n: 0 to 15, i: 24, 16, 8, or 0)	
	Rm:Rn:	Indicates the virtual 64-bit register for two connected registers. (m, n: 0 to 15. Rm is allocated to bits 63 to 32, Rn to bits 31 to 0.)	
	Rl:Rm:Rn:	Indicates the virtual 96-bit register for three connected registers. (1, m, n: 0 to 15. RI is allocated to bits 95 to 64, Rm to bits 63 to 32, and Rn	
	{byte3, byte2, byte1,	to bits 31 to 0.)	

(6) Function

Explains the function of the instruction and precautions to be taken when using it.

(7) Flag Change

Indicates changes in the states of flags (O, S, Z, and C) in the PSW. For floating-point instructions, changes in the states of flags (FX, FU, FZ, FO, FV, CE, CX, CU, CZ, CO, and CV) in the FPSW are also indicated.

The symbols in the table mean the following:

- -: The flag does not change.
- $\sqrt{}$: The flag changes depending on condition.



(8) Instruction Format

Indicates the instruction format.

		Processing	Opera	and		Code Size
	Syntax	Size	src	src2	dest	(Byte)
a) ———	(1) AND src dest		#UIMM·4	-	(Rd)	2
		L	#SIMM:8	-		3
n.		L	#SIMM:16	-	Rd	4
d)(b		L	#SIMM:24	-	Rd	5
		L	AMM:32	-	Rd	6
f)		_(L)	Rs	-	Rd	2
,		Ç	[Rs].memex	-	Rd	2 (memex == UB 3 (memex != UB)
e)		L	dsp:8[Rs].memex*	-	Rd	3 (memex == UB 4 (memex != UB)
		L	dsp:16[Rs].memex*	-	Rd	4 (memex == UB 5 (memex != UB)
	(2) AND src, src2, dest	L	Rs	Rs2	Rd	3

Instruction Format

Instruction Format

	Syntax	Processing	Operand		Code Size
			src	dest [*]	(Byte)
	MVTC src, dest	L	#SIMM:8	Rx	4
		L	#SIMM:16	(Rx)	5
(b)		L	#SIMM.24	Rx	6
		L	#IMM:32	Rx	7
		L	Rs	Rx	3



(a) Registers

Rs, Rs2, Rd, Rd2, Ri, and Rb mean that R0 to R15 are specifiable unless stated otherwise.

(b) Control registers

Rx indicates that the PC, ISP, USP, INTB, PSW, BPC, BPSW, FINTV, and FPSW are selectable, although the PC is only selectable as the src operand of MVFC and PUSHC instructions.

(c) Flag and bit

"flag" indicates that a bit (U or I) or a flag (O, S, Z, or C) in the PSW is specifiable.



(d) Immediate value

#IMM:n, #UIMM:n, and #SIMM:n indicate n-bit immediate values. When extension is necessary, UIMM specifies zero extension and SIMM specifies sign extension.

(e) Size extension specifier (.memex) appended to a memory operand

The sizes of memory operands and forms of extension are specified as follows. Each instruction with a size-extension specifier is expanded accordingly and then executed at the corresponding processing size.

memex	Size	Extension
В	Byte	Sign extension
UB	Byte	Zero extension
W	Word	Sign extension
UW	Word	Zero extension
L	Longword	None

If the extension specifier is omitted, byte size is assumed for bit-manipulation instructions and longword size is assumed for other instructions.

(f) Processing size

The processing size indicates the size for transfer or calculation within the CPU.

(9) Description Example

Shows a description example for the instruction.



(4)

(a)-

(b)-

The following explains the syntax of BCnd, BRA, and BSR instructions by using the BRA instruction as an actual example.





Unconditional relative branch BRanch Always

Branch instruction Instruction Code Page: 190

PC = PC + src;

Function

Operation

This instruction executes a relative branch to destination address specified by src.

Flag Change

This instruction does not affect the states of flags.

Instruction Format

			Operand		
Syntax	Length	src	Range of pcdsp/Rs	(Byte)	
BRA(.length) src	S	pcdsp:3	$3 \le pcdsp \le 10$	1	
	В	pcdsp:8	–128 ≤ pcdsp ≤ 127	2	
	W	pcdsp:16	–32768 ≤ pcdsp ≤ 32767	3	
	A	pcdsp:24	-8388608 ≤ pcdsp ≤ 8388607	4	
	L	Rs	–2147483648 ≤ Rs ≤ 2147483647	2	

Description Example

BRA label1 BRA.A label2 BRA R1 BRA.L R2

Note: For the RX Family assembler manufactured by Renesas Technology Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

Description Example

BRA label BRA 1000h

(4) Syntax

Indicates the syntax of the instruction using symbols.

(a) Mnemonic

Describes the mnemonic.

(b) Branch distance specifier .length

For branch or jump instructions, a branch distance specifier can be added to the end of the mnemonic. This determines the number of bits to be used to represent the relative distance value for the branch.

- .S 3-bit PC forward relative specification. Valid values are 3 to 10.
- .B 8-bit PC relative specification. Valid values are –128 to 127.
- .W 16-bit PC relative specification. Valid values are -32768 to 32767.
- .A 24-bit PC relative specification. Valid values are -8388608 to 8388607.
- .L 32-bit PC relative specification. Valid values are –2147483648 to 2147483647.



3.2 Instructions in Detail

The following pages give details of the individual instructions for the RX Family.



ABS

Absolute value ABSolute

Syntax

(1) ABS	dest	
(2) ABS	src, de	est

Operation

```
(1) if ( dest < 0 )
    dest = -dest;
(2) if ( src < 0 )
    dest = -src;
    else
    dest = src;</pre>
```

Function

- (1) $\,$ This instruction takes the absolute value of dest and places the result in dest.
- (2) This instruction takes the absolute value of src and places the result in dest.

Flag Change

Flag	Change	Condition
С	_	
Z	\checkmark	The flag is set when dest is 0 after the operation; otherwise it is cleared.
S		The flag is set when the MSB of dest after the operation is 1; otherwise it is cleared.
0		 (1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared. (2) The flag is set if src before the operation was 80000000h; otherwise it is cleared.

Instruction Format

		Processing		Operand	Code Size
Syntax		Size	src	dest	(Byte)
(1) ABS	dest	L	-	Rd	2
(2) ABS	src, dest	L	Rs	Rd	3

ABS	R2	
ABS	R1,	R2



Section 3 Instruction Descriptions

ADC

Addition with carry ADd with Carry

Syntax

ADC src, dest

Operation

dest = dest + src + C;

Function

• This instruction adds dest, src, and the C flag and places the result in dest.

Flag Change

Flag	Change	Condition
С	\checkmark	The flag is set if an unsigned operation produces an overflow; otherwise it is cleared.
Z	\checkmark	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	\checkmark	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	\checkmark	The flag is set if a signed operation produces an overflow; otherwise it is cleared.

Instruction Format

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
ADC src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].L	Rd	4
	L	dsp:8[Rs].L [*]	Rd	5
	L	dsp:16[Rs].L*	Rd	6

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 24) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

Description Example

ADC	#127, R2
ADC	R1, R2
ADC	[R1], R2

Arithmetic/logic instruction Instruction Code Page: 178



ADD

Addition without carry ADD

Syntax

(1) ADD	src,	dest	
(2) ADD	src,	src2,	dest

Operation

(1)dest = dest + src;
(2)dest = src + src2;

Function

- (1) This instruction adds dest and src and places the result in dest.
- (2) This instruction adds src and src2 and places the result in dest.

Flag Change

Flag	Change	Condition
С	\checkmark	The flag is set if an unsigned operation produces an overflow; otherwise it is cleared.
Z	\checkmark	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	\checkmark	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	\checkmark	The flag is set if a signed operation produces an overflow; otherwise it is cleared.

Arithmetic/logic instruction Instruction Code Page: 179



Instruction Format

		Processing	Ope	rand		Code Size	
Syntax		Size	src	src2	dest	(Byte)	
(1) ADD	src, dest	L	#UIMM:4	-	Rd	2	
		L	#SIMM:8	-	Rd	3	
		L	#SIMM:16	-	Rd	4	
		L	#SIMM:24	-	Rd	5	
		L	#IMM:32	-	Rd	6	
		L	Rs	-	Rd	2	
		L	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)	
		L	dsp:8[Rs].memex [*]	-	Rd	3 (memex == UB) 4 (memex != UB)	
		L	dsp:16[Rs].memex*	-	Rd	4 (memex == UB) 5 (memex != UB)	
(2) ADD	src, src2, dest	L	#SIMM:8	Rs	Rd	3	
		L	#SIMM:16	Rs	Rd	4	
		L	#SIMM:24	Rs	Rd	5	
		L	#IMM:32	Rs	Rd	6	
		L	Rs	Rs2	Rd	3	

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

ADD	#15, R2
ADD	R1, R2
ADD	[R1], R2
ADD	[R1].UB, R2
ADD	#127, R1, R2
ADD	R1, R2, R3



AND

Logical AND AND

Syntax

(1) AND	src,	dest	
(2) AND	src,	src2,	dest

Operation

(1)dest = dest & src; (2)dest = src & src2;

Function

- (1) This instruction logically ANDs dest and src and places the result in dest.
- (2) This instruction logically ANDs src and src2 and places the result in dest.

Flag Change

Flag	Change	Condition
С	-	
Z	\checkmark	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	\checkmark	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

Instruction Format

	Processing	Oper	Operand		
Syntax			src src2		(Byte)
(1) AND src, dest	L	#UIMM:4	-	Rd	2
	L	#SIMM:8	-	Rd	3
	L	#SIMM:16	-	Rd	4
	L	#SIMM:24	-	Rd	5
	L	#IMM:32	-	Rd	6
	L	Rs	-	Rd	2
	L	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
	L	dsp:8[Rs].memex [*]	-	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:16[Rs].memex*	-	Rd	4 (memex == UB) 5 (memex != UB)
(2) AND src, src2, dest	L	Rs	Rs2	Rd	3

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

```
Arithmetic/logic instruction
Instruction Code
Page: 181
```



AND	#15, R2
AND	R1, R2
AND	[R1], R2
AND	[R1].UW, R2
AND	R1, R2, R3



BCLR

Syntax

BCLR src, dest

Operation

- (1) When dest is a memory location: unsigned char dest; dest &= ~(1 << (src & 7));</pre>
- (2) When dest is a register: register unsigned long dest; dest &= ~(1 << (src & 31));</pre>

Function

- This instruction clears the bit of dest, which is specified by src.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is $0 \le IMM:3 \le 7$. The range for IMM:5 is $0 \le IMM:5 \le 31$.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

	Processing		Operand		
Syntax	Size	src	dest	(Byte)	
(1) BCLR src, dest	В	#IMM:3	[Rd].B	2	
	В	#IMM:3	dsp:8[Rd].B	3	
	В	#IMM:3	dsp:16[Rd].B	4	
	В	Rs	[Rd].B	3	
	В	Rs	dsp:8[Rd].B	4	
	В	Rs	dsp:16[Rd].B	5	
(2) BCLR src, dest	L	#IMM:5	Rd	2	
	L	Rs	Rd	3	

Clearing a bit Bit CLeaR

Description Example

BCLR	#7 ,	[R2]
BCLR	R1,	[R2]
BCLR	#31,	R2
BCLR	R1,	R2

Bit manipulation instruction Instruction Code Page: 183



BCnd

Relative conditional branch Branch Conditionally

Section 3 Instruction Descriptions

BCnd Branch instruction Instruction Code Page: 185

Syntax

BCnd(.length) src

Operation

```
if ( Cnd )
PC = PC + src;
```

Function

- This instruction makes the flow of relative branch to the location indicated by src when the condition specified by *Cnd* is true; if the condition is false, branching does not proceed.
- The following table lists the types of B*Cnd*.

BCnd		Condition	Expression	B <i>Cnd</i>		Condition	Expression
BGEU, BC	C == 1	Equal to or greater than/ C flag is 1	≤	BLTU, BNC	C == 0	Less than/ C flag is 0	>
BEQ, BZ	Z == 1	Equal to/Z flag is 1	=	BNE, BNZ	Z == 0	Not equal to/Z flag is 0	¥
BGTU	(C & ~Z) == 1	Greater than	<	BLEU	(C & ~Z) == 0) Equal to or less than	≥
BPZ	S == 0	Positive or zero	0 ≤	BN	S == 1	Negative	0 >
BGE	(S ^ O) == 0	Equal to or greater than as signed integer	5	BLE	((S ^ O) Z) == 1	Equal to or less than as signed integer	2
BGT	((S ^ O) Z) == 0	Greater than as signed integer	<	BLT	(S ^ O) == 1	Less than as signed integer	>
BO	0 == 1	O flag is 1		BNO	O == 0	O flag is 0	

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

			Operand	Code Size	
Syntax	Length	src	Range of pcdsp	(Byte)	
(1) BEQ.S src	S	pcdsp:3	$3 \le pcdsp \le 10$	1	
(2) BNE.S src	S	pcdsp:3	$3 \le pcdsp \le 10$	1	
(3) BCnd.B src	В	pcdsp:8	–128 ≤ pcdsp ≤ 127	2	
(4) BEQ.W src	W	pcdsp:16	-32768 ≤ pcdsp ≤ 32767	3	
(5) BNE.W src	W	pcdsp:16	-32768 ≤ pcdsp ≤ 32767	3	

Description Example

BC label1 BC.B label2

Note: For the RX Family assembler manufactured by Renesas Technology Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

Description Example

BC label

BC 1000h



BMCnd

Conditional bit transfer Bit Move Conditional

BMCnd Bit manipulation instruction

Instruction Code

Page: 187

Syntax

BMCnd src, dest

Operation

(1) When dest is a memory location: unsigned char dest; if (Cnd) dest |= (1 << (src & 7)); else dest &= ~(1 << (src & 7));</pre>

(2) When dest is a register:

```
register unsigned long dest;
if ( Cnd )
  dest |= ( 1 << ( src & 31 ));
else
  dest &= ~( 1 << ( src & 31 ));</pre>
```

Function

- This instruction moves the truth-value of the condition specified by *Cnd* to the bit of dest, which is specified by src; that is, 1 or 0 is transferred to the bit if the condition is true or false, respectively.
- The following table lists the types of BMCnd.

BM <i>Cnd</i>		Condition	Expression	BM <i>Cnd</i>		Condition	Expression
BMGEU, BMC	C == 1	Equal to or greater than/ C flag is 1	≤	BMLTU, BMNC	C == 0	Less than/ C flag is 0	>
BMEQ, BMZ	Z == 1	Equal to/Z flag is 1	=	BMNE, BMNZ	Z == 0	Not equal to/Z flag is 0	Ź
BMGTU	(C & ~Z) == 1	Greater than	<	BMLEU	(C & ~Z) == 0	Equal to or less than	2
BMPZ	S == 0	Positive or zero	0 ≤	BMN	S == 1	Negative	0 >
BMGE	(S ^ O) == 0	Equal to or greater than as signed integer	5	BMLE	((S ^ O) Z) == 1	Equal to or less than as signed integer	2
BMGT	((S ^ O) Z) == 0	Greater than as signed integer	<	BMLT	(S ^ O) == 1	Less than as signed integer	>
BMO	O == 1	O flag is 1		BMNO	O == 0	O flag is 0	

• The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is 0 ≤ IMM:3 ≤ 7. The range for IMM:5 is 0 ≤ IMM:5 ≤ 31.

Flag Change

• This instruction does not affect the states of flags.



Instruction Format

	Processing	Operand		Code Size	
Syntax			dest	(Byte)	
(1) BMCnd src, dest	В	#IMM:3	[Rd].B	3	
	В	#IMM:3	dsp:8[Rd].B	4	
	В	#IMM:3	dsp:16[Rd].B	5	
(2) BMCnd src, dest	L	#IMM:5	Rd	3	

Description Example

BMC #7, [R2] BMZ #31, R2



BNOT

Inverting a bit Bit NOT

Syntax

BNOT src, dest

Operation

- (1) When dest is a memory location: unsigned char dest; dest ^= (1 << (src & 7));</pre>
- (2) When dest is a register: register unsigned long dest; dest ^= (1 << (src & 31));</pre>

Function

- This instruction inverts the value of the bit of dest, which is specified by src, and places the result into the specified bit.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is 0 ≤ IMM:3 ≤ 7. The range for IMM:5 is 0 ≤ IMM:5 ≤ 31.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

	Processing		Operand		
Syntax	Size	src	dest	(Byte)	
(1) BNOT src,	dest B	#IMM:3	[Rd].B	3	
	В	#IMM:3	dsp:8[Rd].B	4	
	В	#IMM:3	dsp:16[Rd].B	5	
	В	Rs	[Rd].B	3	
	В	Rs	dsp:8[Rd].B	4	
	В	Rs	dsp:16[Rd].B	5	
(2) BNOT src,	dest L	#IMM:5	Rd	3	
	L	Rs	Rd	3	

Description Example

BNOT	#7 ,	[R2]
BNOT	R1,	[R2]
BNOT	#31,	R2
BNOT	R1,	R2

Bit manipulation instruction Instruction Code Page: 188



BRA

Unconditional relative branch BRanch Always

Syntax

BRA(.length) src

Operation

PC = PC + src;

Function

• This instruction executes a relative branch to destination address specified by src.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

		Operand		Code Size
Syntax	Length	src	Range of pcdsp/Rs	(Byte)
BRA(.length) src	S	pcdsp:3	$3 \le pcdsp \le 10$	1
	В	pcdsp:8	–128 ≤ pcdsp ≤ 127	2
	W	pcdsp:16	-32768 ≤ pcdsp ≤ 32767	3
	A	pcdsp:24	-8388608 ≤ pcdsp ≤ 8388607	4
	L	Rs	–2147483648 ≤ Rs ≤ 2147483647	2

Description Example

BRA	label1
BRA.A	label2
BRA	R1
BRA.L	R2

Note: For the RX Family assembler manufactured by Renesas Technology Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:3, pcdsp:8, pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

Description Example

BRA	label
BRA	1000h

Branch instruction Instruction Code Page: 190



Section 3 Instruction Descriptions

BRK

Unconditional trap BReaK

Syntax

BRK

Operation

```
tmp0 = PSW;
U = 0;
I = 0;
PM = 0;
tmp1 = PC + 1;
PC = *IntBase;
SP = SP - 4;
*SP = tmp0;
SP = SP - 4;
*SP = tmp1;
```

Function

- This instruction generates an unconditional trap of number 0.
- This instruction causes a transition to supervisor mode and clears the PM bit in the PSW.
- This instruction clears the U and I bits in the PSW.
- The address of the instruction next to the executed BRK instruction is saved.

Flag Change

- This instruction does not affect the states of flags.
- The state of the PSW before execution of this instruction is preserved on the stack.

Instruction Format

Syntax	Code Size (Byte)
BRK	1

Description Example

BRK



System manipulation instruction Instruction Code Page: 191

BSET

Setting a bit Bit SET

Syntax

BSET src, dest

Operation

- (1) When dest is a memory location: unsigned char dest; dest |= (1 << (src & 7));</pre>
- (2) When dest is a register: register unsigned long dest; dest |= (1 << (src & 31));</pre>

Function

- This instruction sets the bit of dest, which is specified by src.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is $0 \le IMM:3 \le 7$. The range for IMM:5 is $0 \le IMM:5 \le 31$.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

		Processing		Operand	
Syntax	Size		src	dest	(Byte)
(1) BSET	src, dest	В	#IMM:3	[Rd].B	2
		В	#IMM:3	dsp:8[Rd].B	3
		В	#IMM:3	dsp:16[Rd].B	4
		В	Rs	[Rd].B	3
		В	Rs	dsp:8[Rd].B	4
		В	Rs	dsp:16[Rd].B	5
(2) BSET	src, dest	L	#IMM:5	Rd	2
		L	Rs	Rd	3

Description Example

BSET	#7 ,	[R2]
BSET	R1,	[R2]
BSET	#31,	R2
BSET	R1,	R2

Bit manipulation instruction Instruction Code Page: 191



BSR

Relative subroutine branch Branch to SubRoutine

Syntax

BSR(.length) src

Operation

SP = SP - 4; *SP = (PC + n) *; PC = PC + src;

Notes: 1. (PC + n) is the address of the instruction following the BSR instruction.

2. "n" indicates the code size. For details, refer to "Instruction Format".

Function

• This instruction executes a relative branch to destination address specified by src.

Flag Change

• This instruction does not affect the states of flags.

Instruction Format

			Code Size		
Syntax	Length	src	Range of pcdsp/Rs	(Byte)	
BSR(.length) src	W	pcdsp:16	–32768 ≤ pcdsp ≤ 32767	3	
	A	pcdsp:24	-8388608 ≤ pcdsp ≤ 8388607	4	
	L	Rs	–2147483648 ≤ Rs ≤ 2147483647	2	

Description Example

BSR	label1
BSR.A	label2
BSR	R1
BSR.L	R2

Note: For the RX Family assembler manufactured by Renesas Technology Corp., enter a destination address specified by a label or an effective address as the displacement value (pcdsp:16, pcdsp:24). The value of the specified address minus the address where the instruction is allocated will be stored in the pcdsp section of the instruction.

BSR	label
BSR	1000h



BTST

Testing a bit Bit TeST

Syntax

BTST src, src2

Operation

(1) When src2 is a memory location: unsigned char src2; Z = ~((src2 >> (src & 7)) & 1); C = ((src2 >> (src & 7)) & 1);

(2) When src2 is a register:

```
register unsigned long src2;
Z = ~(( src2 >> ( src & 31 )) & 1 );
C = (( src2 >> ( src & 31 )) & 1 );
```

Function

- This instruction moves the inverse of the value of the bit of scr2, which is specified by src, to the Z flag and the value of the bit of scr2, which is specified by src, to the C flag.
- The immediate value given as src is the number (position) of the bit. The range for IMM:3 operands is 0 ≤ IMM:3 ≤ 7. The range for IMM:5 is 0 ≤ IMM:5 ≤ 31.

Flag Change

Flag	Change	Condition
С	\checkmark	The flag is set if the specified bit is 1; otherwise it is cleared.
Z	\checkmark	The flag is set if the specified bit is 0; otherwise it is cleared.
S	-	
0	-	

Instruction Format

Syntax		Processing	Operand		Code Size
		Size	src	src2	(Byte)
(1) BTST	src, src2	В	#IMM:3	[Rs].B	2
		В	#IMM:3	dsp:8[Rs].B	3
		В	#IMM:3	dsp:16[Rs].B	4
		В	Rs	[Rs2].B	3
		В	Rs	dsp:8[Rs2].B	4
		В	Rs	dsp:16[Rs2].B	5
(2) BTST	src, src2	L	#IMM:5	Rs	2
		L	Rs	Rs2	3

BTST	#7 ,	[R2]
BTST	R1,	[R2]
BTST	#31,	R2
BTST	R1,	R2



Section 3 Instruction Descriptions

CLRPSW

Clear a flag or bit in the PSW CLeaR flag in PSW

Syntax

CLRPSW dest

Operation

dest = 0;

Function

- This instruction clears the O, S, Z, or C flag, which is specified by dest, or the U or I bit.
- In user mode, writing to the U or I bit is ignored. In supervisor mode, all flags and bits can be written to.

Flag Change

Flag Change Condition C * * Z * * S * * O * *

Note: * The specified flag becomes 0.

Instruction Format

	Operand		
Syntax	dest	Code Size (Byte)	
CLRPSW dest	flag	2	

Description Example

CLRPSW C CLRPSW Z System manipulation instruction Instruction Code Page: 196



CMP

Comparison CoMPare

Syntax

CMP src, src2

Operation

src2 - src;

Function

• This instruction changes the states of flags in the PSW to reflect the result of subtracting src from src2.

Flag Change

Flag	Change	Condition
С		The flag is set if an unsigned operation does not produce an overflow; otherwise it is cleared.
Z		The flag is set if the result of the operation is 0; otherwise it is cleared.
S		The flag is set if the MSB of the result of the operation is 1; otherwise it is cleared.
0		The flag is set if a signed operation produces an overflow; otherwise it is cleared.

Instruction Format

	Processing	Opera	and	Code Size
Syntax	Size	src	src2	(Byte)
CMP src, src2	L	#UIMM:4	Rs	2
	L	#UIMM:8 ^{*1}	Rs	3
	L	#SIMM:8 ^{*1}	Rs	3
	L	#SIMM:16	Rs	4
	L	#SIMM:24	Rs	5
	L	#IMM:32	Rs	6
	L	Rs	Rs2	2
	L	[Rs].memex	Rs2	2 (memex == UB) 3 (memex != UB)
	L	dsp:8[Rs].memex ^{*2}	Rs2	3 (memex == UB) 4 (memex != UB)
	L	dsp:16[Rs].memex ^{*2}	Rs2	4 (memex == UB) 5 (memex != UB)

Notes: 1. Values from 0 to 127 are always specified as the instruction code for zero extension.

2. For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

CMP	#7, R2
CMP	R1, R2
CMP	[R1], R2



DIV

Signed division DIVide

Syntax

DIV src, dest

Operation

dest = dest / src;

Function

- This instruction divides dest by src as signed values and places the quotient in dest. The quotient is rounded towards 0.
- The calculation is performed in 32 bits and the result is placed in 32 bits.
- The value of dest is undefined when the divisor (src) is 0 or when overflow is generated after the operation.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0		This flag is set if the divisor (src) is 0 or the calculation is -2147483648 / -1; otherwise it is cleared.

Instruction Format

	Processing	Operand		Code Size	
Syntax	Size	src	dest	(Byte)	
DIV src, dest	L	#SIMM:8	Rd	4	
	L	#SIMM:16	Rd	5	
	L	#SIMM:24	Rd	6	
	L	#IMM:32	Rd	7	
	L	Rs	Rd	3	
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)	
	L	dsp:8[Rs].memex*	Rd	4 (memex == UB) 5 (memex != UB)	
	L	dsp:16[Rs].memex [*]	Rd	5 (memex == UB) 6 (memex != UB)	

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

RENESAS

DIV	#10, R2
DIV	R1, R2
DIV	[R1], R2
DIV	3[R1].B, R2



DIVU

Syntax

DIVU src, dest

Operation

dest = dest / src;

Function

- This instruction divides dest by src as unsigned values and places the quotient in dest. The quotient is rounded towards 0.
- The calculation is performed in 32 bits and the result is placed in 32 bits.
- The value of dest is undefined when the divisor (src) is 0.

Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	-	
0	\checkmark	The flag is set if the divisor (src) is 0; otherwise it is cleared.

Instruction Format

	Processing	Operand		Code Size	
Syntax	Size	src	dest	(Byte)	
DIVU src, dest	L	#SIMM:8	Rd	4	
	L	#SIMM:16	Rd	5	
	L	#SIMM:24	Rd	6	
	L	#IMM:32	Rd	7	
	L	Rs	Rd	3	
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)	
	L	dsp:8[Rs].memex [*]	Rd	4 (memex == UB) 5 (memex != UB)	
	L	dsp:16[Rs].memex*	Rd	5 (memex == UB) 6 (memex != UB)	

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

Arithmetic/logic instruction Instruction Code Page: 201

DIVU	#10, R2	
DIVU	R1, R2	
DIVU	[R1], R2	
DIVU	3[R1].UB,	R2


Arithmetic/logic instruction

Instruction Code

Page: 202

EMUL

Signed multiplication Extended MULtiply, signed

Syntax

EMUL src, dest

Operation

dest2:dest = dest * src;

Function

- This instruction multiplies dest by src, treating both as signed values.
- The calculation is performed on src and dest as 32-bit operands to obtain a 64-bit result, which is placed in the register pair, dest2:dest (R(n+1):Rn).
- Any of the 15 general registers (Rn (n: 0 to 14)) is specifiable for dest.
- Note: The accumulator (ACC) is used to perform the function. The value of ACC after executing the instruction is undefined.

Register Specified for dest	Registers Used for 64-Bit Extension
R0	R1:R0
R1	R2:R1
R2	R3:R2
R3	R4:R3
R4	R5:R4
R5	R6:R5
R6	R7:R6
R7	R8:R7
R8	R9:R8
R9	R10:R9
R10	R11:R10
R11	R12:R11
R12	R13:R12
R13	R14:R13
R14	R15:R14

Flag Change

• This instruction does not affect the states of flags.



Instruction Format

	Processing	Оре	Code Size		
Syntax	Size	src	dest	(Byte)	
EMUL src, dest	L	#SIMM:8	Rd (Rd=R0 to R14)	4	
	L	#SIMM:16	Rd (Rd=R0 to R14)	5	
	L	#SIMM:24	Rd (Rd=R0 to R14)	6	
	L	#IMM:32	Rd (Rd=R0 to R14)	7	
	L	Rs	Rd (Rd=R0 to R14)	3	
	L	[Rs].memex	Rd (Rd=R0 to R14)	3 (memex == UB) 4 (memex != UB)	
	L	dsp:8[Rs].memex*	Rd (Rd=R0 to R14)	4 (memex == UB) 5 (memex != UB)	
	L	dsp:16[Rs].memex*	Rd (Rd=R0 to R14)	5 (memex == UB) 6 (memex != UB)	

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

Description Example

#10, R2
R1, R2
[R1], R2
8[R1].W, R2



Section 3 Instruction Descriptions

Arithmetic/logic instruction

Instruction Code

Page: 203

EMULU

Unsigned multiplication Extended MULtiply, Unsigned

Syntax

EMULU src, dest

Operation

dest2:dest = dest * src;

Function

- This instruction multiplies dest by src, treating both as unsigned values.
- The calculation is performed on src and dest as 32-bit operands to obtain a 64-bit result, which is placed in the register pair, dest2:dest (R(n+1):Rn).
- Any of the 15 general registers (Rn (n: 0 to 14)) is specifiable for dest.
- Note: The accumulator (ACC) is used to perform the function. The value of ACC after executing the instruction is undefined.

Register Specified for dest	Registers Used for 64-Bit Extension
R0	R1:R0
R1	R2:R1
R2	R3:R2
R3	R4:R3
R4	R5:R4
R5	R6:R5
R6	R7:R6
R7	R8:R7
R8	R9:R8
R9	R10:R9
R10	R11:R10
R11	R12:R11
R12	R13:R12
R13	R14:R13
R14	R15:R14

Flag Change

• This instruction does not affect the states of flags.



Instruction Format

	Processing	Оре	Code Size		
Syntax	Size	src	dest	(Byte)	
EMULU src, dest	L	#SIMM:8	Rd (Rd=R0 to R14)	4	
	L	#SIMM:16	Rd (Rd=R0 to R14)	5	
	L	#SIMM:24	Rd (Rd=R0 to R14)	6	
	L	#IMM:32	Rd (Rd=R0 to R14)	7	
	L	Rs	Rd (Rd=R0 to R14)	3	
	L	[Rs].memex	Rd (Rd=R0 to R14)	3 (memex == UB) 4 (memex != UB)	
	L	dsp:8[Rs].memex*	Rd (Rd=R0 to R14)	4 (memex == UB) 5 (memex != UB)	
	L	dsp:16[Rs].memex*	Rd (Rd=R0 to R14)	5 (memex == UB) 6 (memex != UB)	

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

Description Example

#10, R2
R1, R2
[R1], R2
8[R1].UW, R2



Products of the RX100 Series and RX200 Series do not support the FADD instruction.

Floating-point addition Floating-point ADD

FADD

Syntax

FADD src, dest

Operation

dest = dest + src;

Function

- This instruction adds the single-precision floating-point numbers stored in dest and src and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- The operation result is +0 when the sum of src and dest of the opposite signs is exactly 0 except in the case of a rounding mode towards $-\infty$. The operation result is -0 when the rounding mode is towards $-\infty$.

Flag Change

Flag	Change	Condition
С	-	
Z	\checkmark	The flag is set if the result of the operation is $+0$ or -0 ; otherwise it is cleared.
S	\checkmark	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV	\checkmark	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO		The flag is set if an overflow exception is generated; otherwise it is cleared.
CZ	\checkmark	The value of the flag is always 0.
CU		The flag is set if an underflow exception is generated; otherwise it is cleared.
СХ		The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	\checkmark	The flag is set if an unimplemented processing is generated; otherwise it is cleared.
FV	\checkmark	The flag is set if an invalid operation exception is generated, and otherwise left unchanged.
FO		The flag is set if an overflow exception is generated, and otherwise left unchanged.
FZ	-	
FU	\checkmark	The flag is set if an underflow exception is generated, and otherwise left unchanged.
FX		The flag is set if an inexact exception is generated, and otherwise left unchanged.

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1. The S and Z flags do not change when an exception is generated.

Instruction Format

	Processing		Code Size	
Syntax	Size	src	dest	(Byte)
FADD src, dest	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L [*]	Rd	4
	L	dsp:16[Rs].L [*]	Rd	5

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.



Floating-point operation instruction Instruction Code Page: 204

Possible Exceptions

Unimplemented processing Invalid operation Overflow Underflow Inexact

Description Example

FADD R1, R2 FADD [R1], R2

Supplementary Description

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

						src			
		Normalized	+0	-0	$+\infty$	-8	Denormalized	QNaN	SNaN
dest	Normalized	Sum							
	+0		+0	*		-∞			
	-0		*	-0					
	+∞				+∞	Invalid operation			
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		-∞		Invalid operation	-8			
	Denormalized						Unimplemented processing		
	QNaN							QNaN	
	SNaN								Invalid operation

#### When DN = 0

When DN = 1

			src							
		Normalized	+0,	-0,	+∞		QNaN	SNaN		
			+Denormalized	-Denormalized						
dest	Normalized	Sum	Norm	alized						
	+0, +Denormalized	Normalized	+0	*		-∞				
	–0, –Denormalized	Normalized	*	-0						
	+∞				+∞	Invalid operation				
	~~~		-∞		Invalid operation	-8				
	QNaN						QNaN			
	SNaN							Invalid operation		

Note: * The result is -0 when the rounding mode is set to rounding towards $-\infty$ and +0 in other rounding modes.



Instruction Code

Page: 205

Floating-point operation instruction

Products of the RX100 Series and RX200 Series do not support the FCMP instruction.

FCMP

Floating-point comparison Floating-point CoMPare

Syntax

FCMP src, src2

Operation

src2 - src;

Function

- This instruction compares the single-precision floating numbers stored in src2 and src and changes the states of flags according to the result.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.

Flag Change

Flag	Change	Condition
С	-	
Z		The flag is set if src2 == src; otherwise it is cleared.
S		The flag is set if src2 < src; otherwise it is cleared.
0	\checkmark	The flag is set if an ordered classification based on the comparison result is impossible; otherwise it is cleared.
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO		The value of the flag is always 0.
CZ		The value of the flag is always 0.
CU	\checkmark	The value of the flag is always 0.
CX		The value of the flag is always 0.
CE		The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV		The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO	-	
FZ	-	
FU	-	
FX	-	

Note: The FV flag does not change if the exception enable bit EV is 1. The O, S, and Z flags do not change when an exception is generated.

	Flag				
Condition	0	S	Z		
src2 > src	0	0	0		
src2 < src	0	1	0		
src2 == src	0	0	1		
Ordered classification impossible	1	0	0		



Instruction Format

	Processing		Operand	Code Size
Syntax	Size	src src2		(Byte)
FCMP src, src2	L	#IMM:32	Rs	7
	L	Rs	Rs2	3
	L	[Rs].L	Rs2	3
	L	dsp:8[Rs].L [*]	Rs2	4
	L	dsp:16[Rs].L [*]	Rs2	5

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

Possible Exceptions

Unimplemented processing Invalid operation

Description Example

FCMP R1, R2 FCMP [R1], R2

Supplementary Description

• The following tables show the correspondences between src and src2 values and the results of operations when DN = 0 and DN = 1.

(>: src2 > src, <: src2 < src, =: src2 == src)

When $DN = 0$

						src			
		Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
src2	Normalized	Comparison							
	+0		_	=					
	-0		=			>			
	+∞		>		=				
	-∞		<			=			
	Denormalized						Unimplemented processing		
	QNaN							Ordered classification impossible	
	SNaN							Invalid op (Ordered clas impossi	ssification

RX Family

When DN = 1

				S	rc			
		Normalized	+0,	-0,	+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
src2	Normalized	Comparison						
	+0,							
	+Denormalized		_	<	>			
	-0,	l	-	=		-		
	-Denormalized							
	+∞		>		=			
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		<			=		
	QNaN						Ordered	
							classification	
							impossible	
	SNaN						Invalid op	
							(Ordered cla	
							imposs	ible)



Instruction Code

Page: 206

Floating-point operation instruction

Products of the RX100 Series and RX200 Series do not support the FDIV instruction.

Floating-point division Floating-point DIVide

# **FDIV**

### Syntax

FDIV src, dest

# Operation

dest = dest / src;

# Function

- This instruction divides the single-precision floating-point number stored in dest by that stored in src and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.

# **Flag Change**

Change	Condition
-	
	The flag is set if the result of the operation is $+0$ or $-0$ ; otherwise it is cleared.
	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
-	
	The flag is set if an invalid operation exception is generated; otherwise it is cleared.
	The flag is set if an overflow exception is generated; otherwise it is cleared.
	The flag is set if a division-by-zero exception is generated; otherwise it is cleared.
	The flag is set if an underflow exception is generated; otherwise it is cleared.
	The flag is set if an inexact exception is generated; otherwise it is cleared.
	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
	The flag is set if an invalid operation exception is generated; otherwise it does not change.
	The flag is set if an overflow exception is generated; otherwise it does not change.
	The flag is set if a division-by-zero exception is generated; otherwise it does not change.
	The flag is set if an underflow exception is generated; otherwise it does not change.
	The flag is set if an inexact exception is generated; otherwise it does not change.
	$\begin{array}{c} - \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$

Note: The FX, FU, FZ, FO, and FV flags do not change if any of the exception enable bits EX, EU, EZ, EO, and EV is 1. The S and Z flags do not change when an exception is generated.

## **Instruction Format**

	Processing		Operand	Code Size
Syntax	Size	src	dest	(Byte)
FDIV src, dest	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L [*]	Rd	4
	L	dsp:16[Rs].L [*]	Rd	5

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

# **Possible Exceptions**

Unimplemented processing Invalid operation Overflow Underflow Inexact Division-by-zero

# **Description Example**

FDIV R1, R2 FDIV [R1], R2

# **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

#### When DN = 0

						src			
		Normalized	+0	-0	+∞	-8	Denormalized	QNaN	SNaN
dest	Normalized	Division	Division	-by-zero	(	)			
	+0	0	Involid o	poration	+0 -0 -0 +0				
	-0	0	invallu u	peration					
	+∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	+∞	-∞	Invalid operation				
	-∞	00	-∞	+∞	invaliu u	peration			
	Denormalized						Unimplemented		
							processing		
	QNaN							QNaN	
	SNaN								Invalid
									operation

When DN = 1

				S	rc		_	
		Normalized	+0, +Denormalized	–0, –Denormalized	+∞	~~~	QNaN	SNaN
dest	Normalized	Division	Division-by-zero		0			
	+0, +Denormalized	0			+0	-0		
	–0, –Denormalized	U	Invalid operation		-0	+0		
	+∞	8	+∞	-8	Invalid operation			
	-∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	+∞	invaliu c	peration		
	QNaN						QNaN	
	SNaN							Invalid operation



Instruction Code

Page: 207

Floating-point operation instruction

Products of the RX100 Series and RX200 Series do not support the FMUL instruction.

Floating-point multiplication Floating-point MULtiply

# **FMUL**

# Syntax

FMUL src, dest

# Operation

dest = dest * src;

# Function

- This instruction multiplies the single-precision floating-point number stored in dest by that stored in src and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.

Note: The accumulator (ACC) is used to perform the function. The value of ACC after executing the instruction is undefined.

# **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is $+0$ or $-0$ ; otherwise it is cleared.
S		The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO		The flag is set if an overflow exception is generated; otherwise it is cleared.
CZ		The value of the flag is always 0.
CU		The flag is set if an underflow exception is generated; otherwise it is cleared.
СХ	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE	$\checkmark$	The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV		The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO		The flag is set if an overflow exception is generated; otherwise it does not change.
FZ	-	
FU		The flag is set if an underflow exception is generated; otherwise it does not change.
FX		The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1. The S and Z flags do not change when an exception is generated.



# **Instruction Format**

	Processing		Operand	Code Size
Syntax	Size	src	(Byte)	
FMUL src, dest	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L [*]	Rd	4
	L	dsp:16[Rs].L [*]	Rd	5

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

# **Possible Exceptions**

Unimplemented processing Invalid operation Overflow Underflow Inexact

# **Description Example**

FMUL R1, R2 FMUL [R1], R2

# **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

						src			
	_	Normalized	+0	-0	+∞	-8	Denormalized	QNaN	SNaN
dest	Normalized	Multiplication	ı		٥	0			
	+0		+0	-0	Invalid operation				
	-0		-0	+0					
	+∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Involid o	peration	+∞	-∞			
	∞		invaliu u	peration	-8	+∞			
	Denormalized						Unimplemented		
							processing		
	QNaN							QNaN	
	SNaN								Invalid
									operation

#### When DN = 0



# **RX Family**

## When DN = 1

				S	rc			
		Normalized	+0,	-0,	+∞	-∞	QNaN	SNaN
			+Denormalized	-Denormalized				
dest	Normalized	Multiplication		c	x			
	+0, +Denormalized		+0	-0	Invalid operation			
	–0, –Denormalized		-0	+0				
	+∞	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Involid o	peration	+∞	-∞		
			invaliu u	peration	-∞	+∞		
	QNaN						QNaN	
	SNaN							Invalid operation



Instruction Code

Page: 208

Floating-point operation instruction

Products of the RX100 Series and RX200 Series do not support the FSUB instruction.

Floating-point subtraction Floating-point SUBtract

# **FSUB**

## Syntax

FSUB src, dest

# Operation

dest = dest - src;

# Function

- This instruction subtracts the single-precision floating-point number stored in src from that stored in dest and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW.
- Handling of denormalized numbers depends on the setting of the DN bit in the FPSW.
- The operation result is +0 when subtracting src from dest with both the same signs is exactly 0 except in the case of a rounding mode towards  $-\infty$ . The operation result is -0 when the rounding mode is towards  $-\infty$ .

# Flag Change

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is $+0$ or $-0$ ; otherwise it is cleared.
S		The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO		The flag is set if an overflow exception is generated; otherwise it is cleared.
CZ		The value of the flag is always 0.
CU		The flag is set if an underflow exception is generated; otherwise it is cleared.
СХ		The flag is set if an inexact exception is generated; otherwise it is cleared.
CE		The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV		The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO		The flag is set if an overflow exception is generated; otherwise it does not change.
FZ	-	
FU		The flag is set if an underflow exception is generated; otherwise it does not change.
FX		The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX, FU, FO, and FV flags do not change if any of the exception enable bits EX, EU, EO, and EV is 1. The S and Z flags do not change when an exception is generated.



# **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
FSUB src, dest	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L [*]	Rd	4
	L	dsp:16[Rs].L*	Rd	5

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

# **Possible Exceptions**

Unimplemented processing Invalid operation Overflow Underflow Inexact

# **Description Example**

FSUB R1, R2 FSUB [R1], R2

# **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

						src			
		Normalized	+0	-0	+∞	-∞	Denormalized	QNaN	SNaN
dest	Normalized	Subtraction							
	+0		*	+0	-∞				
	-0		-0	*		+∞			
	+∞		+∞		Invalid operation				
	-∞			)		Invalid operation			
	Denormalized						Unimplemented processing		
	QNaN							QNaN	
	SNaN								Invalid operation

#### When DN = 0



# **RX Family**

#### When DN = 1

				s	rc			
		Normalized	+0,	-0,	+∞	-8	QNaN	SNaN
			+Denormalized	-Denormalized				
dest	Normalized	Subtraction						
	+0, +Denormalized		*	+0	∞			
	–0, –Denormalized		-0	*		+∞		
	+∞		+∞		Invalid operation			
	∞–		-~	)		Invalid operation		
	QNaN						QNaN	
	SNaN							Invalid operation

Note: * The result is -0 when the rounding mode is set to rounding towards  $-\infty$  and +0 in other rounding modes.



Instruction Code

Page: 209

Floating-point operation instruction

Products of the RX100 Series and RX200 Series do not support the FTOI instruction.

# FTOI

Floating point to integer conversion Float TO Integer

# Syntax

FTOI src, dest

# Operation

dest = ( signed long ) src;

# Function

- This instruction converts the single-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in dest.
- The result is always rounded towards 0, regardless of the setting of the RM[1:0] bits in the FPSW.

# **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is 0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO	$\checkmark$	The value of the flag is always 0.
CZ		The value of the flag is always 0.
CU		The value of the flag is always 0.
СХ	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it is cleared.
CE		The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV	$\checkmark$	The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO	-	
FZ	-	
FU	-	
FX		The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1. The S and Z flags do not change when an exception is generated.

## **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
FTOI src, dest	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L [*]	Rd	4
	L	dsp:16[Rs].L [*]	Rd	5

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.



# **Possible Exceptions**

Unimplemented processing Invalid operation Inexact

# **Description Example**

FTOI R1, R2 FTOI [R1], R2

# **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

#### When DN = 0

src Value	(exponent is shown without bias)	dest	Exception	
src ≥ 0	+∞	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
	127 ≥ Exponent ≥ 31	Other cases: 7FFFFFFh		
	30 ≥ Exponent ≥ –126	00000000h to 7FFFF80h	None ^{*1}	
	+Denormalized number	No change	Unimplemented processing exception	
	+0	0000000h	None	
src < 0	-0	_		
	-Denormalized number	No change	Unimplemented processing exception	
	30 ≥ Exponent ≥ –126	00000000h to 80000080h	None ^{*1}	
	127 ≥ Exponent ≥ 31	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception ^{*2}	
		Other cases: 80000000h		
NaN	QNaN	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
		Other cases:		
	SNaN	 Sign bit = 0: 7FFFFFFh		
		Sign bit = 1: 8000000h		

Notes: 1. An inexact exception occurs when the result is rounded.

2. No invalid operation exception occurs when src = CF000000h.



### When DN = 1

src Value	(exponent is shown without bias)	dest Exception		
src ≥ 0	+∞	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
	127 ≥ Exponent ≥ 31	Other cases: 7FFFFFFh		
	30 ≥ Exponent ≥ –126	00000000h to 7FFFF80h	None ^{*1}	
	+0, +Denormalized number	0000000h	None	
src < 0	-0, -Denormalized number	-		
	30 ≥ Exponent ≥ –126	00000000h to 80000080h	None ^{*1}	
	127 ≥ Exponent ≥ 31	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception ^{*2}	
	<u></u>	Other cases: 80000000h		
NaN	QNaN	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
		Other cases:		
	SNaN	Sign bit = 0: 7FFFFFFh		
		Sign bit = 1: 80000000h		

Notes: 1. An inexact exception occurs when the result is rounded.

2. No invalid operation exception occurs when src = CF000000h.



# INT

# Syntax

INT src

# Operation

```
tmp0 = PSW;
U = 0;
I = 0;
PM = 0;
tmp1 = PC + 3;
PC = *(IntBase + src * 4);
SP = SP - 4;
*SP = tmp0;
SP = SP - 4;
*SP = tmp1;
```

# Function

- This instruction generates the unconditional trap which corresponds to the number specified as src.
- The INT instruction number (src) is in the range  $0 \le \text{src} \le 255$ .
- This instruction causes a transition to supervisor mode, and clears the PM bit in the PSW to 0.
- This instruction clears the U and I bits in the PSW to 0.

# **Flag Change**

- This instruction does not affect the states of flags.
- The state of the PSW before execution of this instruction is preserved on the stack.

# **Instruction Format**

	Operand	Code Size	
Syntax	src	(Byte)	
INT src	#IMM:8	3	

# **Description Example**

INT #0

System manipulation instruction Instruction Code Page: 209



Instruction Code

Page: 210

Floating-point operation instruction

Products of the RX100 Series and RX200 Series do not support the ITOF instruction.

# ITOF

### Integer to floating-point conversion Integer TO Floating-point

## Syntax

ITOF src, dest

# Operation

dest = ( float ) src;

# Function

• This instruction converts the signed longword (32-bit) integer stored in src into a single-precision floating-point number and places the result in dest. Rounding of the result is in accord with the setting of the RM[1:0] bits in the FPSW. 00000000h is handled as +0 regardless of the rounding mode.

# **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is +0; otherwise it is cleared.
S	$\checkmark$	The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV		The value of the flag is always 0.
СО	$\checkmark$	The value of the flag is always 0.
CZ		The value of the flag is always 0.
CU		The value of the flag is always 0.
СХ		The flag is set if an inexact exception is generated; otherwise it is cleared.
CE		The value of the flag is always 0.
FV	-	
FO	-	
FZ	-	
FU	-	
FX		The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX flag does not change if the exception enable bit EX is 1. The S and Z flags do not change when an exception is generated.



# **Instruction Format**

	Processing	Opera	nd	Code Size
Syntax	Size	src	dest	(Byte)
ITOF src, dest	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex [*]	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex [*]	Rd	5 (memex == UB) 6 (memex != UB)

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## **Possible Exceptions**

Inexact

## **Description Example**

ITOF	R1, R2
ITOF	[R1], R2
ITOF	16[R1].L, R2



# JMP

# Unconditional jump JuMP

# Syntax

JMP src

# Operation

PC = src;

# Function

• This instruction branches to the instruction specified by src.

# **Flag Change**

• This instruction does not affect the states of flags.

# **Instruction Format**

Syntax		Operand	Code Size (Byte)	
		src		
JMP	src	Rs	2	

# **Description Example**

JMP R1

Branch instruction Instruction Code Page: 211



# JSR

Jump to a subroutine Jump SubRoutine

# Syntax

JSR src

# Operation

SP = SP - 4; *SP = ( PC + 2 );^{*} PC = src;

Note: * (PC + 2) is the address of the instruction following the JSR instruction.

# Function

• This instruction causes the flow of execution to branch to the subroutine specified by src.

# Flag Change

• This instruction does not affect the states of flags.

# **Instruction Format**

		Operand	Code Size	
Syntax		src	(Byte)	
JSR	src	Rs	2	

# **Description Example**

JSR R1

Branch instruction Instruction Code Page: 211



DSP instruction Instruction Code

Page: 212

# MACHI

Multiply-Accumulate the high-order word Multiply-ACcumulate HIgh-order word

# Syntax

MACHI src, src2

# Operation

signed short tmp1, tmp2; signed long long tmp3; tmp1 = (signed short) (src >> 16); tmp2 = (signed short) (src2 >> 16); tmp3 = (signed long) tmp1 * (signed long) tmp2; ACC = ACC + (tmp3 << 16);</pre>

# Function

• This instruction multiplies the higher-order 16 bits of src by the higher-order 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The higher-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



# **Flag Change**

• This instruction does not affect the states of flags.

## **Instruction Format**

		Code Size	
Syntax	src	src2	(Byte)
MACHI src, src2	Rs	Rs2	3

## **Description Example**

MACHI R1, R2



DSP instruction Instruction Code

Page: 212

# MACLO

Multiply-Accumulate the low-order word Multiply-ACcumulate LOw-order word

### **Syntax**

MACLO src, src2

# Operation

signed short tmp1, tmp2; signed long long tmp3; tmp1 = (signed short) src; tmp2 = (signed short) src2; tmp3 = (signed long) tmp1 * (signed long) tmp2; ACC = ACC + (tmp3 << 16);</pre>

# Function

• This instruction multiplies the lower-order 16 bits of src by the lower-order 16 bits of src2, and adds the result to the value in the accumulator (ACC). The addition is performed with the least significant bit of the result of multiplication corresponding to bit 16 of ACC. The result of addition is stored in ACC. The lower-order 16 bits of src and the lower-order 16 bits of src2 are treated as signed integers.



# **Flag Change**

• This instruction does not affect the states of flags.

## **Instruction Format**

		Operand			
Syntax	src	src2	(Byte)		
MACLO src, src2	Rs	Rs2	3		

## **Description Example**

MACLO R1, R2



# MAX

## Syntax

MAX src, dest

## Operation

```
if ( src > dest )
  dest = src;
```

## Function

• This instruction compares src and dest as signed values and places whichever is greater in dest.

Selecting the highest value MAXimum value select

# **Flag Change**

• This instruction does not affect the states of flags.

### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
MAX src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex [*]	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex [*]	Rd	5 (memex == UB) 6 (memex != UB)

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

# **Description Example**

MAX	#10, R2
MAX	R1, R2
MAX	[R1], R2
MAX	3[R1].B, R2

Arithmetic/logic instruction Instruction Code Page: 213



# MIN

# **Syntax**

MIN src, dest

# Operation

```
if ( src < dest )
  dest = src;</pre>
```

# Function

• This instruction compares src and dest as signed values and places whichever is smaller in dest.

Selecting the lowest value MINimum value select

# **Flag Change**

• This instruction does not affect the states of flags.

### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
MIN src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex [*]	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex*	Rd	5 (memex == UB) 6 (memex != UB)

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

# **Description Example**

MIN	#10, R2
MIN	R1, R2
MIN	[R1], R2
MIN	3[R1].B, R2

Arithmetic/logic instruction Instruction Code Page: 214



# MOV

# Transferring data MOVe

# Syntax

MOV.size src, dest

# Operation

dest = src;

# Function

• This instruction transfers src to dest as listed in the following table.

src	dest	Function
Immediate value	Register	Transfers the immediate value to the register. When the immediate value is specified in less than 32 bits, it is transferred to the register after being zero-extended if specified as #UIMM and sign-extended if specified as #SIMM.
Immediate value	Memory location	Transfers the immediate value to the memory location in the specified size. When the immediate value is specified with a width in bits smaller than the specified size, it is transferred to the memory location after being zero-extended if specified as #UIMM and sign-extended if specified as #SIMM.
Register	Register	Transfers the data in the source register (src) to the destination register (dest). When the size specifier is .B, the data is transferred to the register (dest) after the byte of data in the LSB of the register (src) has been sign-extended to form a longword of data. When the size specifier is .W, the data is transferred to the register (dest) after the word of data from the LSB end of the register (src) has bee sign-extended to form a longword of data.
Register	Memory location	Transfers the data in the register to the memory location. When the size specifier is .B, the byte of data in the LSB of the register is transferred. When the size specifier is .W, the word of data from the LSB end of the register is transferred.
Memory location	Register	Transfers the data at the memory location to the register. When the size specifier is .B or .W, the data at the memory location are sign-extended to form a longword, which is transferred to the register.
Memory location	Memory location	Transfers the data with the specified size at the source memory location (src) to the specified size at the destination memory location (dest).

# Flag Change

• This instruction does not affect the states of flags.

# **Instruction Format**

		Processing	O	perand	Code Size
Syntax	Size	Size	src	dest	(Byte)
MOV.size src, dest	Store (s	hort format)			
	B/W/L	size	Rs (Rs = R0 to R7)	dsp:5[Rd] ^{*1} (Rd = R0 to R7)	2
	Load (s	hort format)			
	B/W/L	L	dsp:5[Rs] ^{*1} (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2
	Set imm	nediate value t	o register (short forma	at)	
	L	L	#UIMM:4	Rd	2



		Processing		Operand	_ Code Size
Syntax	Size	Size	src	dest	(Byte)
MOV.size src, dest			o memory locatio	· ,	
	В	В	#IMM:8	dsp:5[Rd] ^{*1} (Rd = R0 to R7)	3
	W/L	size	#UIMM:8	dsp:5[Rd] ^{*1} (Rd = R0 to R7)	3
	Set im	nediate value t	o register		
	L	L	#UIMM:8 ^{*2}	Rd	3
	L	L	#SIMM:8 ^{*2}	Rd	3
	L	L	#SIMM:16	Rd	4
	L	L	#SIMM:24	Rd	5
	L	L	#IMM:32	Rd	6
		ansfer betweer	n registers (sign e	xtension)	
	B/W	L	Rs	Rd	2
	Data tr	ansfer betweer	n registers (no sig	n extension)	
	<u>L</u>	L	Rs	Rd	2
			o memory locatio		
	В	В	#IMM:8	[Rd]	3
	В	В	#IMM:8	dsp:8[Rd] ^{*1}	4
	В	В	#IMM:8	dsp:16[Rd] ^{*1}	5
	W	W	#SIMM:8	[Rd]	3
	W	W	#SIMM:8	dsp:8[Rd] ^{*1}	4
	W	W	#SIMM:8	dsp:16[Rd] ^{*1}	5
	W	W	#IMM:16	[Rd]	4
	W	W	#IMM:16	dsp:8[Rd] ^{*1}	5
	W	W	#IMM:16	dsp:16[Rd] ^{*1}	6
	L	L	#SIMM:8	[Rd]	3
	L	L	#SIMM:8	dsp:8[Rd] ^{*1}	4
	L	L	#SIMM:8	dsp:16 [Rd] ^{*1}	5
	L	L	#SIMM:16	[Rd]	4
	L	L	#SIMM:16	dsp:8[Rd] ^{*1}	5
	L	L	#SIMM:16	dsp:16 [Rd] ^{*1}	6
	<u>L</u>	L	#SIMM:24	[Rd]	5
	L	L	#SIMM:24	dsp:8[Rd]*1	6
	<u>L</u>	L	#SIMM:24	dsp:16 [Rd] ^{*1}	7
	<u>L</u>	L	#IMM:32	[Rd]	6
	<u>L</u>	L	#IMM:32	dsp:8[Rd]*1	7
	L	L	#IMM:32	dsp:16 [Rd] ^{*1}	8
	Load				
	B/W/L		[Rs]	Rd	2
	B/W/L	L	dsp:8[Rs]*1	Rd	3
	B/W/L	L	dsp:16[Rs]*1	Rd	4
	B/W/L	L	[Ri, Rb]	Rd	3
	Store				
	B/W/L	size	Rs	[Rd]	2
	B/W/L	size	Rs	dsp:8[Rd]*1	3
	B/W/L	size	Rs	dsp:16[Rd] ^{*1}	4
	B/W/L	size	Rs	[Ri, Rb]	3



	Processing	Processing		Operand	
Syntax	Size	Size	src	dest	(Byte)
MOV.size src, dest	Data tra	ansfer betweer	memory location	S	
	B/W/L	size	[Rs]	[Rd]	2
	B/W/L	size	[Rs]	dsp:8[Rd] ^{*1}	3
	B/W/L	size	[Rs]	dsp:16[Rd] ^{*1}	4
	B/W/L	size	dsp:8[Rs] ^{*1}	[Rd]	3
	B/W/L	size	dsp:8[Rs] ^{*1}	dsp:8[Rd] ^{*1}	4
	B/W/L	size	dsp:8[Rs] ^{*1}	dsp:16[Rd] ^{*1}	5
	B/W/L	size	dsp:16[Rs] ^{*1}	[Rd]	4
	B/W/L	size	dsp:16[Rs] ^{*1}	dsp:8[Rd] ^{*1}	5
	B/W/L	size	dsp:16[Rs] ^{*1}	dsp:16[Rd] ^{*1}	6
	Store w	ith post-increm	nent ^{*3}		
	B/W/L	size	Rs	[Rd+]	3
	Store w	ith pre-decrem	ient ^{*3}		
	B/W/L	size	Rs	[–Rd]	3
	Load w	ith post-increm	ient ^{*4}		
	B/W/L	L	[Rs+]	Rd	3
	Load w	ith pre-decrem	ent ^{*4}		
	B/W/L	L	[–Rs]	Rd	3

Notes: 1. For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W, or by 4 when the specifier is .L) as the displacement value (dsp:5, dsp:8, dsp:16). With dsp:5, values from 0 to 62 (31 × 2) can be specified when the size specifier is .W, or values from 0 to 124 (31 × 4) when the specifier is .L. With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size specifier is .W, or values from 0 to 131070 (65535 × 2) can be specifier is .W, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

- 2. For values from 0 to 127, an instruction code for zero extension is always selected.
- 3. In cases of store with post-increment and store with pre-decrement, if the same register is specified for Rs and Rd, the value before updating the address is transferred as the source.
- 4. In cases of load with post-increment and load with pre-decrement, if the same register is specified for Rs and Rd, the data transferred from the memory location are saved in Rd.

## **Description Example**

MOV.L	#0, R2
MOV.L	#128:8, R2
MOV.L	#-128:8, R2
MOV.L	R1, R2
MOV.L	#0, [R2]
MOV.W	[R1], R2
MOV.W	R1, [R2]
MOV.W	[R1, R2], R3
MOV.W	R1, [R2, R3]
MOV.W	[R1], [R2]
MOV.B	R1, [R2+]
MOV.B	[R1+], R2
MOV.B	R1, [-R2]
MOV.B	[-R1], R2



# MOVU

*Transfer unsigned data* MOVe Unsigned data

# Syntax

MOVU.size src, dest

# Operation

dest = src;

# Function

• This instruction transfers src to dest as listed in the following table.

src	dest	Function
Register	Register	Transfers the byte or word of data from the LSB in the source register (src) to the destination register (dest), after zero-extension to form a longword data.
Memory location	Register	Transfers the byte or word of data at the memory location to the register, after zero-extension to form a longword data.

# **Flag Change**

• This instruction does not affect the states of flags.

## **Instruction Format**

		Processing	C	Operand	Code Size	
Syntax			src dest		(Byte)	
MOVU.size src, dest	Load (s	short format)				
	B/W	L	dsp:5[Rs] ^{*1} (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2	
	Data tra	ansfer betweer	n registers (zero exte	nsion)		
	B/W	L	Rs	Rd	2	
	Load					
	B/W	L	[Rs]	Rd	2	
	B/W	L	dsp:8[Rs] ^{*1}	Rd	3	
	B/W	L	dsp:16[Rs] ^{*1}	Rd	4	
	B/W	L	[Ri, Rb]	Rd	3	
	Load w	Load with post-increment*2				
	B/W	L	[Rs+]	Rd	3	
	Load w	vith pre-decrem	ient ^{*2}			
	B/W	L	[–Rs]	Rd	3	

Notes: 1. For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W) as the displacement value (dsp:5, dsp:8, dsp:16). With dsp:5, values from 0 to 62 (31 × 2) can be specified when the size specifier is .W. With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size specifier is .W. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size specifier is .W. The value divided by 2 will be stored in the instruction code.

2. In cases of load with post-increment and load with pre-decrement, if the same register is specified for Rs and Rd, the data transferred from the memory location are saved in Rd.

Data transfer instruction Instruction Code Page: 220

# **Description Example**

MOVU.W 2[R1], R2 MOVU.W R1, R2 MOVU.B [R1+], R2 MOVU.B [-R1], R2



# MUL

# Multiplication MULtiply

Arithmetic/logic instruction Instruction Code Page: 221

# Syntax

(1) MUL	src,	dest	
(2) MUL	src,	src2,	dest

# Operation

(1)dest	=	$\operatorname{src}$	*	dest;
(2)dest	=	src	*	<pre>src2;</pre>

# Function

- (1) This instruction multiplies src and dest and places the result in dest.
  - The calculation is performed in 32 bits and the lower-order 32 bits of the result are placed.
  - The operation result will be the same whether a singed or unsigned multiply is executed.
- (2) This instruction multiplies src and src2 and places the result in dest.
  - The calculation is performed in 32 bits and the lower-order 32 bits of the result are placed.
  - The operation result will be the same whether a singed or unsigned multiply is executed.
- Note: The accumulator (ACC) is used to perform the function. The value of ACC after executing the instruction is undefined.

# Flag Change

• This instruction does not affect the states of flags.

## **Instruction Format**

	Processing		Operand			Code Size
Syntax		•	src	src2	dest	(Byte)
(1) MUL	src, dest	L	#UIMM:4	-	Rd	2
		L	#SIMM:8	-	Rd	3
		L	#SIMM:16	-	Rd	4
		L	#SIMM:24	-	Rd	5
		L	#IMM:32	-	Rd	6
		L	Rs	-	Rd	2
		L	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		L	dsp:8[Rs].memex*	-	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:16[Rs].memex*	-	Rd	4 (memex == UB) 5 (memex != UB)	
(2) MUL	src, src2, dest	L	Rs	Rs2	Rd	3

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier .L. The value divided by 2 or 4 will be stored in the instruction code.

# **Description Example**

MUL	#10, R2
MUL	R1, R2
MUL	[R1], R2
MUL	4[R1].W, R2
MUL	R1, R2, R3


DSP instruction Instruction Code

Page: 223

# MULHI

Multiply the high-order word MULtiply HIgh-order word

## Syntax

MULHI src, src2

## Operation

```
signed short tmp1, tmp2;
signed long long tmp3;
tmp1 = (signed short) (src >> 16);
tmp2 = (signed short) (src2 >> 16);
tmp3 = (signed long) tmp1 * (signed long) tmp2;
ACC = (tmp3 << 16);</pre>
```

## Function

• This instruction multiplies the higher-order 16 bits of src by the higher-order 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 63 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0. The higher-order 16 bits of src and the higher-order 16 bits of src2 are treated as signed integers.



## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size	
Syntax	src	src2	(Byte)
MULHI src, src2	Rs	Rs2	3

## **Description Example**

MULHI R1, R2



DSP instruction Instruction Code

Page: 223

## MULLO

Multiply the low-order word MULtiply LOw-order word

### **Syntax**

MULLO src, src2

### Operation

```
signed short tmp1, tmp2;
signed long long tmp3;
tmp1 = (signed short) src;
tmp2 = (signed short) src2;
tmp3 = (signed long) tmp1 * (signed long) tmp2;
ACC = (tmp3 << 16);</pre>
```

## Function

• This instruction multiplies the lower-order 16 bits of src by the lower-order 16 bits of src2, and stores the result in the accumulator (ACC). When the result is stored, the least significant bit of the result corresponds to bit 16 of ACC, and the section corresponding to bits 63 to 48 of ACC is sign-extended. Moreover, bits 15 to 0 of ACC are cleared to 0. The lower-order 16 bits of src and the lower-order 16 bits of src2 are treated as signed integers.



## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Code Size	
Syntax	src	src2	(Byte)
MULLO src, src2	Rs	Rs2	3

## **Description Example**

MULLO R1, R2



DSP instruction

Instruction Code

Page: 224

## **MVFACHI**

Move the high-order longword from accumulator MoVe From ACcumulator High-order longword

Syntax

MVFACHI dest

#### Operation

dest = (signed long) (ACC >> 32);

#### Function

• This instruction moves the higher-order 32 bits of the accumulator (ACC) to dest.



#### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand	Code Size
Syntax	dest	(Byte)
MVFACHI dest	Rd	3

## **Description Example**

MVFACHI R1



DSP instruction

Instruction Code

Page: 224

## **MVFACMI**

Move the middle-order longword from accumulator MoVe From ACcumulator MIddle-order longword

Syntax

MVFACMI dest

#### Operation

dest = (signed long) (ACC >> 16);

#### Function

• This instruction moves the contents of bits 47 to 16 of the accumulator (ACC) to dest.



### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand	Code Size
Syntax	dest	(Byte)
MVFACMI dest	Rd	3

## **Description Example**

MVFACMI R1



Instruction Code

Page: 225

System manipulation instruction

## **MVFC**

Transfer from a control register MoVe From Control register

Syntax

MVFC src, dest

### Operation

dest = src;

### Function

- This instruction transfers src to dest.
- When the PC is specified as src, this instruction pushes its own address onto the stack.

## Flag Change

• This instruction does not affect the states of flags.

### **Instruction Format**

	Processing Operand		Operand	Code Size
Syntax	Size	src*	dest	(Byte)
MVFC src, dest	L	Rx	Rd	3

Note: * Selectable src: Registers PC, ISP, USP, INTB, PSW, BPC, BPSW, FINTV, and FPSW The FPSW is not selectable in products of the RX100 Series and RX200 Series.

## **Description Example**

MVFC USP, R1



DSP instruction

Instruction Code

Page: 225

# MVTACHI

Move the high-order longword to accumulator MoVe To ACcumulator HIgh-order longword

Syntax

MVTACHI src

### Operation

ACC = (ACC & 0000000FFFFFFFh) | ((signed long long)src << 32);

#### Function

• This instruction moves the contents of src to the higher-order 32 bits (bits 63 to 32) of the accumulator (ACC).



### **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand	Code Size
Syntax	src	(Byte)
MVTACHI src	Rs	3

## **Description Example**

MVTACHI R1



# **MVTACLO**

#### Move the low-order longword to accumulator MoVe To ACcumulator LOw-order longword

DSP instruction Instruction Code Page: 226

**Syntax** 

MVTACLO src

### Operation

ACC = (ACC & FFFFFFF0000000h) | src;

#### Function

• This instruction moves the contents of src to the lower-order 32 bits (bits 31 to 0) of the accumulator (ACC).



## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand	Code Size
Syntax	src	(Byte)
MVTACLO src	Rs	3

## **Description Example**

MVTACLO R1



#### Section 3 Instruction Descriptions

System manipulation instruction

Instruction Code

Page: 226

## **MVTC**

Transfer to a control register MoVe To Control register

Syntax

MVTC src, dest

#### Operation

dest = src;

#### Function

- This instruction transfers src to dest.
- In user mode, writing to the ISP, INTB, BPC, BPSW, and FINTV, and the IPL[3:0], PM, U, and I bits in the PSW is ignored. In supervisor mode, writing to the PM bit in the PSW is ignored.

## **Flag Change**

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: * The flag changes only when dest is the PSW.

#### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest [*]	(Byte)
MVTC src, dest	L	#SIMM:8	Rx	4
	L	#SIMM:16	Rx	5
	L	#SIMM:24	Rx	6
	L	#IMM:32	Rx	7
	L	Rs	Rx	3

Note: * Selectable dest: Registers ISP, USP, INTB, PSW, BPC, BPSW, FINTV, and FPSW Note that the PC cannot be specified as dest. The FPSW is not selectable in products of the RX100 Series and RX200 Series.

## **Description Example**

MVTC #0FFFFF000h, INTB MVTC R1, USP



Instruction Code

Page: 227

System manipulation instruction

## MVTIPL

#### Interrupt priority level setting MoVe To Interrupt Priority Level

Syntax

MVTIPL src

### Operation

IPL = src;

### Function

- This instruction transfers src to the IPL[3:0] bits in the PSW.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- The value of src is an unsigned integer in the range  $0 \le \text{src} \le 15$ .

## **Flag Change**

• This instruction does not affect the states of flags.

### **Instruction Format**

	Operand	Code Size (Byte)	
Syntax	src		
MVTIPL src	#IMM:4	3	

#### **Description Example**

MVTIPL #2

Note: The MVTIPL instruction is not available in products of the RX610 Group. Use the MVTC instruction to write interrupt priority levels to the processor interrupt-priority level (IPL[2:0]) bits in the processor status word (PSW).



Arithmetic/logic instruction

Instruction Code

Page: 228

## NEG

## Two's complementation NEGate

## Syntax

(1) NEG	dest
(2) NEG	src, dest

## Operation

(1)dest	=	-dest;
(2)dest	=	-src;

### Function

- (1) This instruction arithmetically inverts (takes the two's complement of) dest and places the result in dest.
- (2) This instruction arithmetically inverts (takes the two's complement of) src and places the result in dest.

## Flag Change

Flag	Change	Condition
С	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S		The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	<ul><li>(1) The flag is set if dest before the operation was 80000000h; otherwise it is cleared.</li><li>(2) The flag is set if src before the operation was 80000000h; otherwise it is cleared.</li></ul>

#### **Instruction Format**

		Processing	Operand		Code Size	
Syntax		Size	src	dest	(Byte)	
(1) NEG	dest	L	-	Rd	2	
(2) NEG	src, dest	L	Rs	Rd	3	

## **Description Example**

NEG	R1	
NEG	R1,	R2



## NOP

No operation No OPeration

#### Syntax

NOP

### Operation

/* No operation */

#### Function

• This instruction executes no process. The operation will be continued from the next instruction.

## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Code Size (Byte)
NOP	1

## **Description Example**

NOP

Arithmetic/logic instruction Instruction Code Page: 228



# NOT

## Logical complementation NOT

## Syntax

(1) NOT	dest	
(2) NOT	src,	dest

## Operation

(1)dest	=	~dest;
(2)dest	=	~src;

### Function

- (1) This instruction logically inverts dest and places the result in dest.
- (2) This instruction logically inverts src and places the result in dest.

## Flag Change

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

### **Instruction Format**

		Processing	Operand		Code Size	
Syntax		Size	src	dest	(Byte)	
(1) NOT	dest	L	-	Rd	2	
(2) NOT	src, dest	L	Rs	Rd	3	

## **Description Example**

NOT	R1	
NOT	R1,	R2



# OR

Logical OR OR

## Syntax

(1) OR src, dest
(2) OR src, src2, dest

## Operation

(1) dest = dest | src; (2) dest = src | src2;

#### Function

- (1) This instruction takes the logical OR of dest and src and places the result in dest.
- (2) This instruction takes the logical OR of src and src2 and places the result in dest.

## **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set if dest is 0 after the operation; otherwise it is cleared.
S		The flag is set if the MSB of dest after the operation is 1 ; otherwise it is cleared.
0	-	

#### **Instruction Format**

		Processing	Oper	Code Size		
Syntax	Size		src	src2	dest	(Byte)
(1) OR	src, dest	L	#UIMM:4	-	Rd	2
		L	#SIMM:8	-	Rd	3
		L	#SIMM:16	-	Rd	4
		L	#SIMM:24	-	Rd	5
		L	#IMM:32	-	Rd	6
		L	Rs	-	Rd	2
		L	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		L	dsp:8[Rs].memex*	-	Rd	3 (memex == UB) 4 (memex != UB)
		L	dsp:16[Rs].memex*	-	Rd	4 (memex == UB) 5 (memex != UB)
(2) OR	src, src2, dest	L	Rs	Rs2	Rd	3

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

Arithmetic/logic instruction Instruction Code Page: 230



## **Description Example**

OR	#8, R1
OR	R1, R2
OR	[R1], R2
OR	8[R1].L, R2
OR	R1, R2, R3



## POP

## Restoring data from stack to register POP data from the stack

### Syntax

POP dest

## Operation

```
tmp = *SP;
SP = SP + 4;
dest = tmp;
```

## Function

- This instruction restores data from the stack and transfers it to dest.
- The stack pointer in use is specified by the U bit in the PSW.

## Flag Change

• This instruction does not affect the states of flags.

### **Instruction Format**

	Processing	Operand	Code Size
Syntax	Size	dest	(Byte)
POP dest	L	Rd	2

## **Description Example**

POP R1

Data transfer instruction Instruction Code Page: 231



#### Section 3 Instruction Descriptions

Page: 232

## POPC

#### Syntax

POPC dest

#### Operation

```
tmp = *SP;
SP = SP + 4;
dest = tmp;
```

#### Function

- This instruction restores data from the stack and transfers it to the control register specified as dest.
- The stack pointer in use is specified by the U bit in the PSW.
- In user mode, writing to the ISP, INTB, BPC, BPSW, and FINTV, and the IPL[3:0], PM, U, and I bits in the PSW is ignored. In supervisor mode, writing to the PM bit in the PSW is ignored.

Restoring a control register POP Control register

### **Flag Change**

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: * The flag changes only when dest is the PSW.

#### **Instruction Format**

	Processing	Operand	Code Size
Syntax	Size	dest*	(Byte)
POPC dest	L	Rx	2

Note: * Selectable dest: Registers ISP, USP, INTB, PSW, BPC, BPSW, FINTV, and FPSW Note that the PC cannot be specified as dest. The FPSW is not selectable in products of the RX100 Series and RX200 Series.

## **Description Example**

POPC PSW

Data transfer instruction Instruction Code



Data transfer instruction

Instruction Code

Page: 232

## POPM

Restoring multiple registers from the stack POP Multiple registers

## Syntax

POPM dest-dest2

## Operation

```
signed char i;
for ( i = register_num(dest); i <= register_num(dest2); i++ ) {
  tmp = *SP;
  SP = SP + 4;
  register(i) = tmp;
}
```

## Function

- This instruction restores values from the stack to the block of registers in the range specified by dest and dest2.
- The range is specified by first and last register numbers. Note that the condition (first register number < last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are restored from the stack in the following order:

R15	R14	R13	R12	•••••	R2	R1

Restoration is in sequence from R1.

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing	C	perand	Code Size
Syntax	Size	dest	dest2	(Byte)
POPM dest-dest2	L	Rd (Rd = R1 to R14)	Rd2 (Rd2 = R2 to R15)	2

## **Description Example**

POPM R1-R3 POPM R4-R8



Data transfer instruction

Instruction Code

Page: 233

# PUSH

Saving data on the stack PUSH data onto the stack

### Syntax

PUSH.size src

## Operation

```
tmp = src;
SP = SP - 4 *;
*SP = tmp;
```

Note: * SP is always decremented by 4 even when the size specifier (.size) is .B or .W. The higher-order 24 and 16 bits in the respective cases (.B and .W) are undefined.

### Function

- This instruction pushes src onto the stack.
- When src is in register and the size specifier for the PUSH instruction is .B or .W, the byte or word of data from the LSB in the register are saved respectively.
- The transfer to the stack is processed in longwords. When the size specifier is .B or .W, the higher-order 24 or 16 bits are undefined respectively.
- The stack pointer in use is specified by the U bit in the PSW.

## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Processing	Operand	Code Size
Syntax	Size	Size	src	(Byte)
PUSH.size src	B/W/L	L	Rs	2
	B/W/L	L	[Rs]	2
	B/W/L	L	dsp:8[Rs] [*]	3
	B/W/L	L	dsp:16[Rs] [*]	4

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size specifier is .W, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size specifier is .W, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

## **Description Example**

PUSH.B R1 PUSH.L [R1]



# PUSHC

#### Syntax

PUSHC src

#### Operation

```
tmp = src;
SP = SP - 4;
*SP = tmp;
```

#### Function

- This instruction pushes the control register specified by src onto the stack.
- The stack pointer in use is specified by the U bit in the PSW.
- When the PC is specified as src, this instruction pushes its own address onto the stack.

Saving a control register PUSH Control register

## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing	Operand	Code Size
Syntax	Size	SrC*	(Byte)
PUSHC src	L	Rx	2

Note: * Selectable src: Registers PC, ISP, USP, INTB, PSW, BPC, BPSW, FINTV, and FPSW The FPSW is not selectable in products of the RX100 Series and RX200 Series.

## **Description Example**

PUSHC PSW

Data transfer instruction Instruction Code Page: 234



Data transfer instruction

Instruction Code

Page: 234

## PUSHM

Saving multiple registers PUSH Multiple registers

### Syntax

PUSHM src-src2

## Operation

```
signed char i;
for ( i = register_num(src2); i >= register_num(src); i-- ) {
  tmp = register(i);
  SP = SP - 4;
  *SP = tmp;
}
```

## Function

- This instruction saves values to the stack from the block of registers in the range specified by src and src2.
- The range is specified by first and last register numbers. Note that the condition (first register number < last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are saved in the stack in the following order:

|--|

Saving is in sequence from R15.

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing	0	perand	Code Size
Syntax	Size	src	src2	(Byte)
PUSHM src-src2	L	Rs (Rs = R1 to R14)	Rs2 (Rs2 = R2 to R15)	2

## **Description Example**

PUSHM R1-R3 PUSHM R4-R8



DSP instruction Instruction Code

Page: 235

# RACW

Round the accumulator word Round ACcumulator Word

### Syntax

RACW src

## Operation

signed long long tmp; tmp = (signed long long) ACC << src; tmp = tmp + 00000008000000h; if (tmp > (signed long long) 00007FFF0000000h) ACC = 00007FFF0000000h; else if (tmp < (signed long long) FFFF80000000000h) ACC = FFFF80000000000h; else ACC = tmp & FFFFFFF00000000h;

## Function

• This instruction rounds the value of the accumulator into a word and stores the result in the accumulator.

b63	b48 b47	b32 b31	b16 b15	b0
		ACC	1	
	RACW instru	uction		
b63				b0
S	ign Da	ata	0	

• The RACW instruction is executed according to the following procedures.

Processing 1: The value of the accumulator is shifted to the left by one or two bits as specified by src.





#### Processing 2:

The value of the accumulator changes according to the value of 64 bits after the contents have been shifted to the left by one or two bits.



## **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand	Code Size
Syntax	src	(Byte)
RACW src	#IMM:1 *	3
	(IMM:1 = 1 or 2)	

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter 1 or 2 as the immediate (IMM:1). As the instruction code, the value minus 1 will be stored.

## **Description Example**

RACW #1 RACW #2



## REVL

#### Syntax

REVL src, dest

#### Operation

Rd = { Rs[7:0], Rs[15:8], Rs[23:16], Rs[31:24] }

#### Function

• This instruction converts the endian byte order within a 32-bit datum, which is specified by src, and saves the result in dest.

Endian conversion REVerse Longword data

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Operand		Code Size
Syntax	src	dest	(Byte)
REVL src, dest	Rs	Rd	3

#### **Description Example**

REVL R1, R2



#### Section 3 Instruction Descriptions

## REVW

Endian conversion REVerse Word data

#### Syntax

REVW src, dest

#### Operation

Rd = { Rs[23:16], Rs[31:24], Rs[7:0], Rs[15:8] }

#### Function

• This instruction converts the endian byte order within the higher- and lower-order 16-bit data, which are specified by src, and saves the result in dest.

### Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Operand		Code Size
Syntax		src	dest	(Byte)
REVW	src, dest	Rs	Rd	3

#### **Description Example**

REVW R1, R2



Arithmetic/logic instruction

Instruction Code

Page: 236

## **RMPA**

*Multiply-and-accumulate operation* Repeated MultiPly and Accumulate

### Syntax

RMPA.size

## Operation

```
while ( R3 != 0 ) {
  R6:R5:R4 = R6:R5:R4 + *R1 * *R2;
  R1 = R1 + n;
  R2 = R2 + n;
  R3 = R3 - 1;
}
```

Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

2. When the size specifier (.size) is .B, .W, or .L, n is 1, 2, or 4, respectively.

## Function

- This instruction performs a multiply-and-accumulate operation with the multiplicand addresses specified by R1, the multiplier addresses specified by R2, and the number of multiply-and-accumulate operations specified by R3. The operands and result are handled as signed values, and the result is placed in R6:R5:R4 as an 80-bit datum. Note that the higher-order 16 bits of R6 are set to the value obtained by sign-extending the lower-order 16 bits of R6.
- The greatest value that is specifiable in R3 is 00010000h.



- The data in R1 and R2 are undefined when instruction execution is completed.
- Specify the initial value in R6:R5:R4 before executing the instruction. Furthermore, be sure to set R6 to FFFFFFFh when R5:R4 is negative or to 00000000h if R5:R4 is positive.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, R4, R5, R6, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.
- In execution of the instruction, the data may be prefetched from the multiplicand addresses specified by R1 and the multiplier addresses specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.

Note: The accumulator (ACC) is used to perform the function. The value of ACC after executing the instruction is undefined.



## Flag Change

Flag	Change	Condition
С	-	
Z	-	
S	$\checkmark$	The flag is set if the MSB of R6 is 1; otherwise it is cleared.
0		The flag is set if the R6:R5:R4 data is greater than $2^{63}$ –1 or smaller than – $2^{63}$ ; otherwise it is cleared.

## **Instruction Format**

		Processing	Code Size
Syntax	Size	Size	(Byte)
RMPA.size	B/W/L	size	2

## **Description Example**

RMPA.W



# ROLC

Rotation with carry to left ROtate Left with Carry

> Arithmetic/logic instruction Instruction Code Page: 237

### Syntax

ROLC dest

## Operation

```
dest <<= 1;
if ( C == 0 ) { dest &= FFFFFFFeh; }
else { dest |= 00000001h; }
```

#### Function

• This instruction treats dest and the C flag as a unit, rotating the whole one bit to the left.

MSB	dest	LSB 🗲 🗕	- C

## **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

	Processing	Operand	Code Size
Syntax	Size	dest	(Byte)
ROLC dest	L	Rd	2

## **Description Example**

ROLC R1



# RORC

Rotation with carry to right ROtate Right with Carry

> Arithmetic/logic instruction Instruction Code Page: 237

### Syntax

RORC dest

## Operation

```
dest >>= 1;
if ( C == 0 ) { dest &= 7FFFFFFF; }
else { dest |= 80000000h; }
```

#### Function

• This instruction treats dest and the C flag as a unit, rotating the whole one bit to the right.

→MSB	dest	LSB –	► C

## **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

	Processing	Operand	Code Size
Syntax	Size	dest	(Byte)
RORC dest	L	Rd	2

#### **Description Example**

RORC R1



Arithmetic/logic instruction

Instruction Code

Page: 238

# ROTL

### Rotation to left ROTate Left

#### Syntax

ROTL src, dest

## Operation

```
unsigned long tmp0, tmp1;
tmp0 = src & 31;
tmp1 = dest << tmp0;
dest = (( unsigned long ) dest >> ( 32 - tmp0 )) | tmp1;
```

#### Function

- This instruction rotates dest leftward by the number of bit positions specified by src and saves the value in dest. Bits overflowing from the MSB are transferred to the LSB and to the C flag.
- src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .
- When src is in register, only five bits in the LSB are valid.

C ◀	MSB	dest	LSB 🗲

## **Flag Change**

Г

Flag	Change	Condition
С	$\checkmark$	After the operation, this flag will have the same LSB value as dest. In addition, when src is 0, this flag will have the same LSB value as dest.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
ROTL src, dest	L	#IMM:5	Rd	3
	L	Rs	Rd	3

## **Description Example**

ROTL #1, R1 ROTL R1, R2



Arithmetic/logic instruction

Instruction Code

Page: 238

# ROTR

Rotation to right ROTate Right

### Syntax

ROTR src, dest

### Operation

```
unsigned long tmp0, tmp1;
tmp0 = src & 31;
tmp1 = ( unsigned long ) dest >> tmp0;
dest = ( dest << ( 32 - tmp0 )) | tmp1;</pre>
```

#### Function

- This instruction rotates dest rightward by the number of bit positions specified by src and saves the value in dest. Bits overflowing from the LSB are transferred to the MSB and to the C flag.
- src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .
- When src is in register, only five bits in the LSB are valid.

MSB	dest	LSB-	└→ C

### **Flag Change**

Flag	Change	Condition
С		After the operation, this flag will have the same MSB value as dest. In addition, when src is 0, this flag will have the same MSB value as dest.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1 ; otherwise it is cleared.
0	-	

#### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
ROTR src, dest	L	#IMM:5	Rd	3
	L	Rs	Rd	3

#### **Description Example**

ROTR #1, R1 ROTR R1, R2



Products of the RX100 Series and RX200 Series do not support the ROUND instruction.

ROUND

Conversion from floating-point to integer ROUND floating-point to integer

### Syntax

ROUND src, dest

Floating-point operation instruction Instruction Code Page: 239

## Operation

dest = ( signed long ) src;

#### Function

• This instruction converts the single-precision floating-point number stored in src into a signed longword (32-bit) integer and places the result in dest. The result is rounded according to the setting of the RM[1:0] bits in the FPSW.

Bits RM[1:0]	Rounding Mode
00b	Round to the nearest value
01b	Round towards 0
10b	Round towards + $\infty$
11b	Round towards $-\infty$

### **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is 0; otherwise it is cleared.
S		The flag is set if the sign bit (bit 31) of the result of the operation is 1; otherwise it is cleared.
0	-	
CV		The flag is set if an invalid operation exception is generated; otherwise it is cleared.
CO		The value of the flag is always 0.
CZ		The value of the flag is always 0.
CU		The value of the flag is always 0.
CX		The flag is set if an inexact exception is generated; otherwise it is cleared.
CE		The flag is set if an unimplemented processing exception is generated; otherwise it is cleared.
FV		The flag is set if an invalid operation exception is generated; otherwise it does not change.
FO	-	
FZ	-	
FU	-	
FX	$\checkmark$	The flag is set if an inexact exception is generated; otherwise it does not change.

Note: The FX and FV flags do not change if any of the exception enable bits EX and EV is 1. The S and Z flags do not change when an exception is generated.



#### **Instruction Format**

	Processing		Operand	Code Size
Syntax	Size	src	dest	(Byte)
ROUND src, dest	L	Rs	Rd	3
	L	[Rs].L	Rd	3
	L	dsp:8[Rs].L [*]	Rd	4
	L	dsp:16[Rs].L [*]	Rd	5

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

### **Possible Exceptions**

Unimplemented processing Invalid operation Inexact

### **Description Example**

ROUND R1, R2 ROUND [R1], R2

### **Supplementary Description**

• The following tables show the correspondences between src and dest values and the results of operations when DN = 0 and DN = 1.

#### When DN = 0

src Value (exponent is shown without bias)		dest	Exception	
src ≥ 0	+∞	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
	127 ≥ Exponent ≥ 31	Other cases: 7FFFFFFh		
	30 ≥ Exponent ≥ –126	00000000h to 7FFFF80h	None ^{*1}	
	+Denormalized number	No change	Unimplemented processing exception	
	+0	0000000h	None	
src < 0	-0	_		
	–Denormalized number	No change	Unimplemented processing exception	
	30 ≥ Exponent ≥ –126	00000000h to 80000080h	None ^{*1}	
	127 ≥ Exponent ≥ 31	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception*2	
NaN	QNaN	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
		Other cases:		
	SNaN	Sign bit = 0: 7FFFFFFh		
		Sign bit = 1: 80000000h		

Notes: 1. An inexact exception occurs when the result is rounded.

2. No invalid operation exception occurs when src = CF000000h.

#### When DN = 1

src Value (exponent is shown without bias)		dest	Exception	
src ≥ 0	+∞	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
	$127 \ge Exponent \ge 31$	Other cases: 7FFFFFFh		
	30 ≥ Exponent ≥ –126	00000000h to 7FFFF80h	None ^{*1}	
	+0, +Denormalized number	0000000h	None	
src < 0	-0, -Denormalized number	_		
	30 ≥ Exponent ≥ –126	0000000h to 8000080h	None ^{*1}	
	127 ≥ Exponent ≥ 31	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception ^{*2}	
	<u>~~</u>	Other cases: 80000000h		
NaN	QNaN	When an invalid operation exception is generated with the EV bit = 1: No change	Invalid operation exception	
		Other cases:		
	SNaN	Sign bit = 0: 7FFFFFFh		
		Sign bit = 1: 8000000h		

Notes: 1. An inexact exception occurs when the result is rounded.

2. No invalid operation exception occurs when src = CF000000h.



# RTE

Return from the exception ReTurn from Exception

> System manipulation instruction Instruction Code Page: 239

## Syntax

RTE

## Operation

```
PC = *SP;
SP = SP + 4;
tmp = *SP;
SP = SP + 4;
PSW = tmp;
```

## Function

- This instruction returns execution from the exception handling routine by restoring the PC and PSW contents that were preserved when the exception was accepted.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- If returning is accompanied by a transition to user mode, the U bit in the PSW becomes 1.

## **Flag Change**

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: * The flags become the corresponding values on the stack.

#### **Instruction Format**

Syntax	Code Size (Byte)
RTE	2

#### **Description Example**

RTE



#### Section 3 Instruction Descriptions

System manipulation instruction

Instruction Code

Page: 240

## RTFI

Return from the fast interrupt ReTurn from Fast Interrupt

Syntax

RTFI

### Operation

PSW = BPSW; PC = BPC;

#### Function

- This instruction returns execution from the fast-interrupt handler by restoring the PC and PSW contents that were saved in the BPC and BPSW when the fast interrupt request was accepted.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- If returning is accompanied by a transition to user mode, the U bit in the PSW becomes 1.
- The data in the BPC and BPSW are undefined when instruction execution is completed.

## **Flag Change**

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: * The flags become the corresponding values from the BPSW.

#### **Instruction Format**

Syntax	Code Size (Byte)	
RTFI	2	

#### **Description Example**

RTFI



# RTS

Returning from a subroutine ReTurn from Subroutine

### **Syntax**

RTS

## Operation

PC = *SP; SP = SP + 4;

### Function

• This instruction returns the flow of execution from a subroutine.

## Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Code Size (Byte)
RTS	1

## **Description Example**

RTS

Branch instruction Instruction Code Page: 240


# RTSD

Releasing stack frame and returning from subroutine ReTurn from Subroutine and Deallocate stack frame

Branch instruction Instruction Code Page: 240

# Syntax

```
(1) RTSD src
(2) RTSD src, dest-dest2
```

# Operation

```
(1) SP = SP + src;
    PC = *SP;
    SP = SP + 4;
(2) signed char i;
    SP = SP + ( src - ( register_num(dest2) - register_num(dest) +1 ) * 4 );
    for ( i = register_num(dest); i <= register_num(dest2); i++ ) {
        tmp = *SP;
        SP = SP + 4;
        register(i) = tmp;
    }
    PC = *SP;
    SP = SP + 4;
```

### Function

- (1) This instruction returns the flow of execution from a subroutine after deallocating the stack frame for the subroutine.
  - Specify src to be the size of the stack frame (auto conversion area).





- (2) This instruction returns the flow of execution from a subroutine after deallocating the stack frame for the subroutine and also restoring register values from the stack area.
  - Specify src to be the total size of the stack frame (auto conversion area and register restore area).



- This instruction restores values for the block of registers in the range specified by dest and dest2 from the stack.
- The range is specified by first and last register numbers. Note that the condition (first register number ≤ last register number) must be satisfied.
- R0 cannot be specified.
- The stack pointer in use is specified by the U bit in the PSW.
- Registers are restored from the stack in the following order:



Restoration is in sequence from R1.

# Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

			Operand		
Syntax		src	dest	dest2	(Byte)
(1) RTSD	SIC	#UIMM:8 [*]	_	-	2
(2) RTSD	src, dest-dest2	#UIMM:8 [*]	Rd (Rd=R1 to R15)	Rd2 (Rd2=R1 to R15)	3

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 4) as the immediate value. With UIMM:8, values from 0 to 1020 (255 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

# **Description Example**

RTSD #4 RTSD #16, R5-R7



# SAT

### Syntax

SAT dest

### Operation

```
if ( O == 1 && S == 1 )
    dest = 7FFFFFFh;
else if ( O == 1 && S == 0 )
    dest = 80000000h;
```

### Function

- This instruction performs a 32-bit signed saturation operation.
- When the O flag is 1 and the S flag is 1, the result of the operation is 7FFFFFFh and it is placed in dest. When the O flag is 1 and the S flag is 0, the result of the operation is 80000000h and it is placed in dest. In other cases, the dest value does not change.

# **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing	Operand	Code Size	
Syntax	Size	dest	(Byte)	
SAT dest	L	Rd	2	

# **Description Example**

SAT R1

Arithmetic/logic instruction Instruction Code Page: 241



# SATR

Saturation of signed 64-bit data for RMPA SATuRate signed 64-bit data for RMPA

> Arithmetic/logic instruction Instruction Code Page: 241

# Syntax

SATR

# Operation

# Function

- This instruction performs a 64-bit signed saturation operation.
- When the O flag is 1 and the S flag is 0, the result of the operation is 00000007FFFFFFFFFFFFFFFFFF and it is placed in R6:R5:R4. When the O flag is 1 and the S flag is 1, the result of the operation is FFFFFFFF8000000000000000 and it is place in R6:R5:R4. In other cases, the R6:R5:R4 value does not change.

# **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Code Size (Byte)	
SATR	2	

#### **Description Example**

SATR



Arithmetic/logic instruction

Instruction Code

Page: 242

# SBB

#### Subtraction with borrow SuBtract with Borrow

### Syntax

SBB src, dest

### Operation

dest = dest - src - !C;

# Function

• This instruction subtracts src and the inverse of the C flag (borrow) from dest and places the result in dest.

### **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if an unsigned operation produces no overflow; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	$\checkmark$	The flag is set if a signed operation produces an overflow; otherwise it is cleared.

#### **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
SBB src, dest	L	Rs	Rd	3
	L	[Rs].L	Rd	4
	L	dsp:8[Rs].L*	Rd	5
	L	dsp:16[Rs].L [*]	Rd	6

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 4) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 1020 (255 × 4) can be specified; with dsp:16, values from 0 to 262140 (65535 × 4) can be specified. The value divided by 4 will be stored in the instruction code.

SBB	R1, R2	
SBB	[R1], R	2



Data transfer instruction

**SCCnd** 

Instruction Code

Page: 243

# SCCnd

#### Syntax

SCCnd.size dest

### Operation

```
if ( Cnd )
    dest = 1;
else
    dest = 0;
```

#### Function

• This instruction moves the truth-value of the condition specified by *Cnd* to dest; that is, 1 or 0 is stored to dest if the condition is true or false, respectively.

Condition setting Store Condition Conditionally

• The following table lists the types of SCCnd.

SCCnd		Condition	Expression	SCCnd	1	Condition	Expression
SCGEU, SCC	C == 1	Equal to or greater than/ C flag is 1	≤	SCLTU SCNC	C == 0	Less than/ C flag is 0	>
SCEQ, SCZ	Z == 1	Equal to/ Z flag is 1	=	SCNE, SCNZ	Z == 0	Not equal to/ Z flag is 0	¥
SCGTU	(C & ~Z) == 1	Greater than	<	SCLEU	(C & ~Z) == 0	Equal to or less than	≥
SCPZ	S == 0	Positive or zero	0 ≤	SCN	S == 1	Negative	0 >
SCGE	(S ^ O) == 0	Equal to or greater than as signed integer	≤	SCLE	((S ^ O)   Z) == 1	Equal to or less than as signed integer	2
SCGT	((S ^ O)   Z) == 0	Greater than as signed integer	<	SCLT	(S ^ O) == 1	Less than as signed integer	>
SCO	O == 1	O flag is 1		SCNO	O == 0	O flag is 0	

# **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

		Processing	Operand	Code Size	
Syntax	Size Size		dest	(Byte)	
SCCnd.size dest	L	L	Rd	3	
	B/W/L	size	[Rd]	3	
	B/W/L	size	dsp:8[Rd] [*]	4	
	B/W/L	size	dsp:16[Rd] [*]	5	

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size specifier is .W, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size specifier is .W, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.



# **Description Example**

SCC.L R2 SCNE.W [R2]



String manipulation instruction

Instruction Code

Page: 243

# SCMPU

String comparison String CoMPare Until not equal

#### Syntax

SCMPU

### Operation

```
unsigned char *R2, *R1, tmp0, tmp1;
unsigned long R3;
while ( R3 != 0 ) {
   tmp0 = *R1++;
   tmp1 = *R2++;
   R3--;
   if ( tmp0 != tmp1 || tmp0 == '\0' ) {
      break;
   }
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

# Function

- This instruction compares strings in successively higher addresses specified by R1, which indicates the source address for comparision, and R2, which indicates the destination address for comparision, until the values do not match or the null character "\0" (= 00h) is detected, with the number of bytes specified by R3 as the upper limit.
- In execution of the instruction, the data may be prefetched from the source address for comparison specified by R1 and the destination address for comparison specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The contents of R1 and R2 are undefined upon completion of the instruction.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

# **Flag Change**

Flag	Change	Condition
С	$\checkmark$	This flag is set if the operation of $(*R1 - *R2)$ as unsigned integers produces a value greater than or equal to 0; otherwise it is cleared.
Z	$\checkmark$	This flag is set if the two strings have matched; otherwise it is cleared.
S	-	
0	-	

#### **Instruction Format**

Syntax	Processing Size	Code Size (Byte)
SCMPU	В	2

#### **Description Example**

SCMPU



#### Section 3 Instruction Descriptions

# SETPSW

### Setting a flag or bit in the PSW SET flag of PSW

**Syntax** 

SETPSW dest

#### Operation

dest = 1;

#### Function

- This instruction clears the O, S, Z, or C flag, which is specified by dest, or the U or I bit.
- In user mode, writing to the U or I bit in the PSW will be ignored. In supervisor mode, all flags and bits can be written to.

# **Flag Change**

Flag	Change	Condition
С	*	
Z	*	
S	*	
0	*	

Note: * The specified flag is set to 1.

#### **Instruction Format**

	Operand	Code Size	
Syntax	dest	(Byte)	
SETPSW dest	flag	2	

#### **Description Example**

SETPSW C SETPSW Z System manipulation instruction Instruction Code Page: 244



#### Section 3 Instruction Descriptions

# SHAR

Arithmetic shift to the right SHift Arithmetic Right

> Arithmetic/logic instruction Instruction Code Page: 245

### Syntax

```
(1) SHAR src, dest(2) SHAR src, src2, dest
```

#### Operation

```
(1)dest = ( signed long ) dest >> ( src & 31 );
(2)dest = ( signed long ) src2 >> ( src & 31 );
```

#### Function

- (1) This instruction arithmetically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned in the range of  $0 \le \operatorname{src} \le 31$ .
  - When src is in register, only five bits in the LSB are valid.
- (2) After this instruction transfers src2 to dest, it arithmetically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .

MSB	dest	LSB → C

# **Flag Change**

Flag	Change	Condition
С		The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag is also cleared.
Z		The flag is set if dest is 0 after the operation; otherwise it is cleared.
S		The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0		The flag is cleared to 0.

#### **Instruction Format**

	Processi	ng	Operand		Code Size	
Syntax	Size	src	src2	dest	(Byte)	
(1) SHAR src, dest	L	#IMM:5	-	Rd	2	
	L	Rs	-	Rd	3	
(2) SHAR src, src2,	dest L	#IMM:5	Rs	Rd	3	

SHAR	#3,	R2	
SHAR	R1,	R2	
SHAR	#3,	R1,	R2



# SHLL

Logical and arithmetic shift to the left SHift Logical and arithmetic Left

> Arithmetic/logic instruction Instruction Code Page: 246

# Syntax

(1) SHLL	src,	dest	
(2) SHLL	src,	src2,	dest

### Operation

(1)dest = dest << ( src & 31 ); (2)dest = src2 << ( src & 31 );</pre>

#### Function

- (1) This instruction arithmetically shifts dest to the left by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the MSB are transferred to the C flag.
  - When src is in register, only five bits in the LSB are valid.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .
- (2) After this instruction transfers src2 to dest, it arithmetically shifts dest to the left by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the MSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .

C MSB dest LS	3B ← 0
---------------	--------

#### **Flag Change**

Flag	Change	Condition
С		The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag is also cleared.
Z		The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	V	This bit is cleared to 0 when the MSB of the result of the operation is equal to all bit values that have been shifted out (i.e. the shift operation has not changed the sign); otherwise it is set to 1. However, when scr is 0, this flag is also cleared.

#### **Instruction Format**

	Processing	Operand			Code Size
Syntax	Size	src	src2	dest	(Byte)
(1) SHLL src, dest	L	#IMM:5	-	Rd	2
	L	Rs	-	Rd	3
(2) SHLL src, src2, dest	L	#IMM:5	Rs	Rd	3

SHLL	#3,	R2	
SHLL	R1,	R2	
SHLL	#3,	R1,	R2



# SHLR

Logical shift to the right SHift Logical Right

Syntax

Arithmetic/logic instruction Instruction Code Page: 247

```
(1) SHLR src, dest(2) SHLR src, src2, dest
```

### Operation

(1)dest = ( unsigned long ) dest >> ( src & 31 ); (2)dest = ( unsigned long ) src2 >> ( src & 31 );

### Function

- (1) This instruction logically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \operatorname{src} \le 31$ .
  - When src is in register, only five bits in the LSB are valid.
- (2) After this instruction transfers src2 to dest, it logically shifts dest to the right by the number of bit positions specified by src and saves the value in dest.
  - Bits overflowing from the LSB are transferred to the C flag.
  - src is an unsigned integer in the range of  $0 \le \text{src} \le 31$ .

0 ->MSB dest LSB-	≯	С	1
-------------------	---	---	---

#### **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if the shifted-out bit is 1; otherwise it is cleared. However, when src is 0, this flag is also cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

		Processing	Operand		Code Size	
Syntax		Size	src	src2	dest	(Byte)
(1) SHLR	src, dest	L	#IMM:5	-	Rd	2
		L	Rs	-	Rd	3
(2) SHLR	src, src2, dest	L	#IMM:5	Rs	Rd	3

SHLR	#3,	R2	
SHLR	R1,	R2	
SHLR	#3,	R1,	R2



# SMOVB

# Syntax

SMOVB

### Operation

```
unsigned char *R1, *R2;
unsigned long R3;
while ( R3 != 0 ) {
 *R1-- = *R2--;
 R3 = R3 - 1;
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

# Function

• This instruction transfers a string consisting of the number of bytes specified by R3 from the source address specified by R2 to the destination address specified by R1, with transfer proceeding in the direction of decreasing addresses.

Transferring a string backward Strings MOVe Backward

- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- On completion of instruction execution, R1 and R2 indicate the next addresses in sequence from those for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

# Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Processing Size	Code Size (Byte)
SMOVB	В	2

#### **Description Example**

SMOVB

String manipulation instruction Instruction Code Page: 248



# SMOVF

#### Syntax

SMOVF

### Operation

```
unsigned char *R1, *R2;
unsigned long R3;
while ( R3 != 0 ) {
  *R1++ = *R2++;
  R3 = R3 - 1;
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

### Function

• This instruction transfers a string consisting of the number of bytes specified by R3 from the source address specified by R2 to the destination address specified by R1, with transfer proceeding in the direction of increasing addresses.

Transferring a string forward Strings MOVe Forward

- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- On completion of instruction execution, R1 and R2 indicate the next addresses in sequence from those for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

# Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Processing Size	Code Size (Byte)
SMOVF	В	2

#### **Description Example**

SMOVF

String manipulation instruction Instruction Code Page: 248



String manipulation instruction

Instruction Code

Page: 248

# SMOVU

#### Transferring a string Strings MOVe while Unequal to zero

#### **Syntax**

SMOVU

# Operation

```
unsigned char *R1, *R2, tmp;
unsigned long R3;
while ( R3 != 0 ) {
  tmp = *R2++;
  *R1++ = tmp;
  R3--;
  if ( tmp == '\0' ) {
     break;
  }
}
```

Note: If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

# Function

- This instruction transfers strings successively from the source address specified by R2 to the higher destination addresses specified by R1 until the null character "\0" (= 00h) is detected, with the number of bytes specified by R3 as the upper limit. String transfer is completed after the null character has been transferred.
- In execution of the instruction, data may be prefetched from the source address specified by R2, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- The destination address specified by R1 should not be included in the range of data to be prefetched, which starts from the source address specified by R2.
- The contents of R1 and R2 are undefined upon completion of the instruction.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

# Flag Change

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Processing Size	Code Size (Byte)
SMOVU	В	2

# **Description Example**

SMOVU



# SSTR

Storing a string String SToRe

> String manipulation instruction Instruction Code Page: 249

# Syntax

SSTR.size

# Operation

```
unsigned { char | short | long } *R1, R2;
unsigned long R3;
while ( R3 != 0 ) {
 *R1++ = R2;
 R3 = R3 - 1;
}
```

- Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.
  - 2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for .L.
  - 3. R2: How much of the value in R2 is stored depends on the size specifier (.size): the byte from the LSB end of R2 is stored for .B, the word from the LSB end of R2 is stored for .W, and the longword in R2 is stored for .L.

# Function

- This instruction stores the contents of R2 successively proceeding in the direction of increasing addresses specified by R1 up to the number specified by R3.
- On completion of instruction execution, R1 indicates the next address in sequence from that for the last transfer.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

# Flag Change

• This instruction does not affect the states of flags.

# **Instruction Format**

Syntax	Size	Processing Size	Code Size (Byte)
SSTR.size	B/W/L	size	2

# **Description Example**

SSTR.W



#### Section 3 Instruction Descriptions

# STNZ

# Syntax

STNZ src, dest

### Operation

```
if ( Z == 0 )
dest = src;
```

#### Function

• This instruction moves src to dest when the Z flag is 0. dest does not change when the Z flag is 1.

# **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

	Processing		Operand	Code Size
Syntax	Size	src	dest	(Byte)
STNZ src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7

*Transfer with condition* STore on Not Zero

#### **Description Example**

STNZ #1, R2

Data transfer instruction Instruction Code Page: 249



# STZ

# Syntax

STZ src, dest

# Operation

```
if ( Z == 1 )
dest = src;
```

# Function

• This instruction moves src to dest when the Z flag is 1. dest does not change when the Z flag is 0.

# Flag Change

• This instruction does not affect the states of flags.

### **Instruction Format**

	Processing		Operand	Code Size
Syntax	Size	src	dest	(Byte)
STZ src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7

Transfer with condition STore on Zero

# **Description Example**

STZ #1, R2

Data transfer instruction Instruction Code Page: 250



# SUB

# Subtraction without borrow SUBtract

Syntax

(1) SUB	src,	dest	
(2) SUB	src,	src2,	dest

# Operation

(1)dest = dest - src; (2)dest = src2 - src;

#### **Function**

- (1) This instruction subtracts src from dest and places the result in dest.
- (2) This instruction subtracts src from src2 and places the result in dest.

# **Flag Change**

Flag	Change	Condition
С	$\checkmark$	The flag is set if an unsigned operation produces no overflow; otherwise it is cleared.
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1; otherwise it is cleared.
0		The flag is set if a signed operation produces an overflow; otherwise it is cleared.

#### **Instruction Format**

		Processing	Operand			Code Size
Syntax		Size	src	src2	dest	(Byte)
(1) SUB	src, dest	L	#UIMM:4	-	Rd	2
		L	Rs	-	Rd	2
		L	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		L	dsp:8[Rs].memex*	-	Rd	3 (memex == UB) 4 (memex != UB)
		L	dsp:16[Rs].memex [*]	-	Rd	4 (memex == UB) 5 (memex != UB)
(2) SUB	src, src2, dest	L	Rs	Rs2	Rd	3

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

SUB	#15, R2
SUB	R1, R2
SUB	[R1], R2
SUB	1[R1].B, R2
SUB	R1, R2, R3



String manipulation instruction

Instruction Code

Page: 252

# SUNTIL

Searching for a string Search UNTIL equal string

Syntax

SUNTIL.size

# Operation

```
unsigned { char | short | long } *R1;
unsigned long R2, R3, tmp;
while ( R3 != 0 ) {
  tmp = ( unsigned long ) *R1++;
  R3--;
  if ( tmp == R2 ) {
     break;
  }
}
```

Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.

2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for .L.

# Function

- This instruction searches a string for comparison from the first address specified by R1 for a match with the value specified in R2, with the search proceeding in the direction of increasing addresses and the number specified by R3 as the upper limit on the number of comparisons. When the size specifier (.size) is .B or .W, the byte or word data on the memory is compared with the value in R2 after being zero-extended to form a longword of data.
- In execution of the instruction, data may be prefetched from the destination address for comparison specified by R1, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- Flags change according to the results of the operation "*R1 R2".
- The value in R1 upon completion of instruction execution indicates the next address where the data matched. Unless there was a match within the limit, the value in R1 is the next address in sequence from that for the last comparison.
- The value in R3 on completion of instruction execution is the initial value minus the number of comparisons.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

# **Flag Change**

Flag	Change	Condition
С		The flag is set if a comparison operation as unsigned integers results in any value equal to or greater than 0; otherwise it is cleared.
Z		The flag is set if matched data is found; otherwise it is cleared.
S	-	
0	-	



### **Instruction Format**

Syntax	Size	Processing Size	Code Size (Byte)
SUNTIL.size	B/W/L	L	2

# **Description Example**

SUNTIL.W



# SWHILE

#### Searching for a string Search WHILE unequal string

Syntax

String manipulation instruction Instruction Code Page: 252

SWHILE.size

# Operation

```
unsigned { char | short | long } *R1;
unsigned long R2, R3, tmp;
while ( R3 != 0 ) {
   tmp = ( unsigned long ) *R1++;
   R3--;
   if ( tmp != R2 ) {
      break;
   }
}
```

- Notes: 1. If this instruction is executed with R3 set to 0, it is ignored and has no effect on registers and flags.
  - 2. R1++: Incrementation is by the value corresponding to the size specifier (.size), i.e. by 1 for .B, 2 for .W, and 4 for .L.

# Function

- This instruction searches a string for comparison from the first address specified by R1 for an unmatch with the value specified in R2, with the search proceeding in the direction of increasing addresses and the number specified by R3 as the upper limit on the number of comparisons. When the size specifier (.size) is. B or .W, the byte or word data on the memory is compared with the value in R2 after being zero-extended to form a longword of data.
- In execution of the instruction, data may be prefetched from the destination address for comparison specified by R1, with R3 as the upper limit. For details of the data size to be prefetched, refer to the hardware manual of each product.
- Flags change according to the results of the operation "*R1 R2".
- The value in R1 upon completion of instruction execution indicates the next addresses where the data did not match. If all the data contents match, the value in R1 is the next address in sequence from that for the last comparison.
- The value in R3 on completion of instruction execution is the initial value minus the number of comparisons.
- An interrupt request during execution of this instruction will be accepted, so processing of the instruction will be suspended. That is, execution of the instruction will continue on return from the interrupt processing routine. However, be sure to save the contents of the R1, R2, R3, and PSW when an interrupt is generated and restore them when execution is returned from the interrupt routine.

# **Flag Change**

Flag	Change	Condition
С		The flag is set if a comparison operation as unsigned integers results in any value equal to or greater than 0; otherwise it is cleared.
Z		The flag is set if all the data contents match; otherwise it is cleared.
S	-	
0	-	



# **Instruction Format**

Syntax	Size	Processing Size	Code Size (Byte)
SWHILE.size	B/W/L	L	2

# **Description Example**

SWHILE.W



#### Section 3 Instruction Descriptions

# TST

Logical test TeST logical

#### Syntax

TST src, src2

#### Operation

src2 & src;

#### Function

• This instruction changes the flag states in the PSW according to the result of logical AND of src2 and src.

#### **Flag Change**

Flag	Change	Condition
С	-	
Z		The flag is set if the result of the operation is 0; otherwise it is cleared.
S		The flag is set if the MSB of the result of the operation is 1; otherwise it is cleared.
0	-	

#### **Instruction Format**

	Processing	Operand		Code Size
Syntax		src	src2	(Byte)
TST src, src2	L	#SIMM:8	Rs	4
	L	#SIMM:16	Rs	5
	L	#SIMM:24	Rs	6
	L	#IMM:32	Rs	7
	L	Rs	Rs2	3
	L	[Rs].memex	Rs2	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex*	Rs2	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex [*]	Rs2	5 (memex == UB) 6 (memex != UB)

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

TST	#7, R2	
TST	R1, R2	
TST	[R1], R2	
TST	1[R1].UB,	R2



# WAIT

### *Waiting* WAIT

Syntax

WAIT

# Operation

# Function

- This instruction stops program execution. Program execution is then restarted by acceptance of a non-maskable interrupt, interrupt, or generation of a reset.
- This instruction is a privileged instruction. Attempting to execute this instruction in user mode generates a privileged instruction exception.
- The I bit in the PSW becomes 1.
- The address of the PC saved at the generation of an interrupt is the one next to the WAIT instruction.
- Note: For the power-down state when the execution of the program is stopped, refer to the hardware manual of each product.

# **Flag Change**

• This instruction does not affect the states of flags.

#### **Instruction Format**

Syntax	Code Size (Byte)
WAIT	2

#### **Description Example**

WAIT



System manipulation instruction Instruction Code Page: 254

# XCHG

#### Exchanging values eXCHanGe

# Syntax

XCHG src, dest

# Operation

```
tmp = src;
src = dest;
dest = tmp;
```

# Function

• This instruction exchanges the contents of src and dest as listed in the following table.

src	dest	Function
Register	Register	Exchanges the data in the source register (src) and the destination register (dest).
Memory location	Register	Exchanges the data at the memory location and the register. When the size extension specifier (.size) is .B or .UB, the byte of data in the LSB of the register is exchanged with the data at the memory location. When the size extension specifier (.size) is .W or .UW, the word of data in the LSB of the register is exchanged with the data at the memory location. When the size extension specifier is other than .L, the data at the memory location is transferred to the register after being extended with the specified type of extension to form a longword of data.

• This instruction may be used for the exclusive control. For details, refer to the hardware manual of each product.

# Flag Change

• This instruction does not affect the states of flags.

# **Instruction Format**

	Processing	Operand		Code Size
Syntax	Size	src	dest	(Byte)
XCHG src, dest	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex*	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex*	Rd	5 (memex == UB) 6 (memex != UB)

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier .L. The value divided by 2 or 4 will be stored in the instruction code.

Data transfer instruction Instruction Code Page: 254

RENESAS

# **Description Example**

XCHG R1, R2 XCHG [R1].W, R2



Arithmetic/logic instruction

Instruction Code

Page: 255

# XOR

Logical exclusive or eXclusive OR logical

#### Syntax

XOR src, dest

#### Operation

dest = dest ^ src;

#### Function

• This instruction exclusive-ORs dest and src and places the result in dest.

#### **Flag Change**

Flag	Change	Condition
С	-	
Z	$\checkmark$	The flag is set if dest is 0 after the operation; otherwise it is cleared.
S	$\checkmark$	The flag is set if the MSB of dest after the operation is 1 ; otherwise it is cleared.
0	-	

#### **Instruction Format**

	Processing	Opera	and	Code Size
Syntax	Size	src	dest	(Byte)
XOR src, dest	L	#SIMM:8	Rd	4
	L	#SIMM:16	Rd	5
	L	#SIMM:24	Rd	6
	L	#IMM:32	Rd	7
	L	Rs	Rd	3
	L	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	L	dsp:8[Rs].memex*	Rd	4 (memex == UB) 5 (memex != UB)
	L	dsp:16[Rs].memex*	Rd	5 (memex == UB) 6 (memex != UB)

Note: * For the RX Family assembler manufactured by Renesas Technology Corp., enter a scaled value (the actual value multiplied by 2 when the size extension specifier is .W or .UW, or by 4 when the specifier is .L) as the displacement value (dsp:8, dsp:16). With dsp:8, values from 0 to 510 (255 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 1020 (255 × 4) when the specifier is .L. With dsp:16, values from 0 to 131070 (65535 × 2) can be specified when the size extension specifier is .W or .UW, or values from 0 to 262140 (65535 × 4) when the specifier is .L. The value divided by 2 or 4 will be stored in the instruction code.

XOR	#8, R1
XOR	R1, R2
XOR	[R1], R2
XOR	16[R1].L, R2



# Section 4 Instruction Code

#### 4.1 Guide to This Section

This section describes instruction codes by showing the respective opcodes.

The following shows how to read this section by using an actual page as an example.





#### (1) Mnemonic

Indicates the mnemonic name of the instruction explained on the given page.

#### (2) List of Code Size

Indicates the number of bytes the instruction requires. An individual RX CPU instruction takes up from one to eight bytes.

#### (3) Syntax

Indicates the syntax of the instruction using symbols.

#### (4) Instruction Code

Indicates the instruction code. The code in parentheses may be selected or omitted depending on src/dest to be selected.





The contents of the operand, that is the byte at (address of the instruction +2) or (following address of the instruction +3) in the previous page, are arranged as shown in figure 4.1.



Figure 4.1 Immediate (IMM) and Displacement (dsp) Values

The abbreviations such as for rs, rd, ld, and mi represent the following.

- rs: Source register
- rs2: Second source register
- rd: Destination register
- rd2: Second destination register
- ri: Index register
- rb: Base register
- li: Length of immediate
- ld: Length of displacement
- lds: Length of source displacement
- ldd: Length of destination displacement
- mi: Memory extension size infix
- imm: Immediate
- dsp: Displacement
- cd: Condition code
- cr: Control register
- cb: Control bit
- sz: Size specifier
- ad: Addressing



### 4.2 Instruction Code Described in Detail

The following pages give details of the instruction codes for the RX CPU.



# ABS

Syntax		src	dest	Code Size (Byte)		
(1) ABS	dest	-	Rd	2		
(2) ABS	src, dest	Rs	Rd	3		

#### (1) ABS dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	0	0	1	0	rd[3:0]

rd[3:0]	dest					
0000b to 1111b	Rd	R0 (SP) to R15				

#### (2) ABS src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				



# ADC

# Code Size

SIC	dest	Code Size (Byte)
#SIMM:8	Rd	4
#SIMM:16	Rd	5
#SIMM:24	Rd	6
#IMM:32	Rd	7
Rs	Rd	3
[Rs].L	Rd	4
dsp:8[Rs].L	Rd	5
dsp:16[Rs].L	Rd	6
	#SIMM:8 #SIMM:16 #SIMM:24 #IMM:32 Rs [Rs].L dsp:8[Rs].L	#SIMM:8         Rd           #SIMM:16         Rd           #SIMM:24         Rd           #IMM:32         Rd           Rs         Rd           [Rs].L         Rd           dsp:8[Rs].L         Rd

#### (1) ADC src, dest

b7							b0	b7						b0	b7				b0
1	1	1	1	1	1	0	1	0	1	1	1	li[1:0]	0	0	0	0	1	0	rd[3:0]

li	i[1:0]	src	
/	01b	#SIMM:8	
[	10b	#SIMM:16	
	11b	#SIMM:24	
$\langle$	00b	#IMM:32	

li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]	dest					
0000b to 1111b	Rd	R0 (SP) to R15				

#### (2) ADC src, dest



ld[1:0]	src	rs[3:0]/rd[3:0]	src/dest				
11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15			

(3) ADC src, dest



mi[1:0]	memex	ld[1:0]	src		rs[3:0]/rd[3:0]		src/dest
10b	L	00b	[Rs]		0000b to 1111b	Rs/Rd	R0 (SP) to R15
		01b	dsp:8[Rs]	1 '			
		10b	dsp:16[Rs]				

**ADC** 



# ADD

# Code Size

Syntax	src	src2	dest	Code Size (Byte)
(1) ADD src, dest	#UIMM:4	-	Rd	2
(Instruction code for three operands)	#SIMM:8	-	Rd	3
	#SIMM:16	-	Rd	4
	#SIMM:24	-	Rd	5
	#IMM:32	_	Rd	6
(2) ADD src, dest	Rs	_	Rd	2
	[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
	dsp:8[Rs].memex	-	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:16[Rs].memex	-	Rd	4 (memex == UB) 5 (memex != UB)
(3) ADD src, src2, dest	#SIMM:8	Rs	Rd	3
	#SIMM:16	Rs	Rd	4
	#SIMM:24	Rs	Rd	5
	#IMM:32	Rs	Rd	6
(4) ADD src, src2, dest	Rs	Rs2	Rd	3

#### (1) ADD src, dest



imm[3:0]	S	rc	rd[3:0]		dest
0000b to 1111b	#UIMM:4	0 to 15	0000b to 1111b	Rd	R0 (SP) to R15

#### (2) ADD src, dest

When memex == UB or src == Rs ld[1:0] src b7 b0 b7 b0 0 1 0 0 1 0 Id[1:0] None rs[3:0] rd[3:0] 11b 00b None 01b dsp:8 10b dsp:16 When memex != UB ld[1:0] b7 b0 b7 b0 b7 src memex b0 0 0 0 0 0 1 1 0 mi[1:0] 0 0 1 0 Id[1:0] rs[3:0] rd[3:0] None 11b 00b None 01b dsp:8 10b dsp:16

mi[1:0]	memex	]	ld[1:0]	src
00b	В		11b	Rs
01b	W		00b	[Rs]
10b	L		01b	dsp:8[Rs]
11b	UW	]	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest	
0000b to 1111b	Rs/Rd	R0 (SP) to R15

# ADD



#### (3) ADD src, src2, dest



rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest	
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15


# AND

Syntax		src	src2	dest	Code Size (Byte)
(1) AND	src, dest	#UIMM:4	_	Rd	2
(2) AND	src, dest	#SIMM:8	-	Rd	3
		#SIMM:16	-	Rd	4
		#SIMM:24	-	Rd	5
		#IMM:32	-	Rd	6
(3) AND	src, dest	Rs	-	Rd	2
		[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		dsp:8[Rs].memex	-	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:16[Rs].memex	-	Rd	4 (memex == UB) 5 (memex != UB)
(4) AND	src, src2, dest	Rs	Rs2	Rd	3

#### (1) AND src, dest



imm[3:0]	src		rd[3:0]	dest		
0000b to 1111b	#UIMM:4 0 to 15		0000b to 1111b	Rd	R0 (SP) to R15	

#### (2) AND src, dest



li[1:0]	src	1	rd[3:0]	)] de	
01b	#SIMM:8		0000b to 1111b	Rd	R0 (SP) to R15
10b	#SIMM:16				
11b	#SIMM:24				
00b	#IMM:32				

## AND



(3) AND src, dest When memex == UB or src == Rs	
b7 b0 b7 b0 0 1 0 1 0 0 ld[1:0] rs[3:0] ld[3:0] 0 0 0 ld[1:0] rs[3:0] 0 0 0 ld[1:0] rs[3:0] 0 0 0 None 0 0 0 ld[1:0] 0 0 ld[1:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
When memex != UB	
b7 memex b0 b7 b0 b7 b0   0 0 0 0 1 1 0 mi[1:0] 0 1 0 nrs[3:0] , rd[3:0]	Id[1:0]   src     11b   None     00b   None     01b   dsp:8     10b   dsp:16

mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	S	rc/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

### (4) AND src, src2, dest

b7							b0	b7				b0	b7	b0
1	1	1	1	1	1	1	1	0	1	0	0	rd[3:0]	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]/rd[3:0]	src/src	c2/dest
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15



# BCLR

Syntax	src	dest	Code Size (Byte)
(1) BCLR src, dest	#IMM:3	[Rd].B	2
	#IMM:3	dsp:8[Rd].B	3
	#IMM:3	dsp:16[Rd].B	4
(2) BCLR src, dest	Rs	[Rd].B	3
	Rs	dsp:8[Rd].B	4
	Rs	dsp:16[Rd].B	5
(3) BCLR src, dest	#IMM:5	Rd	2
(4) BCLR src, dest	Rs	Rd	3

#### (1) BCLR src, dest



ld[1:0]	dest	rd[3:0]		dest		imm[2:0]	s	src
00b	[Rd]	0000b to 1111b	Rd	R0 (SP) to R15		000b to 111b	#IMM:3	0 to 7
01b	dsp:8[Rd]							
10b	dsp:16[Rd]							

#### (2) BCLR src, dest





ld[1:0]	dest	rs[3:0]/rd[3:0]		src/dest
00b	[Rd]	0000b to 1111b	Rs/Rd	R0 (SP) to R15
01b	dsp:8[Rd]			
10b	dsp:16[Rd]			

#### (3) BCLR src, dest

b7							b0 b7	b0
0	1	1	1	1	0	1	imm[4:0]	rd[3:0]

imm[4:0]	S	rc	rd[3:0]	dest		
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15	



### (4) BCLR src, dest

b7		b0 b7											b0	b7	b0	
1	1	1	1	1	1	0	0	0	1	1	0	0	1	ld[1:0]	rd[3:0]	rs[3:0]

ld[1:0]	dest	rs[3:0]/rd[3:0]	5	src/dest
11b	Rd	0000b to 1111b	Rs/Rd	R0 (SP) to R15



## BCnd

## Code Size

Syntax	src	Code Size (Byte)
(1) BCnd.S src	pcdsp:3	1
(2) BCnd.B src	pcdsp:8	2
(3) BCnd.W src	pcdsp:16	3

#### (1) BCnd.S src

b7 b0 0 0 1 cd dsp[2:0]*

Note: * dsp[2:0] specifies pcdsp:3 = src.

cd	BCnd
0b	BEQ, BZ
1b	BNE, BNZ

dsp[2:0]	Branch Distance
011b	3
100b	4
101b	5
110b	6
111b	7
000b	8
001b	9
010b	10

#### (2) BCnd.B src

_	b7				b0	src
	0	0	1	0	cd[3:0]	pcdsp:8*

Note: * Address indicated by pcdsp:8 = src minus the address of the instruction

cd[3:0]	BCnd	cd[3:0]	BCnd
0000b	BEQ, BZ	1000b	BGE
0001b	BNE, BNZ	1001b	BLT
0010b	BGEU, BC	1010b	BGT
0011b	BLTU, BNC	1011b	BLE
0100b	BGTU	1100b	BO
0101b	BLEU	1101b	BNO
0110b	BPZ	1110b	BRA.B
0111b	BN	1111b	Reserved

## **B**Cnd



#### (3) BCnd.W src



Note: * Address indicated by pcdsp:16 = src minus the address of the instruction

cd	B <i>Cnd</i>
0b	BEQ, BZ
1b	BNE, BNZ



## **BMCnd**

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) BMCnd src, of	dest #IMM:3	[Rd].B	3
	#IMM:3	dsp:8[Rd].B	4
	#IMM:3	dsp:16[Rd].B	5
(2) BMCnd src, o	dest #IMM:5	Rd	3

#### (1) BMCnd src, dest

b7		b0 b7						b0 b7 b0 b7					b0	
1	1	1	1	1	1	0	0	1	1	1	imm[2:0]	ld[1:0]	rd[3:0]	cd[3:0]

ŀ	d[1:0	] dest	
	00b	None	
(	01b	dsp:8	
	10b	dsp:16	
`			1

imm[2:0]		src
000b to 111b	#IMM:3	0 to 7

ld[1:0]	dest		
00b	[Rd]		
01b	dsp:8[Rd]		
10b	dsp:16[Rd]		

rd[3:0]	dest			
0000b to 1111b	Rd	R0 (SP) to R15		

cd[3:0]	BMCnd	cd[3:0]	BMCnd
0000b	BMEQ, BMZ	1000b	BMGE
0001b	BMNE, BMNZ	1001b	BMLT
0010b	BMGEU, BMC	BMGT	
0011b	BMLTU, BMNC	1011b	BMLE
0100b	BMGTU	1100b	BMO
0101b	BMLEU	1101b	BMNO
0110b	BMPZ	1110b	Reserved
0111b	BMN	1111b	Reserved

#### (2) BMCnd src, dest

b7							b0	b7			b0	b7	b0
1	1	1	1	1	1	0	1	1	1	1	imm[4:0]	cd[3:0]	rd[3:0]

imm[4:0]	src				
00000b to 11111b	#IMM:5	0 to 31			

cd[3:0]	BMCnd	cd[3:0]	BMCnd
0000b	BMEQ, BMZ	1000b	BMGE
0001b	BMNE, BMNZ	1001b	BMLT
0010b	BMGEU, BMC	1010b	BMGT
0011b	BMLTU, BMNC	1011b	BMLE
0100b	BMGTU	1100b	BMO
0101b	BMLEU	1101b	BMNO
0110b	BMPZ	1110b	Reserved
0111b	BMN	1111b	Reserved

rd[3:0]	dest				
0000b to 1111b	Rd	R0 (SP) to R15			

## BMCnd

# BNOT

## Code Size

Syntax	src	dest	Code Size (Byte)
(1) BNOT src, dest	#IMM:3	[Rd].B	3
	#IMM:3	dsp:8[Rd].B	4
	#IMM:3	dsp:16[Rd].B	5
(2) BNOT src, dest	Rs	[Rd].B	3
	Rs	dsp:8[Rd].B	4
	Rs	dsp:16[Rd].B	5
(3) BNOT src, dest	#IMM:5	Rd	3
(4) BNOT src, dest	Rs	Rd	3

### (1) BNOT src, dest

b7							b0	b7				b0	b7				b0	[d]
1	1	1	1	1	1	0	0	1	1	1	imm[2:0]	ld[1:0]	rd[3:0]	1	1	1	1	/ (
																		/

	d[1:0	] dest	
/	00b	None	
	01b	dsp:8	
	10b	dsp:16	/
×			

imm[2:0]	src				
000b to 111b	#IMM:3	0 to 7			

ld[1:0]	dest				
00b	[Rd]				
01b	dsp:8[Rd]				
10b	dsp:16[Rd]				

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

#### (2) BNOT src, dest



1	d[1:0] _{00b}	None	dest	$\backslash$
	01b	dsp:8		١
	10b	dsp:16	6	$\Box$ /

ld[1:0]	dest		
00b	[Rd]		
01b	dsp:8[Rd]		
10b	dsp:16[Rd]		

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			

**BNOT** 



#### (3) BNOT src, dest



imm[4:0]	src			rd[3:0]	dest		
00000b to 11111b	#IMM:5	0 to 31		0000b to 1111b	Rd	R0 (SP) to R15	

### (4) BNOT src, dest

b7						b0 b7						b0				
1	1	1	1	1	1	0	0	0	1	1	0	1	1	ld[1:0]	rd[3:0]	rs[3:0]

ld[1:0]	dest	rs[3:0]/rd[3:0]	src/dest		
11b	Rd	0000b to 1111b	Rs/Rd	R0 (SP) to R15	



# BRA

## Code Size

Syntax	src	Code Size (Byte)
(1) BRA.S src	pcdsp:3	1
(2) BRA.B src	pcdsp:8	2
(3) BRA.W src	pcdsp:16	3
(4) BRA.A src	pcdsp:24	4
(5) BRA.L src	Rs	2

#### (1) BRA.S src

b7 b0 0 0 0 0 1 dsp[2:0]*

Note: * dsp[2:0] specifies pcdsp:3 = src.

dsp[2:0]	Branch Distance
011b	3
100b	4
101b	5
110b	6
111b	7
000b	8
001b	9
010b	10

#### (2) BRA.B src

b7							b0	src
0	0	1	0	1	1	1	0	pcdsp:8*

Note: * Address indicated by pcdsp:8 = src minus the address of the instruction

#### (3) BRA.W src

b7							b0	src
0	0	1	1	1	0	0	0	pcdsp:16*

Note: * Address indicated by pcdsp:16 = src minus the address of the instruction

#### (4) BRA.A src





## BRA



#### (5) BRA.L src

b7							b0	b7				b0
0	1	1	1	1	1	1	1	0	1	0	0	rs[3:0]
Ŭ								Ŭ		Ŭ	Ŭ	10[0.0]

rs[3:0]		src
0000b to 1111b	Rs	R0 (SP) to R15

## BRK

### **Code Size**

Syntax	Code Size (Byte)
(1) BRK	1

#### (1) BRK

## b7 b0 0 0 0 0 0 0

## BSET

### **Code Size**

src	dest	Code Size (Byte)
#IMM:3	[Rd].B	2
#IMM:3	dsp:8[Rd].B	3
#IMM:3	dsp:16[Rd].B	4
Rs	[Rd].B	3
Rs	dsp:8[Rd].B	4
Rs	dsp:16[Rd].B	5
#IMM:5	Rd	2
Rs	Rd	3
	#IMM:3 #IMM:3 #IMM:3 Rs Rs Rs #IMM:5	#IMM:3   [Rd].B     #IMM:3   dsp:8[Rd].B     #IMM:3   dsp:16[Rd].B     Rs   [Rd].B     Rs   dsp:8[Rd].B     Rs   dsp:16[Rd].B     Rs   dsp:16[Rd].B     Rs   dsp:16[Rd].B     Rs   dsp:16[Rd].B     Rs   dsp:16[Rd].B     #IMM:5   Rd

#### (1) BSET src, dest



ld[1:0]	dest	rd[3:0]		dest	]	imm[2:0]	:	src
00b	[Rd]	0000b to 1111b	Rd	R0 (SP) to R15		000b to 111b	#IMM:3	0 to 7
01b	dsp:8[Rd]				-		-	•
10b	dsp:16[Rd]							



**BRK** 

#### (2) BSET src, dest



ld[1:0	)] dest	
00b	None	
01b	dsp:8	
10b	dsp:16	

ld[1:0]	dest	rs[3:0]/
00b	[Rd]	0000b ⁻
01b	dsp:8[Rd]	
10b	dsp:16[Rd]	

rs[3:0]/rd[3:0]	S	rc/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

#### (3) BSET src, dest

b7							b0 b7	b0
0	1	1	1	1	0	0	imm[4:0]	rd[3:0]

imm[4:0]	sr	C	rd[3:0]	dest			
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15		

#### (4) BSET src, dest

b7							b0	b7						b0	b7	b0
1	1	1	1	1	1	0	0	0	1	1	0	0	0	ld[1:0]	rd[3:0]	rs[3:0]

ld[1:0]	dest	rs[3:0]/rd[3:0]	src/dest				
11b	Rd	0000b to 1111b	Rs/Rd	R0 (SP) to R15			



# BSR

Syntax	src	Code Size (Byte)		
(1) BSR.W src	pcdsp:16	3		
(2) BSR.A src	pcdsp:24	4		
(3) BSR.L src	Rs	2		

#### (1) BSR.W src

b7						b0	SrC
0 0	1	1	1	0	0	1	pcdsp:16*

Note: * Address indicated by pcdsp:16 = src minus the address of the instruction

#### (2) BSR.A src



Note: * Address indicated by pcdsp:24 = src minus the address of the instruction

#### (3) BSR.L src

b7							b0	b7				b0
0	1	1	1	1	1	1	1	0	1	0	1	rs[3:0]

rs[3:0]		src
0000b to 1111b	Rs	R0 (SP) to R15



# BSR

# BTST

Syntax	src	src2	Code Size (Byte)
(1) BTST src, src2	#IMM:3	[Rs].B	2
	#IMM:3	dsp:8[Rs].B	3
	#IMM:3	dsp:16[Rs].B	4
(2) BTST src, src2	Rs	[Rs2].B	3
	Rs	dsp:8[Rs2].B	4
	Rs	dsp:16[Rs2].B	5
(3) BTST src, src2	#IMM:5	Rs	2
(4) BTST src, src2	Rs	Rs2	3

#### (1) BTST src, src2



ld[1:0]	src2	rs[3:0]		src2	imm[2:0]		src
00b	[Rs]	0000b to 1111b	Rs	R0 (SP) to R15	000b to 111b	#IMM:3	0 to 7
01b	dsp:8[Rs]						
10b	dsp:16[Rs]						

#### (2) BTST src, src2



ld[1:0]	src2	rs[3:0]/rs2[3:0]		src/src2
00b	[Rs2]	0000b to 1111b	Rs/Rs2	R0 (SP) to R15
01b	dsp:8[Rs2]			
10b	dsp:16[Rs2]			

#### (3) BTST src, src2

b7	b0 b7								
0	1	1	1	1	1	0	imm[4:0]	rs[3:0]	

imm[4:0]	S	src	]	rs[3:0]	src2		
00000b to 11111b	#IMM:5	0 to 31		0000b to 1111b	Rs	R0 (SP) to R15	

RENESAS





### (4) BTST src, src2

b7		b0 b7									b0 b7			b0		
1	1	1	1	1	1	0	0	0	1	1	0	1	0	ld[1:0]	rs2[3:0]	rs[3:0]

ld[1:0]	src2	rs[3:0]/rs2[3:0]	src/src2				
11b	Rs2	0000b to 1111b	Rs/Rs2	R0 (SP) to R15			



## CLRPSW

### Code Size

Syntax	dest	Code Size (Byte)		
(1) CLRPSW dest	flag	2		

### (1) CLRPSW dest

b7							b0	b7				b0
0	1	1	1	1	1	1	1	1	0	1	1	cb[3:0]

cb[3:0]	dest	
0000b	flag	С
0001b		Z
0010b		S
0011b		0
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		I
1001b		U
1010b		Reserved
1011b		Reserved
1100b		Reserved
1101b	7	Reserved
1110b		Reserved
1111b		Reserved

## **CLRPSW**



# CMP

## Code Size

Syntax		src	src2	Code Size (Byte)
(1) CMP	src, src2	#UIMM:4	Rs	2
(2) CMP	src, src2	#UIMM:8	Rs	3
(3) CMP	src, src2	#SIMM:8	Rs	3
		#SIMM:16	Rs	4
		#SIMM:24	Rs	5
		#IMM:32	Rs	6
(4) CMP	src, src2	Rs	Rs2	2
		[Rs].memex	Rs2	2 (memex == UB) 3 (memex != UB)
		dsp:8[Rs].memex	Rs2	3 (memex == UB) 4 (memex != UB)
		dsp:16[Rs].memex	Rs2	4 (memex == UB) 5 (memex != UB)

#### (1) CMP src, src2

b7							b0	b7	b0
0	1	1	0	0	0	0	1	imm[3:0]	rs2[3:0]

imm[3:0]	src		]	rs2[3:0]	src2		
0000b to 1111b	#UIMM:4	0 to 15		0000b to 1111b	Rs	R0 (SP) to R15	

### (2) CMP src, src2

b7							b0	b7				b0	src
0	1	1	1	0	1	0	1	0	1	0	1	rs2[3:0]	#UIMM:8

rs2[3:0]	src2				
0000b to 1111b	Rs	R0 (SP) to R15			

# CMP



#### (3) CMP src, src2





# DIV

## Code Size

Syntax		src	dest	Code Size (Byte)
(1) DIV	src, dest	#SIMM:8	Rd	4
		#SIMM:16	Rd	5
		#SIMM:24	Rd	6
		#IMM:32	Rd	7
(2) DIV	src, dest	Rs	Rd	3
		[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
		dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

#### (1) DIV src, dest



li[1:(		src	
/ 01b	#SIMM:8		$\backslash$
105	#SIMM:16		
11b	#SIMM:24		] /
\ 00b	#IMM:32		

li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15



## DIV

01b dsp:8 10b dsp:16

#### (2) DIV src, dest

When memex == UB	or src $==$ Rs			
b7	b0 b7	b0 b7	b0ld[1:	0] src
1 1 1 1 1 1 0	0 0 0 1 0 0 0	ld[1:0] rs[3:0] rd[3	:0] / 11	None
<u> </u>			00	o None
			011	dsp:8
			10	dsp:16

#### When memex != UB

b7	memex	b0 b7	b0 b7	b0 b7	b0	ld[1:0] src
0	0 0 0 0	1 1 0 mi[1:0] 1	0 0 0 ld[1:0] 0 0 0 0	1 0 0 0 rs[3:0]	rd[3:0]	11b None
						00b None

mi[1:0]	memex	]	ld[1:0]	src
00b	В		11b	Rs
01b	W	1	00b	[Rs]
10b	L	1	01b	dsp:8[Rs]
11b	UW	]	10b	dsp:16[Rs]

r	s[3:0]/rd[3:0]	S	rc/dest
C	000b to 1111b	Rs/Rd	R0 (SP) to R15



## DIVU

### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) DIVU src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) DIVU src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

#### (1) DIVU src, dest





li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

dest		
Rd R0 (SP) to R15		
2		

#### (2) DIVU src, dest



## DIVU

UW

10b

dsp:16[Rs]

11b



## EMUL

### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) EMUL src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) EMUL src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

#### (1) EMUL src, dest





li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

dest		
Rd	R0 (SP) to R14	
	Rd	

#### (2) EMUL src, dest



## **EMUL**



## **EMULU**

#### **Code Size**

Syntax	SIC	dest	Code Size (Byte)
(1) EMULU src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7
(2) EMULU src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

#### (1) EMULU src, dest





li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

dest		
to R14		

#### (2) EMULU src, dest



**EMULU** 



# FADD

# FADD

Products of the RX100 Series and RX200 Series do not support the FADD instruction.

## Code Size

Syntax		src	dest	Code Size (Byte)
(1) FADD	src, dest	#IMM:32	Rd	7
(2) FADD	src, dest	Rs	Rd	3
		[Rs].L	Rd	3
		dsp:8[Rs].L	Rd	4
		dsp:16[Rs].L	Rd	5

#### (1) FADD src, dest

b7							b0	b7							b0	b7				b0	_	src
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	0	1	0	rd[3:0]		#IMM:32

rd[3:0]	dest					
0000b to 1111b	Rd	R0 (SP) to R15				

#### (2) FADD src, dest



lo	d[1:0	]	src	
/	11b	None		
	00b	None		
	01b	dsp:8		
$\langle$	10b	dsp:16	;	

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				



# FCMP

# FCMP

Products of the RX100 Series and RX200 Series do not support the FCMP instruction.

## Code Size

Syntax		src	src2	Code Size (Byte)
(1) FCMP	src, src2	#IMM:32	Rs	7
(2) FCMP	src, src2	Rs	Rs2	3
		[Rs].L	Rs2	3
		dsp:8[Rs].L	Rs2	4
		dsp:16[Rs].L	Rs2	5

#### (1) FCMP src, src2

b7							b0	b7							b0	b7				b0	src
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	0	0	1	rs[3:0]	#IMM:32

rs[3:0]	src2					
0000b to 1111b	Rs	R0 (SP) to R15				

#### (2) FCMP src, src2



lo	d[1:0	]	src		
/	11b	None			
	00b	None		N N	
	01b	dsp:8		,	
$\langle$	10b	dsp:16		$\square$ /	
/	10b	dsp:16		/	

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rs2[3:0]	S	rc/src2
0000b to 1111b	Rs/Rs2	R0 (SP) to R15



# FDIV

## FDIV

Products of the RX100 Series and RX200 Series do not support the FDIV instruction.

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) FDIV src, dest	#IMM:32	Rd	7
(2) FDIV src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

#### (1) FDIV src, dest

b7	b0 b7								b0 b7								b0	SrC				
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	1	0	0	rd[3:0]		#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

#### (2) FDIV src, dest

b7	b0 b7														b0		
1	1	1	1	1	1	0	0	1	0	0	1	0	0	ld[1:0]	rs[3:0]	rd[3:0]	

lo	d[1:0	]	src	
/	11b	None		
/	00b	None		
١	01b	dsp:8		
	10b	dsp:16	;	

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15



## FMUL

# FMUL

Products of the RX100 Series and RX200 Series do not support the FMUL instruction.

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) FMUL src, dest	#IMM:32	Rd	7
(2) FMUL src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

#### (1) FMUL src, dest

b7	b0 b7								b0 b7								b0 SrC					
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	0	1	1	rd[3:0]		#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

#### (2) FMUL src, dest

b7	b0 b7												b0			
1	1	1	1	1	1	0	0	1	0	0	0	1	1	ld[1:0]	rs[3:0]	rd[3:0]

ŀ	d[1:0	] sr	с
/	11b	None	$\backslash$
,	00b	None	
	01b	dsp:8	
/	10b	dsp:16	

ld[1:0]	src				
11b	Rs				
00b	[Rs]				
01b	dsp:8[Rs]				
10b	dsp:16[Rs]				

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15



## **FSUB**

## FSUB

Products of the RX100 Series and RX200 Series do not support the FSUB instruction.

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) FSUB src, dest	#IMM:32	Rd	7
(2) FSUB src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

#### (1) FSUB src, dest

b7							b0	b7							b0	b7				b0	SrC
1	1	1	1	1	1	0	1	0	1	1	1	0	0	1	0	0	0	0	0	rd[3:0]	#IMM:32

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

#### (2) FSUB src, dest

b	7 b0 b7									b0 b7						
1	1	1	1	1	1	0	0	1	0	0	0	0	0	ld[1:0]	rs[3:0]	rd[3:0]

lo	d[1:0	]	src	
/	11b	None		
/	00b	None		
١	01b	dsp:8		
	10b	dsp:16	;	

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15



# FTOI

# FTOI

Products of the RX100 Series and RX200 Series do not support the FTOI instruction.

## Code Size

Syntax	src	dest	Code Size (Byte)
(1) FTOI src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

#### (1) FTOI src, dest





ld[1:0]	src	rs[3:0]/rd[3:0]		src/dest
11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15
00b	[Rs]			
01b	dsp:8[Rs]			
10b	dsp:16[Rs]	1		

# INT

### Code Size

Syntax	src	Code Size (Byte)
(1) INT src	#IMM:8	3

(1) INT src





INT

## ITOF

# ITOF

Products of the RX100 Series and RX200 Series do not support the ITOF instruction.

### Code Size

Syntax	src	dest	Code Size (Byte)		
(1) ITOF src, dest	Rs	Rd	3		
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)		
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)		
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)		

#### (1) ITOF src, dest

When memex == UB or src == Rs



When memex != UB

b7		mer	mex			b0	b7		b0 b7						b0 b7				b0			
0 0	0	0	0	1	1	0	mi[1:0]	1	0	0	0	ld[1:0]	0	0	0	1	0	0	0	1	rs[3:0]	rd[3:0]



src/dest

R0 (SP) to R15

Rs/Rd

mi[1:0]	memex	ld[1:0]	src	rs[3:0]/rd[3:0]
00b	В	11b	Rs	0000b to 1111b
01b	W	00b	[Rs]	
10b	L	01b	dsp:8[Rs]	
11b	UW	10b	dsp:16[Rs]	



# JMP

## Code Size

Syntax		src	Code Size (Byte)
(1) JMP	SIC	Rs	2

### (1) JMP src

b7							b0	b7				b0
0	1	1	1	1	1	1	1	0	0	0	0	rs[3:0]

rs[3:0]		src
0000b to 1111b	Rs	R0 (SP) to R15

## JSR

## JSR

### Code Size

Syntax		src	Code Size (Byte)
(1) JSR	src	Rs	2

#### (1) JSR src

b7							b0	b7				b0
0	1	1	1	1	1	1	1	0	0	0	1	rs[3:0]

rs[3:0]		SIC
0000b to 1111b	Rs	R0 (SP) to R15

## JMP

# MACHI

Syntax	src	src2	Code Size (Byte)
(1) MACHI src, src2	Rs	Rs2	3

### (1) MACHI src, src2

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	1	0	0	0	0	0	1	0	0	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]	:	src/src2
0000b to 1111b	Rs/Rs2	R0 (SP) to R15

# MACLO

### Code Size

Syntax	src	src2	Code Size (Byte)
(1) MACLO src, src2	Rs	Rs2	3

#### (1) MACLO src, src2

b7	b0 b7						b0 b7 b0					b0					
1	1	1	1	1	1	0	1	0	0	0	0	0	1	0	1	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]	S	src/src2
0000b to 1111b	Rs/Rs2	R0 (SP) to R15

# MACHI

MACLO

<b>KENESAS</b>
----------------

# MAX

## Code Size

Syntax		src	dest	Code Size (Byte)
(1) MAX	src, dest	#SIMM:8	Rd	4
		#SIMM:16	Rd	5
		#SIMM:24	Rd	6
		#IMM:32	Rd	7
(2) MAX	src, dest	Rs	Rd	3
		[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
		dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

#### (1) MAX src, dest



li[1:0]		src	
01b	#SIMM:8		
10b	#SIMM:16		
11b	#SIMM:24		
00b	#IMM:32		

li[1:0]	src	rd[3:0]		dest
01b	#SIMM:8	0000b to 1111b	Rd	R0 (SP) to R15
10b	#SIMM:16			
11b	#SIMM:24			
00b	#IMM:32			

#### (2) MAX src, dest

When memex ==	UB or src == Rs				
b7 1 1 1 1 1 1 1 1	b0 b7	b0 b7 0 0 ld[1:0] rs[3:0]		None None dsp:8 dsp:16	
When memex != !	UB		Υ.	, <i>'</i>	
b7 memex 0 0 0 0 0 1	b0 b7 1 0 mi[1:0] 1 0	b0 b7 0 0 ld[1:0] 0 0 0 0	b0   b7     0   1   0   0   rs[3:0]	b0 rd[3:0]	ld[1:0] src / 11b None /
					00b None 01b dsp:8

mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]		src/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15

## MAX



10b dsp:16

# MIN

### Code Size

Syntax		src	dest	Code Size (Byte)
(1) MIN	src, dest	#SIMM:8	Rd	4
		#SIMM:16	Rd	5
		#SIMM:24	Rd	6
		#IMM:32	Rd	7
(2) MIN	src, dest	Rs	Rd	3
		[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
		dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

#### (1) MIN src, dest

b7							b0	b7						b0	b7				b0
1	1	1	1	1	1	0	1	0	1	1	1	li[1:0]	0	0	0	1	0	1	rd[3:0]

li[1:0] 01b	#SIMM:8	SIC	$\setminus$
10b	#SIMM:16		
11b	#SIMM:24		
\ 00b	#IMM:32		]/

li[1:0]	src	rd[3:0]		dest
01b	#SIMM:8	0000b to 1111b	Rd	R0 (SP) to R15
10b	#SIMM:16			
11b	#SIMM:24			
00b	#IMM:32			

#### (2) MIN src, dest



mi[1:0]	ni[1:0] memex		ld[1:0]	src
00b	В		11b	Rs
01b	W		00b	[Rs]
10b	L		01b	dsp:8[Rs]
11b	UW		10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			



# MIN



# MOV

# MOV

Syntax	Size	Processing Size	src	dest	Code Size (Byte)
(1) MOV.size src, dest	B/W/L	size	Rs (Rs = R0 to R7)	dsp:5[Rd] (Rd = R0 to R7)	2
(2) MOV.size src, dest	B/W/L	L	dsp:5[Rs] (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2
(3) MOV.size src, dest	L	L	#UIMM:4	Rd	2
(4) MOV.size src, dest	В	В	#IMM:8	dsp:5[Rd] (Rd = R0 to R7)	3
	W/L	size	#UIMM:8	dsp:5[Rd] (Rd = R0 to R7)	3
(5) MOV.size src, dest	L	L	#UIMM:8	Rd	3
(6) MOV.size src, dest	L	L	#SIMM:8	Rd	3
	L	L	#SIMM:16	Rd	4
	L	L	#SIMM:24	Rd	5
	L	L	#IMM:32	Rd	6
(7) MOV.size src, dest	B/W	L	Rs	Rd	2
	L	L	Rs	Rd	2
(8) MOV.size src, dest	В	В	#IMM:8	[Rd]	3
	В	В	#IMM:8	dsp:8[Rd]	4
	В	В	#IMM:8	dsp:16[Rd]	5
	W	W	#SIMM:8	[Rd]	3
	W	W	#SIMM:8	dsp:8[Rd]	4
	W	W	#SIMM:8	dsp:16[Rd]	5
	W	W	#IMM:16	[Rd]	4
	W	W	#IMM:16	dsp:8[Rd]	5
	W	W	#IMM:16	dsp:16[Rd]	6
	L	L	#SIMM:8	[Rd]	3
	L	L	#SIMM:8	dsp:8[Rd]	4
	L	L	#SIMM:8	dsp:16 [Rd]	5
	L	L	#SIMM:16	[Rd]	4
	L	L	#SIMM:16	dsp:8[Rd]	5
	L	L	#SIMM:16	dsp:16 [Rd]	6
	L	L	#SIMM:24	[Rd]	5
	L	L	#SIMM:24	dsp:8[Rd]	6
	L	L	#SIMM:24	dsp:16 [Rd]	7
	L	L	#IMM:32	[Rd]	6
	L	L	#IMM:32	dsp:8[Rd]	7
	L	L	#IMM:32	dsp:16 [Rd]	8
(9) MOV.size src, dest	B/W/L	L	[Rs]	Rd	2
	B/W/L	L	dsp:8[Rs]	Rd	3
	B/W/L	L	dsp:16[Rs]	Rd	4
(10) MOV.size src, dest	B/W/L	L	[Ri, Rb]	Rd	3
(11) MOV.size src, dest	B/W/L	size	Rs	[Rd]	2
	B/W/L	size	Rs	dsp:8[Rd]	3 4
	B/W/L	size	Rs	dsp:16[Rd]	4



Syntax	Size	Processing Size	) src	dest	Code Size (Byte)
(12) MOV.size src, dest	B/W/L	size	Rs	[Ri, Rb]	3
(13) MOV.size src, dest	B/W/L	size	[Rs]	[Rd]	2
	B/W/L	size	[Rs]	dsp:8[Rd]	3
	B/W/L	size	[Rs]	dsp:16[Rd]	4
	B/W/L	size	dsp:8[Rs]	[Rd]	3
	B/W/L	size	dsp:8[Rs]	dsp:8[Rd]	4
	B/W/L	size	dsp:8[Rs]	dsp:16[Rd]	5
	B/W/L	size	dsp:16[Rs]	[Rd]	4
	B/W/L	size	dsp:16[Rs]	dsp:8[Rd]	5
	B/W/L	size	dsp:16[Rs]	dsp:16[Rd]	6
(14) MOV.size src, dest	B/W/L	size	Rs	[Rd+]	3
	B/W/L	size	Rs	[–Rd]	3
(15) MOV.size src, dest	B/W/L	L	[Rs+]	Rd	3
	B/W/L	L	[–Rs]	Rd	3

#### (1) MOV.size src, dest



sz[1:0]	Size
00b	В
01b	W
10b	L

#### (2) MOV.size src, dest



sz[1:0]	Size	dsp[4:0]	dsp:5		rs[2:0]/rd[2:0]		src/dest	
00b	В	00000b to 11111b	0 to 31		000b to 111b	Rs/Rd	R0 (SP) to R	
01b	W			_				
10b	L							

#### (3) MOV.size src, dest



imm[3:0]	src		rd[3:0]		dest
0000b to 1111b	#UIMM:4	0 to 15	0000b to 1111b	Rd	R0 (SP) to R15


#### (4) MOV.size src, dest



rd[3:0]	dest				
0000b to 1111b	Rd	R0 (SP) to R15			

#### (6) MOV.size src, dest



li[1:0]	src	rd[3:0]		dest
01b	#SIMM:8	0000b to 1111b	Rd	R0 (SP) to R1
10b	#SIMM:16			
11b	#SIMM:24			
00b	#IMM:32			

#### (7) MOV.size src, dest

sz[1:0]	Size	rs[3:0]/rd[3	3:0]	src/dest
00b	В	0000b to 11	111b Rs/Rd	R0 (SP) to R15
01b	W			
10b	L			

#### (8) MOV.size src, dest



ld[1:0]	dest rd[3:0]		dest		
00b	[Rd]	0000b to 1111b	Rd	R0 (SP) to R15	
01b	dsp:8[Rd]				
10b	dsp:16[Rd]				

li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

sz[1:0]	Size
00b	В
01b	W
10b	L

#### (9) MOV.size src, dest



sz[1:0]	Size	ld[1:0]	src	rs[3:0]/rd[3:0]		src/dest
00b	В	00b	[Rs]	0000b to 1111b	Rs/Rd	R0 (SP) to
)1b	W	01b	dsp:8[Rs]			
10b	L	10b	dsp:16[Rs]			

#### (10) MOV.size src, dest

b7							b0	b7			b0	b7	b0
1	1	1	1	1	1	1	0	0	1	sz[1:0]	ri[3:0]	rb[3:0]	rd[3:0]

sz[1:0] Size		ri[3:0]/rb[3:0]/rd[3:0]		src/dest			
00b	В	0000b to 1111b	Ri/Rb/Rd	R0 (SP) to R15			
01b	W						

#### (11) MOV.size src, dest

L

10b

b7				b0			
1	1	sz[1:0]	ld[1:0]	1	1	rd[3:0]	rs[3:0]

lc	[1:0]	dest	
	00b ·	None	
(	01b	dsp:8	
	10b	dsp:16	/

sz[1:0]	Size	ld[1:0]	dest
00b	В	00b	[Rd]
01b	W	01b	dsp:8[Rd]
10b	L	10b	dsp:16[Rd]

rs[3:0]/rd[3:0]	S	rc/dest
0000b to 1111b	Rs/Rd	R0 (SP) to R15



10b

#### (12) MOV.size src, dest



sz[1:0]	Size	rs[3:0]/ri[3:0]/rb[3:0]		src/dest
00b	В	0000b to 1111b	Rs/Ri/Rb	R0 (SP) to R15
01b	W			

#### (13) MOV.size src, dest

L



sz[1:0]	Size	lds[1:0]/ldd[1:0]	src/dest
00b	В	00b	[Rs]/[Rd]
01b	W	01b	dsp:8[Rs]/dsp:8[Rd]
10b	L	10b	dsp:16[Rs]/dsp:16[Rd]

rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				

#### (14) MOV.size src, dest

b7		b0 b7					b0 b7					b7	b0		
1	1	1	1	1	1	0	1	0	0	1	0	ad[1:0]	sz[1:0]	rd[3:0]	rs[3:0]

ad[1:0]	Addressing	sz[1:0]	Size
00b	Rs, [Rd+]	00b	В
01b	Rs, [-Rd]	01b	W
		10b	L

#### (15) MOV.size src, dest

b7			b0 b7					b0 b7			b0				
1	1	1	1	1	1	0	1	0	0	1	0	ad[1:0]	sz[1:0]	rs[3:0]	rd[3:0]

ad[1:0]	Addressing	sz[1:0]	Size	rs[3:0]/rd[3:0]		src/dest
10b	[Rs+], Rd	00b	В	0000b to 1111b	Rs/Rd	R0 (SP) to R15
11b	[-Rs], Rd	01b	W			
		10b	L			



## MOVU

# MOVU

### **Code Size**

Syntax	Size	Processing Size	src	dest	Code Size (Byte)
(1) MOVU.size src, dest	B/W	L	dsp:5[Rs] (Rs = R0 to R7)	Rd (Rd = R0 to R7)	2
(2) MOVU.size src, dest	B/W	L	Rs	Rd	2
	B/W	L	[Rs]	Rd	2
	B/W	L	dsp:8[Rs]	Rd	3
	B/W	L	dsp:16[Rs]	Rd	4
(3) MOVU.size src, dest	B/W	L	[Ri, Rb]	Rd	3
(4) MOVU.size src, dest	B/W	L	[Rs+]	Rd	3
	B/W	L	[–Rs]	Rd	3

#### MOVU.size src, dest (1)



sz	Size
0b	В
1b	W

#### (2) MOVU.size src, dest



SZ	Size	ld[1:0]	src
0b	В	11b	Rs
1b	W	00b	[Rs]
		01b	dsp:8[Rs]
		10b	den 16[Re]

	.12.0	1/24[2.0]		aral
,				
	10b	dsp:16	$\Box$ /	
	01b	dsp:8		
	00b	None		

Size	I	ld[1:0]	src	rs[3:0]/rd[3:0]	s	src/dest
В	-	11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to R15
W		00b	[Rs]			
		01b	dsp:8[Rs]			
		10b	dsp:16[Rs]			

#### (3) MOVU.size src, dest

b7		b0 b7									b0	b0 b7		
1	1	1	1	1	1	1	0	1	1	0	sz	ri[3:0]	rb[3:0]	rd[3:0]

sz	Size	ri[3:0]/rb[3:0]/rd[3:0]	s	src/dest			
0b	В	0000b to 1111b	Ri/Rb/Rd	R0 (SP) to R15			
1b	W						



#### (4) MOVU.size src, dest



ad[1:0]	Addressing	sz	Size	rs[3:0]/rd[3:0]		src/dest
10b	[Rs+], Rd	0b	В	0000b to 1111b	Rs/Rd	R0 (SP) to R
11b	[-Rs], Rd	1b	W			

## MUL

### MUL

### Code Size

Syntax		src	src2	dest	Code Size (Byte)
(1) MUL src, c	lest	#UIMM:4	-	Rd	2
(2) MUL src, c	lest	#SIMM:8	-	Rd	3
		#SIMM:16	-	Rd	4
		#SIMM:24	-	Rd	5
		#IMM:32	-	Rd	6
(3) MUL src, c	(3) MUL src, dest	Rs	-	Rd	2
		[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		dsp:8[Rs].memex	-	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:16[Rs].memex	-	Rd	4 (memex == UB) 5 (memex != UB)
(4) MUL src, s	src2, dest	Rs	Rs2	Rd	3

#### (1) MUL src, dest

b7							b0	b7	b0
0	1	1	0	0	0	1	1	imm[3:0]	rd[3:0]

imm[3:0]	src		rd[3:0]	dest		
0000b to 1111b	#UIMM:4	0 to 15	0000b to 1111b	Rd	R0 (SP) to R15	



#### MUL src, dest (2)



mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

src/dest					
Rs/Rd	R0 (SP) to R15				

(4) MUL src, src2, dest

b7		b0 b7							b0	b7	b0			
1	1	1	1	1	1	1	1	0	0	1	1	rd[3:0]	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest					
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15				

# MULHI

Syntax	src	src2	Code Size (Byte)
(1) MULHI src, src2	Rs	Rs2	3

### (1) MULHI src, src2

b7		b0 b7										b0	b0				
1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]	src/src2							
0000b to 1111b	Rs/Rs2	R0 (SP) to R15						

### MULLO

### Code Size

Syntax	SIC	src2	Code Size (Byte)			
(1) MULLO src, src2	Rs	Rs2	3			

### (1) MULLO src, src2

b7							b0	b7						b0			
1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	1	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]	5	src/src2
0000b to 1111b	Rs/Rs2	R0 (SP) to R15



## MULHI

**MULLO** 

## **MVFACHI**

### Code Size

Syntax	dest	Code Size (Byte)
(1) MVFACHI dest	Rd	3

### (1) MVFACHI dest

b7		b0 b7								b0 b7						b0				
1	1	1	1	1	1	0	1	0	0	0	1	1	1	1	1	0	0	0	0	rd[3:0]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

### **MVFACMI**

### **MVFACMI**

### Code Size

Syntax	dest	Code Size (Byte)
(1) MVFACMI dest	Rd	3

### (1) MVFACMI dest

b7		b0 b7											b0	b7				b0		
1	1	1	1	1	1	0	1	0	0	0	1	1	1	1	1	0	0	1	0	rd[3:0]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15



# **MVFACHI**

### **MVFC**

### **MVFC**

### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) MVFC src, dest	Rx	Rd	3

#### (1) MVFC src, dest



cr[3:0]		src	rd[3:0]		dest
0000b	Rx	PSW	0000b to 1111b	Rd	R0 (SP) to R15
0001b		PC			
0010b		USP			
0011b		FPSW			
0100b		Reserved			
0101b		Reserved			
0110b		Reserved			
0111b		Reserved			
1000b		BPSW			
1001b		BPC			
1010b		ISP			
1011b		FINTV			
1100b		INTB			
1101b to 1111b		Reserved			

### **MVTACHI**

## **MVTACHI**

### Code Size

Syntax	src	Code Size (Byte)
(1) MVTACHI src	Rs	3

### (1) MVTACHI src

b7							b0	b7							b0	b7				b0
1	1	1	1	1	1	0	1	0	0	0	1	0	1	1	1	0	0	0	0	rs[3:0]

rs[3:0]		src						
0000b to 1111b	Rs	R0 (SP) to R15						



### **MVTACLO**

**MVTC** 

### **MVTACLO**

### **Code Size**

Syntax	src	Code Size (Byte)
(1) MVTACLO src	Rs	3

#### (1) MVTACLO src

b7	b0 b7							b0 b7					b0							
1	1	1	1	1	1	0	1	0	0	0	1	0	1	1	1	0	0	0	1	rs[3:0]

rs[3:0]		src
0000b to 1111b	Rs	R0 (SP) to R15

### **MVTC**

### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) MVTC src, dest	#SIMM:8	Rx	4
	#SIMM:16	Rx	5
	#SIMM:24	Rx	6
	#IMM:32	Rx	7
(2) MVTC src, dest	Rs	Rx	3

#### (1) MVTC src, dest



li[1:0]	src	
01b	#SIMM:8	$\backslash$
10b	#SIMM:16	
11b	#SIMM:24	
00b	#IMM:32	/

li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

cr[3:0]		dest
0000b	Rx	PSW
0001b		Reserved
0010b		USP
0011b		FPSW
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		BPSW
1001b		BPC
1010b		ISP
1011b		FINTV
1100b		INTB
1101b to 1111b		Reserved



#### (2) MVTC src, dest



cr[3:0]		dest
0000b	Rx	PSW
0001b		Reserved
0010b		USP
0011b		FPSW
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		BPSW
1001b		BPC
1010b		ISP
1011b		FINTV
1100b		INTB
1101b to 1111b		Reserved

rs[3:0]	src				
0000b to 1111b	Rs	R0 (SP) to R15			

### **MVTIPL**

### MVTIPL

### Code Size

Syntax	src	Code Size (Byte)
(1) MVTIPL src	#IMM:4	3

#### (1) MVTIPL src

b7		b0 b7							b0 b7						b0					
0	1	1	1	0	1	0	1	0	1	1	1	0	0	0	0	0	0	0	0	imm[3:0]

imm[3:0]	#IMM:4				
0000b to 1111b	0 to 15				

Note: The MVTIPL instruction is not available in products of the RX610 Group. Use the MVTC instruction to write interrupt priority levels to the processor interrupt-priority level (IPL[2:0]) bits in the processor status word (PSW).



# NEG

### Code Size

Syntax		src	dest	Code Size (Byte)
(1) NEG	dest	-	Rd	2
(2) NEG	src, dest	Rs	Rd	3

### (1) NEG dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	0	0	0	1	rd[3:0]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

(2) NEG src, dest

b7	7 b0 b7							b0 b7				b0					
1	1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			

### NOP

### Code Size

Syntax	Code Size (Byte)
(1) NOP	1

### (1) NOP





### NEG

NOP

# NOT

# NOT

### Code Size

Syntax		src	dest	Code Size (Byte)		
(1) NOT	dest	-	Rd	2		
(2) NOT	src, dest	Rs	Rd	3		

#### (1) NOT dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	0	0	0	0	rd[3:0]

rd[3:0]	dest					
0000b to 1111b	Rd	R0 (SP) to R15				

#### (2) NOT src, dest

b7		b0 b7								b0 b7				b0			
1	1	1	1	1	1	0	0	0	0	1	1	1	0	1	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			



OR

# OR

### Code Size

Syntax		src	src2	dest	Code Size (Byte)
(1) OR	src, dest	#UIMM:4	-	Rd	2
(2) OR	src, dest	#SIMM:8	-	Rd	3
		#SIMM:16	-	Rd	4
		#SIMM:24	-	Rd	5
		#IMM:32	-	Rd	6
(3) OR	src, dest	Rs	-	Rd	2
		[Rs].memex	-	Rd	2 (memex == UB) 3 (memex != UB)
		dsp:8[Rs].memex	-	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:16[Rs].memex	-	Rd	4 (memex == UB) 5 (memex != UB)
(4) OR	src, src2, dest	Rs	Rs2	Rd	3

#### (1) OR src, dest

b7							b0	b7	b0
0	1	1	0	0	1	0	1	imm[3:0]	rd[3:0]

imm[3:0]		src	rd[3:0]	dest		
0000b to 1111b	#UIMM:4	0 to 15	0000b to 1111b	Rd	R0 (SP) to R15	

#### (2) OR src, dest



li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]		dest				
0000b to 1111b	Rd	R0 (SP) to R15				



#### (3) OR src, dest When memex == UB of

• •	K == UB  or  src == Rs			
b7 0 1 0 1	b0 b7	b0  d[1:0 rd[3:0]_   11b 00b 01b 10b	None None dsp:8	
	mex b0 b7 0 1 1 0 mi[1:0] 0 1	b0 b7 0 1 ld[1:0] rs[3:0]	b0 rd[3:0] _	Id[1:0]         src           11b         None           00b         None           01b         dsp:8           10b         dsp:16

mi[1:0]	memex	ld[1:0]	src	rs[3:0]/rd[3:0]		src/dest
00b	В	11b	Rs	0000b to 1111b	Rs/Rd	R0 (SP) to
01b	W	00b	[Rs]			
10b	L	01b	dsp:8[Rs]			
11b	UW	10b	dsp:16[Rs]			

#### (4) OR src, src2, dest

b7		b0 b7									b0	b0		
1	1	1	1	1	1	1	1	0	1	0	1	rd[3:0]	rs[3:0]	rs2[3:0]

rs[3:0]/rs2[3:0]/rd[3:0]	src/src	:2/dest
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15

### POP

### POP

#### **Code Size**

Syntax		dest	Code Size (Byte)
(1) POP	dest	Rd	2

#### (1) POP dest

b7		b0 b7									b0	
0	1	1	1	1	1	1	0	1	0	1	1	rd[3:0]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15



### POPC

### Code Size

Syntax		dest	Code Size (Byte)
(1) POPC	dest	Rx	2

### (1) POPC dest

b7		b0 b7									b0	
0	1	1	1	1	1	1	0	1	1	1	0	cr[3:0]

cr[3:0]		dest
0000b	Rx	PSW
0001b		Reserved
0010b		USP
0011b		FPSW
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		BPSW
1001b		BPC
1010b		ISP
1011b		FINTV
1100b		INTB
1101b to 1111b		Reserved

### POPM

### POPM

### Code Size

Syntax	dest	dest2	Code Size (Byte)
(1) POPM dest-dest2	Rd	Rd2	2

### (1) POPM dest-dest2



rd[3:0]	dest Rd R1 to R14		rd2[3:0]		dest2
0001b to 1110b	Rd	R1 to R14	0010b to 1111b	Rd2	R2 to R15

POPC



## PUSH

### Code Size

Syntax	src	Code Size (Byte)		
(1) PUSH.size src	Rs	2		
(2) PUSH.size src	[Rs]	2		
	dsp:8[Rs]	3		
	dsp:16[Rs]	4		

#### (1) PUSH.size src

 b7
 b0
 b7
 b0

 0
 1
 1
 1
 1
 0
 1
 0
 sz[1:0]
 rs[3:0]

sz[1:0]	Size	rs[3:0]		src
00b	В	0000b to 1111b	Rs	R0 (SP) to R15
01b	W			
10b	L			

#### (2) PUSH.size src

b7						b0	b7			b0	ld[1:0	]	src
1	1	1	1	0	1	ld[1:0]	rs[3:0]	1	0	sz[1:0]	/ 00b	None	
											01b	dsp:8	

IC	נט. דןג	I SIC	
/	00b	None	\
	01b	dsp:8	
	10b	dsp:16	/
`		,	٢.

ld[1:0]	src	rs[3:0]		src	sz[1:0]	Size
00b	[Rs]	0000b to 1111b	Rs	R0 (SP) to R15	00b	В
01b	dsp:8[Rs]				01b	W
10b	dsp:16[Rs]				10b	L

## PUSH



### PUSHC

### Code Size

Syntax	src	Code Size (Byte)
(1) PUSHC src	Rx	2

#### (1) PUSHC src

b7							b0	b7				b0
0	1	1	1	1	1	1	0	1	1	0	0	cr[3:0]

cr[3:0]		src
0000b	Rx	PSW
0001b		PC
0010b		USP
0011b		FPSW
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		BPSW
1001b		BPC
1010b		ISP
1011b		FINTV
1100b		INTB
1101b to 1111b		Reserved

### PUSHM

### PUSHM

### Code Size

Syntax	src	src2	Code Size (Byte)
(1) PUSHM src-src2	Rs	Rs2	2

### (1) PUSHM src-src2



rs[3:0]		src	rs2[3:0]		src2
0001b to 1110b	Rs	R1 to R14	0010b to 1111b	Rs2	R2 to R15



# PUSHC



### RACW

### Code Size

Syntax	src	Code Size (Byte)
(1) RACW src	#IMM:1	3

### (1) RACW src

b7							b0	b7							b0	b7							b0
1	1	1	1	1	1	0	1	0	0	0	1	1	0	0	0	0	0	0	imm	0	0	0	0

imm		src
0b to 1b	#IMM:1	1 to 2

### REVL

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) REVL src, dest	Rs	Rd	3

#### (1) REVL src, dest

b7													b0				
1	1	1	1	1	1	0	1	0	1	1	0	0	1	1	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			

### RACW

**REVL** 

RENESAS
---------

## REVW

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) REVW src, dest	Rs	Rd	3

### (1) REVW src, dest



rs[3:0]/rd[3:0]	src/dest				
0000b to 1111b	Rs/Rd	R0 (SP) to R15			

### **RMPA**

# RMPA

### Code Size

Syntax	Size	Code Size (Byte)
(1) RMPA.size	В	2
	W	2
	L	2

### (1) RMPA.size

b7		b0 b7								b0				
0	1	1	1	1	1	1	1	1	0	0	0	1	1	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L

### REVW



## ROLC

### Code Size

Syntax	dest	Code Size (Byte)
(1) ROLC dest	Rd	2

### (1) ROLC dest

b7		b0 b7								b0		
0	1	1	1	1	1	1	0	0	1	0	1	rd[3:0]

rd[3:0]	dest				
0000b to 1111b	Rd	R0 (SP) to R15			

## RORC

### Code Size

Syntax	dest	Code Size (Byte)
(1) RORC dest	Rd	2

#### (1) RORC dest



rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15



# ROLC

RORC

# ROTL

		DOT

# Syntax src dest Code Size (Byte) (1) ROTL src, dest #IMM:5 Rd 3 (2) ROTL src, dest Rs Rd 3

#### (1) ROTL src, dest



imm[4:0]	SrC		rd[3:0]	dest		
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15	

(2) ROTL src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	1	0	1	1	0	0	1	1	0	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				

### ROTR

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) ROTR src, dest	#IMM:5	Rd	3
(2) ROTR src, dest	Rs	Rd	3

#### (1) ROTR src, dest

b7							b0	b7							b0 b7	b0
1	1	1	1	1	1	0	1	0	1	1	0	1	1	0	imm[4:0]	rd[3:0]

imm[4:0]	src			rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31		0000b to 1111b	Rd	R0 (SP) to R15



### ROTR

Section 4 Instruction Code

#### (2) ROTR src, dest



rs[3:0]/rd[3:0]	src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15				

### ROUND

ROUND

Products of the RX100 Series and RX200 Series do not support the ROUND instruction.

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) ROUND src, dest	Rs	Rd	3
	[Rs].L	Rd	3
	dsp:8[Rs].L	Rd	4
	dsp:16[Rs].L	Rd	5

#### (1) ROUND src, dest

b7			b0 b7											b0		
1	1	1	1	1	1	0	0	1	0	0	1	1	0	ld[1:0]	rs[3:0]	rd[3:0]



ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]		src/dest					
0000b to 1111b	Rs/Rd	R0 (SP) to R15					

# RTE

#### **Code Size**

Syntax	Code Size (Byte)
(1) RTE	2

### (1) RTE



**RTE** 

# RTFI

### Code Size

Syntax	Code Size (Byte)
(1) RTFI	2

### (1) RTFI

b7							b0	b7							b0	
0	1	1	1	1	1	1	1	1	0	0	1	0	1	0	0	

### RTS

### Code Size

Syntax	Code Size (Byte)
(1) RTS	1

### (1) RTS

b7							b0
0	0	0	0	0	0	1	0

## RTSD

### Code Size

Syntax		src	dest	dest2	Code Size (Byte)
(1) RTSD	SIC	#UIMM:8	-	-	2
(2) RTSD	src, dest-dest2	#UIMM:8	Rd	Rd2	3

(1) RTSD src



### (2) RTSD src, dest-dest2

b7								b0	src	
0	0	1	1	1	1	1	1	rd[3:0]	rd2[3:0]	#UIMM:8

rd[3:0]/rd2[3:0]	des	t/dest2
0001b to 1111b	Rd/Rd2	R1 to R15



# RTFI

RTS

### RTSD

# SAT

### Code Size

Syntax		dest	Code Size (Byte)
(1) SAT	dest	Rd	2

### (1) SAT dest

b7							b0	b7				b0
0	1	1	1	1	1	1	0	0	0	1	1	rd[3:0]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

## SATR

### Code Size

Syntax	Code Size (Byte)
(1) SATR	2

### (1) SATR

b7							b0	b7							b0	_
0	1	1	1	1	1	1	1	1	0	0	1	0	0	1	1	



### SAT

**SATR** 

RENESAS
---------

# SBB

### Code Size

Syntax		src	dest	Code Size (Byte)
(1) SBB	src, dest	Rs	Rd	3
(2) SBB	src, dest	[Rs].L	Rd	4
		dsp:8[Rs].L	Rd	5
		dsp:16[Rs].L	Rd	6

### (1) SBB src, dest

b7							b0	b7						b0	b7	b0
1	1	1	1	1	1	0	0	0	0	0	0	0	0	ld[1:0]	rs[3:0]	rd[3:0]

ld[1:0]	src	7	rs[3:0]/rd[3:0]		src/dest
11b	Rs		0000b to 1111b	Rs/Rd	R0 (SP) to R15

### (2) SBB src, dest

0 0 0 0 0 1 1 0 1 0 1 0 0 0 1 d[1:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 rs[3:0]	rd[3:0]



ld[1:0]	src	
00b	[Rs]	
01b	dsp:8[Rs]	
10b	dsp:16[Rs]	

rs[3:0]/rd[3:0]	src/dest						
0000b to 1111b	Rs/Rd	R0 (SP) to R15					



SBB

### **SCCnd**

### Code Size

Syntax	Size	dest	Code Size (Byte)
(1) SCCnd.size dest	L	Rd	3
	B/W/L	[Rd]	3
	B/W/L	dsp:8[Rd]	4
	B/W/L	dsp:16[Rd]	5

#### (1) SCCnd.size dest

_	b7							b0	b7					b0	b7	b0
ſ	1	1	1	1	1	1	0	0	1	1	0	1	sz[1:0]	ld[1:0]	rd[3:0]	cd[3:0]
													1	II		



sz[1:0]	Size		ld[1:0]	dest
00b	В		11b	Rd
01b	W		00b	[Rd]
10b	L		01b	dsp:8[Rd]
		•	10b	dsp:16[Rd]

rd[3:0]		dest
0000b to 1111b	Rd	R0 (SP) to R15

cd[3:0]	SCCnd	cd[3:0]	SCCnd
0000b	SCEQ, SCZ	1000b	SCGE
0001b	SCNE, SCNZ	1001b	SCLT
0010b	SCGEU, SCC	1010b	SCGT
0011b	SCLTU, SCNC	1011b	SCLE
0100b	SCGTU	1100b	SCO
0101b	SCLEU	1101b	SCNO
0110b	SCPZ	1110b	Reserved
0111b	SCN	1111b	Reserved

### SCMPU

### **Code Size**

Syntax	Code Size (Byte)
(1) SCMPU	2

### (1) SCMPU







### SETPSW

### Code Size

Syntax	dest	Code Size (Byte)			
(1) SETPSW dest	flag	2			

### (1) SETPSW dest

b	7	b0 b7											b0
0	1	1	1	1	1	1	1	1	1	0	1	0	cb[3:0]

cb[3:0]		dest
0000b	flag	С
0001b		Z
0010b		S
0011b		0
0100b		Reserved
0101b		Reserved
0110b		Reserved
0111b		Reserved
1000b		I
1001b		U
1010b		Reserved
1011b		Reserved
1100b		Reserved
1101b		Reserved
1110b		Reserved
1111b		Reserved

### SETPSW



# SHAR

# SHAR

### Code Size

Syntax		src	src2	dest	Code Size (Byte)
(1) SHAR	src, dest	#IMM:5	-	Rd	2
(2) SHAR	src, dest	Rs	-	Rd	3
(3) SHAR	src, src2, dest	#IMM:5	Rs	Rd	3

#### (1) SHAR src, dest

b7	b0 b7											
0	1	1	0	1	0	1	imm[4:0]	rd[3:0]				

imm[4:0]		src	rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15

#### (2) SHAR src, dest

b7		b0 b7											b0	b7	b0		
1	1	1	1	1	1	0	1	0	1	1	0	0	0	0	1	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest						
0000b to 1111b	Rs/Rd	R0 (SP) to R15					

#### (3) SHAR src, src2, dest

b7							b0	b7			b0	b0 b7						
1	1	1	1	1	1	0	1	1	0	1	imm[4:0]	rs2[3:0]	rd[3:0]					

imm[4:0]		src	rs2[3:0]/rd[3:0]	src2/dest		
00000b to 11111b	#IMM:5 0 to 31		0000b to 1111b	Rs/Rd	R0 (SP) to R15	



# SHLL

		$\frown$	

Section 4 Instruction Code

### SHLL

Syntax		src	src2	dest	Code Size (Byte)
(1) SHLL	src, dest	#IMM:5	-	Rd	2
(2) SHLL	src, dest	Rs	-	Rd	3
(3) SHLL	src, src2, dest	#IMM:5	Rs	Rd	3

#### (1) SHLL src, dest

b7							b0 b7	b0
0	1	1	0	1	1	0	imm[4:0]	rd[3:0]

imm[4:0]		src	rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15

(2) SHLL src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	1	0	1	1	0	0	0	1	0	rs[3:0]	rd[3:0]

rs[3:0]/rd[3:0]	src/dest						
0000b to 1111b	Rs/Rd	R0 (SP) to R15					

### (3) SHLL src, src2, dest

b7							b0	b7			b0	b7	b0
1	1	1	1	1	1	0	1	1	1	0	imm[4:0]	rs2[3:0]	rd[3:0]

imm[4:0]		src	]	rs2[3:0]/rd[3:0]	s	rc2/dest
00000b to 11111b	#IMM:5	0 to 31		0000b to 1111b	Rs/Rd	R0 (SP) to R15



# SHLR

### SHLR

Syntax	src	src2	dest	Code Size (Byte)
(1) SHLR src, dest	#IMM:5	-	Rd	2
(2) SHLR src, dest	Rs	-	Rd	3
(3) SHLR src, src2, dest	#IMM:5	Rs	Rd	3

#### (1) SHLR src, dest

b7							b0 b7	b0
0	1	1	0	1	0	0	imm[4:0]	rd[3:0]

imm[4:0]		src	rd[3:0]		dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rd	R0 (SP) to R15

#### (2) SHLR src, dest

b7							b0	b7							b0	b7	b0
1	1	1	1	1	1	0	1	0	1	1	0	0	0	0	0	rs[3:0]	rd[3:0]

	src/dest					
0000b to 1111b Rs/Rd	R0 (SP) to R15					

#### (3) SHLR src, src2, dest

b7		b0 b7						b7			b0	b7	b0
1	1	1	1	1	1	0	1	1	0	0	imm[4:0]	rs2[3:0]	rd[3:0]

imm[4:0]		src	rs2[3:0]/rd[3:0]	s	src2/dest
00000b to 11111b	#IMM:5	0 to 31	0000b to 1111b	Rs/Rd	R0 (SP) to R15



### SMOVB

### Code Size

Syntax	Code Size (Byte)
(1) SMOVB	2

### (1) SMOVB

b7							b0	b7							b0
0	1	1	1	1	1	1	1	1	0	0	0	1	0	1	1

### SMOVF

### **Code Size**

Syntax	Code Size (Byte)
(1) SMOVF	2

### (1) SMOVF

b7							b0	b7							b0
0	1	1	1	1	1	1	1	1	0	0	0	1	1	1	1

## SMOVU

### Code Size

Syntax	Code Size (Byte)
(1) SMOVU	2

### (1) SMOVU



## SMOVB

### SMOVF

**SMOVU** 

R01US0032EJ0120 Rev.1.20 Apr 15, 2013



# SSTR

### Code Size

Syntax	Size	Processing Size	Code Size (Byte)		
(1) SSTR.size	В	В	2		
	W	W	2		
	L	L	2		

#### (1) SSTR.size

b7							b0	b7						b0
0	1	1	1	1	1	1	1	1	0	0	0	1	0	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L

## STNZ

#### **Code Size**

Syntax	src	dest	Code Size (Byte)
(1) STNZ src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7

#### (1) STNZ src, dest





li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]	dest					
0000b to 1111b	Rd	R0 (SP) to R15				

RENESAS



### SSTR

**STNZ** 

# STZ

### Code Size

Syntax	src	dest	Code Size (Byte)
(1) STZ src, dest	#SIMM:8	Rd	4
	#SIMM:16	Rd	5
	#SIMM:24	Rd	6
	#IMM:32	Rd	7

### (1) STZ src, dest





li[1:0]	src
01b	#SIMM:8
10b	#SIMM:16
11b	#SIMM:24
00b	#IMM:32

rd[3:0]	dest				
0000b to 1111b	Rd	R0 (SP) to R15			

# STZ



# SUB

### **Code Size**

Syntax			src	src2	dest	t	Code Size (Byte)
(1) SUB	src, dest		#UIMM:4	-	Rd		2
(2) SUB	src, dest		Rs	-	Rd		2
			[Rs].memex	-	Rd		2 (memex == UB) 3 (memex != UB)
			dsp:8[Rs].memex	-	Rd		3 (memex == UB) 4 (memex != UB)
			dsp:16[Rs].memex	-	Rd		4 (memex == UB) 5 (memex != UB)
(3) SUB	src, src2,	dest	Rs	Rs2	Rd		3
0 1 1		0 imm[2.0]	1 rd[3·0]				
imm[3:0]	0 0 0 0	0 imm[3:0]		rd[3:0]		i	dest
			src to 15	<b>rd[3:0]</b> 0000b to 1	111b	Rd	dest R0 (SP) to R15
b7 0 1 0	1111b <b>B</b> src, d mex == UB 0 0 0 1	#UIMM:4 0 lest or src == Rs <u>b0 b7</u> d[1:0]rs[3:	src to 15	Id[1:0] 11b No 00b No 01b dsp	SrC one one	Rd	
0000b to <b>(2) SU</b> When mer	1111b <b>B src, d</b> mex == UB	#UIMM:4 0 lest or src == Rs <u>b0 b7</u> d[1:0]rs[3:	src to 15	Id[1:0] 11b No 00b No 01b dsp 10b dsp	SFC one one 5:8	Rd	

Section 4 Instruction Code

### SUB

mi[1:0]	memex Id[1:		src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

(3) SUB src, src2, dest

b7			b0 b7									b0	b0 b7		
1	1	1	1	1	1	1	1	0	0	0	0	rd[3:0]	rs[3:0]	rs2[3:0]	

rs[3:0]/rs2[3:0]/rd[3:0]	src/src2/dest						
0000b to 1111b	Rs/Rs2/Rd	R0 (SP) to R15					



# **SUNTIL**

### **Code Size**

Syntax	Size	<b>Processing Size</b>	Code Size (Byte)		
(1) SUNTIL.size	В	В			
	W	W	2		
	L	L	2		

#### (1) SUNTIL.size

b7		b0 b7								b0				
0	1	1	1	1	1	1	1	1	0	0	0	0	0	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L

## **SWHILE**

### **Code Size**

Syntax	Size	Processing Size	Code Size (Byte)			
(1) SWHILE.size	В	В	2			
	W	W	2			
	L	L	2			

#### (1) SWHILE.size

b7 b0 b7									b0					
0	1	1	1	1	1	1	1	1	0	0	0	0	1	sz[1:0]

sz[1:0]	Size
00b	В
01b	W
10b	L

Apr 15, 2013

# **SUNTIL**

**SWHILE** 


## **RX Family**

# TST

## **Code Size**

Syntax		src	src2	Code Size (Byte)
(1) TST	src, src2	#SIMM:8	Rs	4
		#SIMM:16	Rs	5
		#SIMM:24	Rs	6
		#IMM:32	Rs	7
(2) TST s	src, src2	Rs	Rs2	3
		[Rs].memex	Rs2	3 (memex == UB) 4 (memex != UB)
		dsp:8[Rs].memex	Rs2	4 (memex == UB) 5 (memex != UB)
		dsp:16[Rs].memex	Rs2	5 (memex == UB) 6 (memex != UB)

### (1) TST src, src2



li[1:0]	SIC	
016	#SIMM:8	
10b	#SIMM:16	
11b	#SIMM:24	
00b	#IMM:32	/

li[1:0]	src	rs2[3:0]	
01b	#SIMM:8	0000b to 1111b	Rs
10b	#SIMM:16	]	
11b	#SIMM:24	]	
00b	#IMM:32	]	

### (2) TST src, src2



src2

R0 (SP) to R15

# TST



# WAIT

# Code Size

Syntax	Code Size (Byte)
(1) WAIT	2

# (1) WAIT

b7	7 b0 b7									b0					
0	1	1	1	1	1	1	1	1	0	0	1	0	1	1	0

# XCHG

# XCHG

# Code Size

Syntax	src	dest	Code Size (Byte)
(1) XCHG src, dest	Rs	Rd	3
	[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
	dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
	dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

## (1) XCHG src, dest



 When memex
 != UB

 b7
 memex
 b0
 b7
 b0
 b7

 0
 0
 0
 0
 1
 1
 0
 mi[1:0]
 1
 0
 0
 0
 1
 0
 0
 0
 1
 0
 0
 0
 1
 0
 0
 0
 1
 0
 0
 0
 rs[3:0]



b0

rd[3:0]

mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp:8[Rs]
11b	UW	10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest		
0000b to 1111b	Rs/Rd	R0 (SP) to R15	

Section 4 Instruction Code

T



## **RX Family**

# XOR

## **Code Size**

Syntax		src	dest	Code Size (Byte)
(1) XOR	src, dest	#SIMM:8	Rd	4
		#SIMM:16	Rd	5
		#SIMM:24	Rd	6
		#IMM:32	Rd	7
(2) XOR	src, dest	Rs	Rd	3
		[Rs].memex	Rd	3 (memex == UB) 4 (memex != UB)
		dsp:8[Rs].memex	Rd	4 (memex == UB) 5 (memex != UB)
		dsp:16[Rs].memex	Rd	5 (memex == UB) 6 (memex != UB)

### (1) XOR src, dest



li[1:0]	] src	
01b	#SIMM:8	
10b	#SIMM:16	
11b	#SIMM:24	
00ь	#IMM:32	$\Box$ /

li[1:0]	src	rd[3:0]
01b	#SIMM:8	0000b to 111
10b	#SIMM:16	
11b	#SIMM:24	
00b	#IMM:32	

rd[3:0]	dest		
0000b to 1111b	Rd	R0 (SP) to R15	

#### (2) XOR src, dest



mi[1:0]	memex	ld[1:0]	src
00b	В	11b	Rs
01b	W	00b	[Rs]
10b	L	01b	dsp
11b	UW	10b	dsp

ld[1:0]	src
11b	Rs
00b	[Rs]
01b	dsp:8[Rs]
10b	dsp:16[Rs]

rs[3:0]/rd[3:0]	src/dest		
0000b to 1111b	Rs/Rd	R0 (SP) to R15	

# Section 4 Instruction Code

# XOR



# Section 5 EXCEPTIONS

## 5.1 Types of Exception

During the execution of a program by the CPU, the occurrence of certain events may necessitate suspending execution of the main flow of the program and starting the execution of another flow. Such events are called exceptions.

RX CPUs of the RX600 Series support eight types of exceptions and those of the RX100 Series and RX200 Series support seven types of exceptions (i.e. all except the floating-point exception). The RX CPU supports the eight types of exception listed in figure 5.1.

 Exceptions
 Undefined instruction exception

 Privileged instruction exception

 Access exception

 Floating-point exceptions*

 Reset

 Non-maskable interrupt

 Interrupts

 Unconditional trap

The occurrence of an exception causes the processor mode to switch to supervisor mode.





#### 5.1.1 Undefined Instruction Exception

An undefined instruction exception occurs when execution of an undefined instruction (an instruction not implemented) is detected.

#### 5.1.2 Privileged Instruction Exception

A privileged instruction exception occurs when execution of a privileged instruction is detected while operation is in user mode. Privileged instructions can only be executed in supervisor mode.

#### 5.1.3 Access Exception

When it detects an error in memory access, the CPU generates an access exception. Detection of memory protection errors for memory protection units generates exceptions of two types: instruction-access exceptions and operand-access exceptions.

#### 5.1.4 Floating-Point Exceptions

Floating-point exceptions include the five specified in the IEEE754 standard, namely overflow, underflow, inexact, division-by-zero, and invalid operation, and a further floating-point exception that is generated on the detection of unimplemented processing. The exception processing of floating-point exceptions is masked when the EX, EU, EZ, EO, or EV bit in FPSW is 0.

Note: Since products of the RX100 Series and RX200 Series do not support instructions for floating-point operations, the floating-point exception does not occur.

#### 5.1.5 Reset

A reset through input of the reset signal to the CPU causes the exception handling. This has the highest priority of any exception and is always accepted.

#### 5.1.6 Non-Maskable Interrupt

The non-maskable interrupt is generated by input of the non-maskable interrupt signal to the CPU and is only used when the occurrence of a fatal fault has been detected in the system. Never end the exception handling routine for the non-maskable interrupt with an attempt to return to the program that was being executed at the time of interrupt generation.

#### 5.1.7 Interrupts

Interrupts are generated by the input of interrupt signals to the CPU. The interrupt with the highest priority can be selected for handling as a fast interrupt. In the case of the fast interrupt, hardware pre-processing and hardware post-processing are handled fast. The priority level of the fast interrupt is fifteen (the highest)*. The exception processing of interrupts is masked when the I bit in PSW is 0.

Note: * The priority level of the fast interrupt is seven (the highest) in products of the RX610 Group.

#### 5.1.8 Unconditional Trap

An unconditional trap is generated when the INT or BRK instruction is executed.



## 5.2 Exception Handling Procedure

For exception handling, part of the processing is handled automatically by hardware and part is handled by a program (the exception handling routine) that has been written by the user. Figure 5.2 shows the handling procedure when an exception other than a reset is accepted.







When an exception is accepted, hardware processing by the RX CPU is followed by vector access to acquire the address of the branch destination. A vector address is allocated to each exception. The branch destination address of the exception handling routine for the given exception is written to each vector address.

Hardware pre-processing by the RX CPU handles saving of the contents of the program counter (PC) and processor status word (PSW). In the case of the fast interrupt, the contents are saved in the backup PC (BPC) and the backup PSW (BPSW), respectively. In the case of other exceptions, the contents are preserved in the stack area. General purpose registers and control registers other than the PC and PSW that are to be used within the exception handling routine must be preserved on the stack by user program code at the start of the exception handling routine.

On completion of processing by most exception handling routine, registers preserved under program control are restored and the RTE instruction is executed to restore execution from the exception handling routine to the original program. For return from the fast interrupt, the RTFI instruction is used instead. In the case of the non-maskable interrupt, however, end the program or reset the system without returning to the original program.

Hardware post-processing by the RX CPU handles restoration of the pre-exception contents of the PC and PSW. In the case of the fast interrupt, the contents of the BPC and BPSW are restored to the PC and PSW, respectively. In the case of other exceptions, the contents are restored from the stack area to the PC and PSW.



## 5.3 Acceptance of Exceptions

When an exception occurs, the CPU suspends the execution of the program and processing branches to the start of the exception handling routine.

#### 5.3.1 Timing of Acceptance and Saved PC Value

Table 5.1 lists the timing of acceptance and program counter (PC) value to be saved for each type of exception event.

#### Table 5.1 Timing of Acceptance and Saved PC Value

Exception		Type of Handling	Timing of Acceptance	Value Saved in the BPC/ on the Stack
Undefined	instruction exception	Instruction canceling type	During instruction execution	PC value of the instruction that is generated by the exception
Privileged	instruction exception	Instruction canceling type	During instruction execution	PC value of the instruction that is generated by the exception
Access ex	ception	Instruction canceling type	During instruction execution	PC value of the instruction that is generated by the exception
Floating-po	pint exceptions*	Instruction canceling type	During instruction execution	PC value of the instruction that is generated by the exception
Reset		Program abandonment type	Any machine cycle	None
Non- maskable interrupt	During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions	Instruction suspending type	During instruction execution	PC value of the instruction being executed
	Other than the above	Instruction completion type	At the next break between instructions	PC value of the next instruction
Interrupts	During execution of the RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, and SWHILE instructions	Instruction suspending type	During instruction execution	PC value of the instruction being executed
	Other than the above	Instruction completion type	At the next break between instructions	PC value of the next instruction
Unconditional trap		Instruction completion type	At the next break between instructions	PC value of the next instruction

Note: * Since products of the RX100 Series and RX200 Series do not support instructions for floating-point operations, the floating-point exception does not occur.



#### 5.3.2 Vector and Site for Preserving the PC and PSW

The vector for each type of exception and the site for preserving the contents of the program counter (PC) and processor status word (PSW) are listed in table 5.2.

#### Table 5.2Vector and Site for Preserving the PC and PSW

Exception		Vector	Site for Preserving the PC and PSW
Undefined in	struction exception	Fixed vector table	Stack
Privileged in	struction exception	Fixed vector table	Stack
Access exce	ption	Fixed vector table	Stack
Floating-poir	nt exceptions*	Fixed vector table	Stack
Reset		Fixed vector table	Nowhere
Non-maskab	le interrupt	Fixed vector table	Stack
Interrupts	Fast interrupt	FINTV	BPC and BPSW
	Other than the above	Relocatable vector table (INTB)	Stack
Unconditiona	al trap	Relocatable vector table (INTB)	Stack

Note: * Since products of the RX100 Series and RX200 Series do not support instructions for floating-point operations, the floating-point exception does not occur.



## 5.4 Hardware Processing for Accepting and Returning from Exceptions

This section describes the hardware processing for accepting and returning from an exception other than a reset.

#### (1) Hardware pre-processing for accepting an exception

#### (a) Preserving the PSW

(For the fast interrupt)

 $PSW \rightarrow BPSW$ 

(For other exceptions)

 $PSW \rightarrow Stack area$ 

Note: The FPSW is not preserved by hardware pre-processing. Therefore, if this is used within the exception handling routine for floating-point instructions, the user should ensure that it is preserved in the stack area from within the exception handling routine.

#### (b) Updating of the PM, U, and I bits in the PSW

I: Cleared to 0 U: Cleared to 0 PM: Cleared to 0

#### (c) Preserving the PC

(For the fast interrupt)  $PC \rightarrow BPC$ (For other exceptions)  $PC \rightarrow Stack area$ 

#### (d) Set the branch-destination address of the exception handling routine in the PC

Processing is shifted to the exception handling routine by acquiring the vector corresponding to the exception and branching accordingly.

#### (2) Hardware post-processing for executing RTE and RTFI instructions

#### (a) Restoring the PSW

(For the fast interrupt) BPSW  $\rightarrow$  PSW (For other exceptions) Stack area  $\rightarrow$  PSW

#### (b) Restoring the PC

(For the fast interrupt) BPC  $\rightarrow$  PC (For other exceptions) Stack area  $\rightarrow$  PC



## 5.5 Hardware Pre-processing

The sequences of hardware pre-processing from reception of each exception request to execution of the associated exception handling routine are explained below.

#### 5.5.1 Undefined Instruction Exception

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The address of the processing routine is fetched from the vector address, FFFFFDCh.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

#### 5.5.2 Privileged Instruction Exception

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The address of the processing routine is fetched from the vector address, FFFFFD0h.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

#### 5.5.3 Access Exception

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The address of the processing routine is fetched from the vector address, FFFFFD4h.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

#### 5.5.4 Floating-Point Exceptions

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) The address of the processing routine is fetched from the vector address, FFFFFE4h.
- (5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.
- Note: Since products of the RX100 Series and RX200 Series do not support instructions for floating-point operations, the floating-point exception does not occur.

#### 5.5.5 Reset

- (1) The control registers are initialized.
- (2) The address of the processing routine is fetched from the vector address, FFFFFFCh.
- (3) The PC is set to the fetched address.

#### 5.5.6 Non-Maskable Interrupt

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved on the stack (ISP). For other instructions, the PC value of the next instruction is saved.
- (4) The processor interrupt priority level bits (IPL[3:0]) in the PSW are set to Fh.
- (5) The address of the processing routine is fetched from the vector address, FFFFFF8h.
- (6) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.7 Interrupts

- (1) The value of the processor status word (PSW) is saved on the stack (ISP) or, for the fast interrupt, in the backup PSW (BPSW).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) If the interrupt was generated during the execution of an RMPA, SCMPU, SMOVB, SMOVF, SMOVU, SSTR, SUNTIL, or SWHILE instruction, the value of the program counter (PC) for that instruction is saved. For other instructions, the PC value of the next instruction is saved. Saving of the PC is in the backup PC (BPC) for fast interrupts and on the stack for other interrupts.
- (4) The processor interrupt priority level bits (IPL[3:0]) in the PSW indicate the interrupt priority level of the interrupt.
- (5) The address of the processing routine for an interrupt source other than the fast interrupt is fetched from the relocatable vector table. For the fast interrupt, the address is fetched from the fast interrupt vector register (FINTV).
- (6) The PC is set to the fetched address and processing branches to the start of the exception handling routine.

### 5.5.8 Unconditional Trap

- (1) The value of the processor status word (PSW) is saved on the stack (ISP).
- (2) The processor mode select bit (PM), the stack pointer select bit (U), and the interrupt enable bit (I) in the PSW are cleared to 0.
- (3) The value of the program counter (PC) is saved on the stack (ISP).
- (4) For the INT instruction, the value at the vector corresponding to the INT instruction number is fetched from the relocatable vector table.

For the BRK instruction, the value at the vector from the start address is fetched from the relocatable vector table.

(5) The PC is set to the fetched address and processing branches to the start of the exception handling routine.



## 5.6 Return from Exception Handling Routines

Executing the instructions listed in table 5.3 at the end of the corresponding exception handling routines restores the values of the program counter (PC) and processor status word (PSW) that were saved on the stack or in control registers (BPC and BPSW) immediately before the exception handling sequence.

Table 5.3Return from Exception Handling Routines

Exception		Instruction for Return
Undefined instruction exception		RTE
Privileged instru	uction exception	RTE
Access exception	on	RTE
Floating-point e	xceptions*	RTE
Reset		Return is impossible
Non-maskable interrupt		Return is impossible
Interrupts	Fast interrupt	RTFI
	Other than the above	RTE
Unconditional trap		RTE

Note: * Since products of the RX100 Series and RX200 Series do not support instructions for floating-point operations, the floating-point exception does not occur.

## 5.7 Order of Priority for Exceptions

The order of priority for exceptions is given in table 5.4. When multiple exceptions are generated at the same time, the exception with the highest priority is accepted first.

Table 5.4         Order of Priority for Exception
---------------------------------------------------

Order of Pr	iority	Exception
High	1	Reset
	2	Non-maskable interrupt
	3	Interrupts
	4	Instruction access exception
	5	Undefined instruction exception
		Privileged instruction exception
	6	Unconditional trap
	7	Operand access exception
Low	8	Floating-point exceptions*

Note: * Since products of the RX100 Series and RX200 Series do not support instructions for floating-point operations, the floating-point exception does not occur.



# Index

### Numerics

0 flush bit of denormalized number (DN bit) ..... 26

## A

ACC (accumulator) 20	5
access exception 257	7
accumulator (ACC) 20	5

## B

backup PC (BPC)	23
backup PSW (BPSW )	23
bitwise operations	32
BPC (backup PC)	23
BPSW (backup PSW)	23

# С

C flag (carry flag)	22
carry flag (C flag)	22
CE flag (unimplemented processing cause flag)	25
CO flag (overflow cause flag)	25
control register direct	41
control registers	19
CU flag (underflow cause flag)	25
CV flag (invalid operation cause flag)	25
CX flag (inexact cause flag)	25
CZ flag (division-by-zero cause flag)	25

# D

division-by-zero cause flag (CZ flag)	25
division-by-zero exception enable bit (EZ bit)	26
division-by-zero flag (FZ flag)	26
DN bit (0 flush bit of denormalized number)	26

# E

EO bit (overflow exception enable bit)	26
EU bit (underflow exception enable bit)	26
EV bit (invalid operation exception enable bit)	26
EX bit (inexact exception enable bit)	26
EZ bit (division-by-zero exception enable bit)	26

#### F

# fast interrupt vector register (FINTV)..... 23 FINTV (fast interrupt vector register)..... 23 fixed vector table ..... 34 floating-point ...... 31 floating-point error summary flag (FS flag)..... 26 floating-point exceptions ..... 27 floating-point rounding-mode setting bits floating-point status word (FPSW) ..... 24 FO flag (overflow flag) ..... 26 FPSW (floating-point status word) ..... 24 FS flag (floating-point error summary flag)...... 26 FU flag (underflow flag) ..... 26 FV flag (invalid operation flag) ..... 26 FX flag (inexact flag)..... 26 FZ flag (division-by-zero flag) ..... 26

# G

general-purpose registers (R0 (SP) to R15) ..... 19

# Ι



# Ν

NaN (Not a Number) 2	8
non-maskable interrupt 25	7

# 0

O flag (overflow flag)	22
order of priority for exceptions	265
overflow cause flag (CO flag)	25
overflow exception enable bit (EO bit)	26
overflow flag (FO flag)	26
overflow flag (O flag)	22

## Р

PC (program counter) 20
PM bit (processor mode select bit) 22
post-increment register indirect 41
pre-decrement register indirect 41
privileged instruction 30
privileged instruction exception 257
processor interrupt priority level (IPL[3:0] bits) 22
processor mode 30
processor mode select bit (PM bit) 22
processor status word (PSW) 21
program counter (PC) 20
program counter relative 42
PSW (processor status word) 21
PSW direct 41

# Q

QNaN (Quiet NaN) 23
---------------------

# R

R0 (SP) to R15 (general-purpose registers) 19
register (n) 46
register direct 40
register indirect 40
register relative 40
register_num (Rn) 46
relocatable vector table 35
reset
RM[1:0] bits
(floating-point rounding-mode setting bits) 25

Rounding to the nearest value	25
Rounding towards $+\infty$	25
Rounding towards $-\infty$	25
Rounding towards 0	25

# S

# U

U bit (stack pointer select bit) 2	2
unconditional trap 25	7
undefined instruction exception 25	7
underflow cause flag (CU flag) 2	5
underflow exception enable bit (EU bit) 2	6
underflow flag (FU flag) 2	6
unimplemented processing cause flag (CE flag) 2	5
user mode 3	0
user stack pointer (USP) 2	0
USP (user stack pointer) 2	0

## V

vector table	34
--------------	----

# Z

Z flag (zero flag)	22
zero flag (Z flag)	22



# **REVISION HISTORY** RX Family Software Manual

		Description		
Rev.	Date	Page	Summary	
0.10	Nov. 12, 2007	-	First edition issued	
0.20	Mar. 18, 2008	3 to 5	Notation in This Manual changed	
		8 to 13	List of Instructions for RX Family changed	
	1		Section 1 CPU Functions changed	
	14 1.1 Features changed		1.1 Features changed	
		15	1.2 Register Set of the CPU changed	
		15	Figure 1.1 Register Set of the CPU changed	
		16	1.2.2 Control Registers changed	
		17	1.2.2.1 Interrupt Stack Pointer (ISP)/User Stack Pointer (USP) changed	
		18	1.2.2.4 Processor Status Word (PSW): b31 to b4 changed, Notes 1 and 2 changed	
		19	IPL[2:0] bits (Processor interrupt priority level) changed	
		20	1.2.2.6 Backup PSW Register (BPSW) added	
		20	1.2.2.7 Vector Register (VCT) $\rightarrow$ 1.2.2.7 Fast Interrupt Vector Register (FINTV) changed	
		21	1.2.2.8 Floating-Point Status Word (FPSW): b25 to b15, b9, b7 to b0 changed	
		22	1.2.2.9 Coprocessor Enable Register (CPEN) added	
		24	Table 1.5 Conditions Leading to an Invalid Exception and the Operation Results changed	
		25	1.4.1 Supervisor Mode changed	
		25	1.4.2 User Mode added	
		25	1.4.3 Privileged Instruction changed	
		25	1.4.4 Switching Between Processor Modes changed	
		29	1.7 Vector Table changed	
		29	1.7.1 Fixed Vector Table changed	
		29	Figure 1.8 Fixed Vector Table changed	
		30	1.7.2 Relocatable Vector Table changed	
		31	2.1 Types of Addressing Mode, (3) Special Instruction Addressing Modes added	
		32	2.2 Guide to This Section, (2) Symbolic notation changed	
		33	Immediate: #IMM:S8, #IMMEX:U8 added	
		33	Register Indirect: Operation diagram added	
		33	Register Relative: Description, Operation diagram changed	
		34	Short Immediate: #IMM:2 added, Description for #IMM:3 changed	
		34	Short Register Relative: Description changed, Operation diagram added	
		35	Post-increment Register Indirect: Operation diagram added	
		35	Pre-decrement Register Indirect: Description changed, Operation diagram added	
		35	Indexed Register Indirect: Operation diagram added	
		36	Control Register Direct: VCT $\rightarrow$ FINTV changed, CPEN added, Description changed, Operation diagram changed	
		36	Program Counter Relative: Rn added	
		36	Program Counter Relative: label (dsp:3) $\rightarrow$ pcdsp:3 changed, Description changed, Operation diagram changed	
		37	Program Counter Relative: label (dsp:8) (dsp:16) (dsp:24) $\rightarrow$ pcdsp:8 pcdsp:16 pcdsp:24 changed, Description changed, Operation diagram changed	
		37	Register Direct: added	
		38	Section 3 Instruction Descriptions added	
		159	Section 5 EXCEPTIONS added	
		-		



		Description				
Rev.	Date	Page Summary				
0.30	Jul. 31, 2008	3 to 5	Notation in This Manual			
			Symbols: IMM, IMMEX $\rightarrow$ IMM, SIMM, UIMM changed			
			Bit length specifiers: :1 added			
			Bit length extension specifier: :S8, :U8 deleted			
			Operations: tmp2, tmp3 added			
		8 to 13	List of Instructions for RX Family			
			FREIT instruction $\rightarrow$ RTFI instruction, REIT instruction $\rightarrow$ RTE instruction changed			
			EDIV instruction, EDIVU instruction, MULU instruction, PUSHA instruction, and STOP instruction deleted			
			For floating-point operation instructions and coprocessor instructions, the description as an optional function added			
			DSP instructions added			
		14	Section 1 CPU Functions changed			
		14	1.1 Features changed			
		15	1.2 Register Set of the CPU changed			
		15	Figure 1.1 Register Set of the CPU changed			
		17	1.2.2.2 Interrupt Table Register (INTB)			
			Interrupt vector table $\rightarrow$ Relocatable vector table changed			
		18	1.2.2.4 Processor Status Word (PSW), Note 3 changed			
		19	U bit (Stack pointer select bit) changed			
		22	1.2.2.8 Floating-Point Status Word (FPSW), Note 3 added			
		23	1.2.3 Accumulator (ACC) added			
		24	1.3.2 Underflow added			
		24	Table 1.3 Conditions Leading to an Inexact Exception and the Operation Results, Notes added			
		25	1.3.4 Division-by-Zero, Note for denormalized number, QNaN, and SNaN added			
		25	Table 1.5 Conditions Leading to an Invalid Exception and the Operation Results changed			
		26	Table 1.6 Rules for Generating QNaNs added			
		26	1.3.6 Unimplemented Processing changed, Note deleted			
		27	1.4.3 Privileged Instruction changed			
		27	1.4.4 Switching Between Processor Modes, (2) Switching from supervisor mode to user mode changed			
		33 to 39	Section 2 Addressing Modes changed			
		42	(5) Operation, (c) Special notation added			
		43	(8) Instruction Format, (d) Immediate value changed			
		47 to 171	Code Size in Instruction Format added			
		48	ADC instruction: Instruction Format changed			
		50	ADD instruction: Instruction Format changed			
		51	AND instruction: Instruction Format changed			
		54	BCnd instruction: Instruction Format changed			
		58	BRA instruction: Instruction Format changed			
		64	CMP instruction: Instruction Format, Description Example changed			
		65	DIV instruction: Instruction Format changed			
		67	DIVU instruction: Instruction Format changed			
		69 to 70	EMUL instruction: Note in Function added, Instruction Format changed			
		71 to 72	EMULU instruction: Note in Function added, Instruction Format changed			
		73	FADD instruction: Flag Change, Note in Instruction Format changed			



		Description		
Rev.	Date	Page	Summary	
0.30	Jul. 31, 2008	75 to 77	FCMP instruction: Syntax, Operation, Function, Flag Change, Instruction Format, Supplementary Description changed	
		78	FDIV instruction: Flag Change, Note in Instruction Format changed	
		80 to 82	FMUL instruction: Note in Function added, Flag Change, Note in Instruction Format, Supplementary Description changed	
		83 to 84	FSUB instruction: Flag Change, Note in Instruction Format changed	
		86 to 88	FTOI instruction: Function, Flag Change, Instruction Format, Supplementary Description changed	
		89	INT instruction: Instruction Format, Syntax: INT $\rightarrow$ INT src changed	
		90 to 91	ITOF instruction: Function, Flag Change, Instruction Format changed	
		94	MACHI instruction added	
		95	MACLO instruction added	
		96	MAX instruction: Instruction Format changed	
		97	MIN instruction: Instruction Format changed	
		98 to 100	MOV instruction: Function, Instruction Format, Description Example changed	
		101	MOVU instruction: Note in Instruction Format changed	
		103 to 104	MUL instruction: Syntax, Operation, Function, Flag Change, Instruction Format, Description Example changed	
		105	MULHI instruction added	
		106	MULLO instruction added	
		107	MVFACHI instruction added	
		108	MVFACMI instruction added	
		111	MVTACHI instruction added	
		112	MVTACLO instruction added	
		113	MVTC instruction: Instruction Format changed	
		114	MVTCP instruction: Instruction Format changed	
		117	NOP instruction: Operation, Function changed	
		120	OR instruction: Instruction Format changed	
		125	PUSH instruction: Function added, Note in Instruction Format changed	
		128 to 129	RACW instruction added	
		132	RMPA instruction: Function added, Note added	
		138 to 140	ROUND instruction: Function, Flag Change, Instruction Format changed, Supplementary Description added	
		141	RTE instruction: REIT instruction $\rightarrow$ RTE instruction changed	
		142	RTFI instruction: FREIT instruction $\rightarrow$ RTFI instruction changed	
		144 to 145	RTSD instruction: Operation, Function, Instruction Format changed	
		148	SBB instruction: Note in Instruction Format changed	
		149	SCCnd instruction: Note in Instruction Format changed	
		151	SCMPU instruction: Operation, Function, Flag Change changed	
		156	SMOVB instruction: Operation, Function changed	
		157	SMOVF instruction: Operation, Function changed	
		158	SMOVU instruction: Operation, Function changed	
		159	SSTR instruction: Operation, Function changed	
		160	STNZ instruction: Instruction Format changed	
		161	STZ instruction: Instruction Format changed	
		162	SUB instruction: Instruction Format changed	
		163 to 164	SUNTIL instruction: Operation, Function, Flag Change, Instruction Format changed	



		Description				
Rev.	Date	Page Summary				
0.30	Jul. 31, 2008	165 to 166	SWHILE instruction: Note 3 in Operation deleted, Operation, Function, Flag Change, Instruction Format changed			
		167	TST instruction: Instruction Format changed			
		169 to 170	XCHG instruction: Syntax, Function, Instruction Format, Description Example changed			
		171	XOR instruction: Instruction Format changed			
		172 to 260	Section 4 Instruction Code added			
		262	5.2.1 Undefined Instruction Exception added			
		262	5.2.5 Reset changed			
		262	5.2.6 Non-Maskable Interrupt changed			
		264	Figure 5.2 Outline of the Exception Handling Procedure changed			
		265	5.3 Exception Handling Procedure: FREIT instruction $\rightarrow$ RTFI instruction, REIT instruction $\rightarrow$ RTE instruction changed			
		268	<ul> <li>5.5 Hardware Processing for Accepting and Returning from Exceptions</li> <li>(2) FREIT instruction → RTFI instruction, REIT instruction → RTE instruction changed</li> <li>(a) Changed</li> </ul>			
		269 to 270	5.6 Exception Sequences: Processor mode select bit, $RM \rightarrow PM$ error amended			
		271	Table 5.3 Return from Exception Processing Routines: FREIT instruction $\rightarrow$ RTFI instruction, REIT instruction $\rightarrow$ RTE instruction changed			
		271	Table 5.4 Order of Priority for Exceptions changed			
).50	Feb. 3, 2009	3	Notation in This Manual			
0.00			Rx added, Fx $\rightarrow$ flag changed			
		9, 13	List of Instructions for RX Family			
			Coprocessor instructions (MVFCP, MVTCP, and OPECP instructions) deleted			
		14	Section 1 CPU Functions, 1.1 Features, changed			
		15	Figure 1.1 Register Set of the CPU, CPEN register deleted			
		16	1.2.2 Control Registers, CPEN register deleted			
		17	1.2.2.2 Interrupt Table Register (INTB) changed			
		18	1.2.2.4 Processor Status Word (PSW): I bit changed, PM bit added			
		20	1.2.2.7 Fast Interrupt Vector Register (FINTV) changed			
		22	1.2.2.8 Floating-Point Status Word (FPSW): Notes changed and added			
		22	[Explanation of Floating-Point Rounding Modes] added			
		26	1.4.4 Switching Between Processor Modes, (2) Switching from supervisor mode to user mode, changed			
		30	Figure 1.8 Fixed Vector Table changed			
		31	1.7.2 Relocatable Vector Table, Description changed			
		32	1.8 Address Space added			
			Section 2 Addressing Modes			
		35 to 36	Immediate: #IMM:2 deleted, Operation diagram for #UIMM:8 added			
		37	Control Register Direct: PC added, CPEN deleted			
		39	2.2.1 Ranges for Immediate Values added			
			Section 3 Instruction Descriptions, 3.1 Guide to This Section:			
		41	(4) Syntax, (c) Operand, changed			
		42	(5) Operation, (b) Pseudo-functions, changed			
		43	(8) Instruction Format, (b) Control registers, changed, (c) Flag and bit, changed			
		-	Coprocessor instructions (MVFCP, MVTCP, and OPECP instructions) deleted			
			Bit pattern of the instruction $\rightarrow$ Instruction code changed			
		53	BCLR instruction: Function added			



Description		n	
Rev.	Date	Page	Summary
0.50	Feb. 3, 2009	54	BCnd instruction, Description Example: Note added
		55	BMCnd instruction: Function added
		57	BNOT instruction: Function added
		58	BRA instruction, Description Example: Note added
		59	BRK instruction: Function changed
		60	BSET instruction: Function added
		61	BSR instruction: Note in Operation added
		61	BSR instruction, Description Example: Note added
		62	BTST instruction: Function added
		70	EMUL instruction: Instruction Format added
		72	EMULU instruction: Instruction Format added
		73	FADD instruction: Note in Flag Change changed
		75	FCMP instruction: Function changed, Note in Flag Change changed
		78	FDIV instruction: Note in Flag Change changed
		80	FMUL instruction: Note in Flag Change changed
		83	FSUB instruction: Note in Flag Change changed
		86	FTOI instruction: Note in Flag Change changed
		89	INT instruction: Function changed
		90	ITOF instruction: Note in Flag Change changed
		99 to 100	MOV instruction: Instruction Format changed, Note 1 changed
		101	MOVU instruction: Note 1 in Instruction Format changed
		109	MVFC instruction: Function added, Note in Instruction Format changed
		112	MVTC instruction: Note in Instruction Format changed
		113	MVTIPL instruction: Function added
		120	POPC instruction: Instruction Format changed
		123	PUSHC instruction: Function added, Instruction Format changed
		129	RMPA instruction: Note in Operation changed
		135	ROUND instruction: Note in Flag Change changed
		133	RTSD instruction, Instruction Format: Description added, Note changed
		142	SCMPU instruction: Note in Operation changed
		140	SMOVB instruction: Note in Operation changed
		153	SMOVF instruction: Note in Operation changed
			SMOVU instruction: Note in Operation changed
		155	
		156	SSTR instruction: Note in Operation changed
		160	SUNTIL instruction: Note in Operation changed
		162	SWHILE instruction: Note in Operation changed
		165	WAIT instruction, Function: Description added, Note added
		470	Section 4 Instruction Code
		170	4.1 Guide to This Section, (2) List of Code Size: Description added
		-	Coprocessor instructions (MVFCP, MVTCP, and OPECP instructions) deleted
		180 to 181	B <i>Cnd</i> : Instruction codes (1) and (3) changed
		213 to 214	
		217	MOV: Instruction code (14) changed, Instruction code (15) added
		222	MVFACMI: Instruction code (1) changed
		223	MVFC: Instruction code (1) changed
		225 to 226	
		231	POPC: Instruction code (1) changed



-		Description			
Rev.	Date	Page	Summary		
0.50	Feb. 3, 2009	233 PUSHC: Instruction code (1) changed			
			Section 5 Exceptions		
		257	5.1 Types of Exception: Section title changed		
		257	Figure 5.1 Types of Exception changed		
		258	5.1.4 Floating-Point Exceptions changed		
		258	5.1.7 Interrupts changed		
		258	5.1.8 Unconditional Trap added (5.2.8 INT Instruction Exceptions and 5.2.9 BRK Instruction Exception deleted)		
		259	Figure 5.2 Outline of the Exception Handling Procedure changed		
		260	5.2 Exception Handling Procedure changed		
		261	Table 5.1 Timing of Acceptance and Saved PC Value changed		
		262	Table 5.2 Vector Table and Site for Preserving the PC and PSW Registers changed		
		263	<ul><li>5.4 Hardware Processing for Accepting and Returning from Exceptions,</li><li>(1) Hardware pre-processing for accepting an exception, (a) Preserving the PSW register: Note added</li></ul>		
		265	5.5.8 Unconditional Trap added (5.6.8 INT Instruction Exceptions and 5.6.9 BRK Instruction Exception deleted)		
		266	Table 5.3 Return from Exception Processing Routines changed		
		266	Table 5.4 Order of Priority for Exceptions changed		
		267	Index added		
0.51	Mar. 24, 2009	-	DSP instructions, floating-point operation instructions, floating-point operation unit are described without the phase "(as an optional function)".		
		30	1.7.1 Fixed Vector Table, Figure 1.8 Fixed Vector Table		
			Reserved area is added to addresses in the range from FFFFF80h to FFFFFCCh		
0.60	May. 26, 2009	9	List of Instructions Classified in Alphabetical Order		
			MVTIPL (privileged instruction) deleted		
		13	List of Instructions Classified by Type		
			MVTIPL (privileged instruction) deleted		
		18	1.2.2.4 Processor Status Word (PSW)		
			Description on the MVTIPL deleted from Note 1		
		26	1.4.3 Privileged Instruction		
			Description on the MVTIPL deleted		
		35	2.2 Addressing Modes		
			Immediate, #IMM:3: Description on the MVTIPL deleted		
		-	3.2 Instructions in Detail		
			Description on the MVTIPL deleted		
		-	4.2 Instruction Code Described in Detail		
			Description on the MVTIPL including the code size deleted		
1.00	June 11, 2010	5	Notation in This Manual, Operations: << and >> added, tmp32 and tmp64 deleted		
		8 to 16	List of Instructions for RX Family		
			BCnd, BMCnd, and SCCnd instructions: Cnd described as mnemonic		
			MVTIPL instruction (privileged instruction) added, table note added		
		All	Exception sequence $\rightarrow$ Hardware pre-processing, Exception handler $\rightarrow$ Exception handling routine, changed		



		Description			
Rev.	Date	Page	Summary		
1.00	June 11, 2010		Section 1 CPU Functions		
			1.1 Features		
		17	Register set of the CPU, and the accumulator, changed		
			1.2 Register Set of the CPU		
		18	Figure 1.1 Register Set of the CPU, changed		
			1.2.2.3 Program Counter (PC)		
		20	Bit arrangement diagram, Value after reset, changed		
			1.2.2.4 Processor Status Word (PSW)		
		21	Bit arrangement diagram: Note for b27, added		
		21	Bits IPL[2:0] $\rightarrow$ Bits IPL[3:0] changed		
		22	Note 1 changed, Note 4 added		
		22	Description on bits IPL[3:0] changed		
			1.2.2.8 Floating-Point Status Word (FPSW)		
		25	FS: Floating-point flag summary bit $\rightarrow$ Floating-point error summary flag,		
			changed		
		25 to 26	Description on bits added		
		26	1.2.3 Accumulator (ACC), changed		
		29	1.3.6 Unimplemented Processing, changed		
			1.4.2 User Mode		
		30	Bits IPL[2:0] $\rightarrow$ Bits IPL[3:0] changed		
			1.4.3 Privileged Instruction		
		30	MVTIPL instruction added		
			Section 2 Addressing Modes		
			2.2 Addressing Modes		
		39	Immediate, #IMM:3: changed, Immediate, #IMM:4: added		
		41	PSW Direct, Operation diagram: Bits IPL[2:0] $\rightarrow$ Bits IPL[3:0] changed		
		43	Table 2.1 Ranges for Immediate Values: IMM:4 added		
			Section 3 Instruction Descriptions		
		46	3.1 Guide to This Section, (a) Data type: signed long long, unsigned long long, and float, added		
		57	BCLR instruction: Operation (1) and (2), changed		
		58	BCnd instruction, Function: The column for Cnd described as mnemonic		
		59	BMCnd instruction: Operation (1) and (2), changed		
			Function: The column for Cnd described as mnemonic		
		61	BNOT instruction: Operation (1) and (2), changed		
		80	FCMP instruction:		
			Supplementary Description, =: src2 = src $\rightarrow$ src2 == src changed		
		98	MACHI instruction: Operation and Function, changed		
		99	MACLO instruction: Operation and Function, changed		
		109	MULHI instruction: Operation changed		
		100	MULLO instruction: Operation changed		
		114	MVTACHI instruction: Operation changed		
		114	MVTACLO instruction: Operation changed		
		115	MVTC instruction: Function changed		
		117	MVTIPL instruction, added		
		124	POPC instruction: Function changed		
		124	RACW instruction: Operation changed		
			ROLC instruction: Operation added, Function changed		
		135	RORC instruction: Operation added, Function changed		
		136	ROTL instruction: Operation added, Function changed		
		137	ROTR instruction: Operation added, Function changed		
		138	No managed		



		Description				
Rev.	Date	Page Summary				
1.00	June 11, 2010	145	RTSD instruction: Operation (2), changed			
		147	SAT instruction: Operation changed			
		148	SATR instruction: Operation changed			
		150	SCCnd instruction, Function: The column for Cnd described as mnemonic			
		154	SHAR instruction: Operation added, Function changed			
		155	SHLL instruction: Operation added, Function changed			
		156	SHLR instruction: Operation added, Function changed			
		164	SUNTIL instruction: Operation changed			
		166	SWHILE instruction: Operation changed			
			Section 4 Instruction Code			
			4.1 Guide to This Section			
		174	(4) Instruction Code: Instruction code for memex (when memex == UB or src == Rs when memex != UB) and src/dest description changed			
			4.2 Instruction Code Described in Detail			
		177 to 255	Description of memex specifier: SB $\rightarrow$ B, SW $\rightarrow$ W, changed			
		185 to 186	BCnd instruction: The column for Cnd described as mnemonic			
		187	BMCnd instruction: The column for Cnd described as mnemonic			
		227	MVTIPL instruction, added			
		243	SCCnd instruction: The column for Cnd described as mnemonic			
		240	Section 5 Exceptions			
		257	5.1.3 Access Exception, changed			
		257	5.1.7 Interrupts, changed			
		258	5.2 Exception Handling Procedure, changed			
		258 261	5.3.2 Vector and Site for Preserving the PC and PSW, changed			
		261	Table 5.2 Vector and Site for Preserving the PC and PSW, changed			
		201	<ul> <li>5.4 Hardware Processing for Accepting and Returning from Exceptions: Description added</li> </ul>			
		262	(b) Updating of the PM, U, and I bits in the PSW, changed			
		262 264	5.5.6 Non-Maskable Interrupt, (4) changed			
		264 264	5.5.7 Interrupts, (4) changed			
1.10	Aug. 11, 2011	All	RX200 specifications in the RX200 Series are reflected			
	,	39	2.2 Addressing Modes			
		00	Immediate, Symbol: #IMM:4, added			
			Section 3 Instruction Descriptions			
		58	B <i>Cnd</i> instruction, Function: The expression described in the condition column, changed (parentheses added)			
		59	BM <i>Cnd</i> instruction, Function: The expression described in the condition column, changed (parentheses added)			
		66	BTST instruction, Instruction Format: The column for src2, changed			
		80	FCMP instruction, Instruction Format: The column for src2, changed			
		150	SC <i>Cnd</i> instruction, Function: The expression described in the condition column,			
			changed (parentheses added)			
			Section 4 Instruction Code			
		194	BTST instruction, Code Size: Description of (1) and (3) in the column for src2, changed			
		205	FCMP instruction, Code Size: Description of (1) in the column for src2, changed			
1.20	Apr. 15, 2013	All	RX100 specifications in the RX100 Series are reflected			



# RX Family User's Manual: Software

Publication Date:	Rev.0.10 Rev.1.20	Nov. 12, 2007 Apr. 15, 2013	
Published by:	Renesas Electronics Corporation		



#### SALES OFFICES

**Renesas Electronics Corporation** 

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information. Renesas Electronics America Inc. 2880 Scott Bouleward Santa Clara, CA 95050-2554, U.S.A. Tel: +1-405-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-95441, Fax: +1-905-898-3220 Renesas Electronics Curope Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL& 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics (Damp Limited Tel: +49-21-165030, Fax: +44-1628-651-700 Fax: +49-21-165030, Fax: +44-92-21-6503-1327 Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-61-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 Renesas Electronics (Shanghai) Co., Ltd. 1011 204, 205, AZIA Center, No. 1233 Liujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 Renesas Electronics (Shanghai) Co., Ltd. 1011 204, 205, AZIA Center, No. 1233 Liujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-8887-7858 Renesas Electronics Co., Ltd. 1015 01.613, 16/F, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +86-2157-5900, Fax: +868-2487-59670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Juni 190-602 Hylitu Innovation Centre Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Btd. 1011 905, Block B, Menara Ancorp, Ancorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7355-9300, Fax: +60-3-7355-9510 Renesas Electronics Malaysia Sdn.Btd. 1011 905, Block B, Menara Ancorp, Ancorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Se

> © 2013 Renesas Electronics Corporation. All rights reserved. Colophon 1.3

**RX** Family

