Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



User's Manual

Phase-out/Discontinued

μ**PD78362A**

16-/8-BIT SINGLE-CHIP MICROCONTROLLER

HARDWARE

μ**PD78361A** μ**PD78362A** μ**PD78P364A**

Document No. U10745EJ3V0UM00 (3rd edition) Date Published August 1997 N

© NEC Corporation 1996 Printed in Japan



① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

QTOP is a trademark of NEC Corporation.

MS-DOS and Windows are either registered trademarks or trademarks of Microsoft

Corporation in the United States and/or other countries.

PC/AT and PC DOS are trademarks of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

TRON is an abbreviation of The Realtime Operating system Nucleus.

ITRON is an abbreviation of Industrial TRON.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

The information in this document is subject to change without notice.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features. NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

Phase-out/Discontinued

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A. Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

Major Revisions in this Edition

Page	Description
Throughout	Adds the μ PD78361A to the target devices
p.195	CHAPTER 8 A/D CONVERTER
	8.2 A/D Converter Mode Register (ADM)
	Changes the conversion time by the FR bit setting.
p.264	CHAPTER 10 CLOCKED SERIAL INTERFACE
	10.6.1 SBI Data Format
	Adds Caution to the bus release signal and command signal.

The mark \bigstar shows major revised points.

PREFACE

Jsers This manual is intended for user engineers who understand the functions of the μ PD783 Subseries and plan to design application systems using the μ PD78366A Subseries. This manual describes the following products in the μ PD78366A Subseries ^{Note} .				
 μPD78361A, 78362A, 78P364A 				
	78365A, 78366A, 78368A, and 7	the μ PD78366A Subseries provides μ PD78363A, '8P368A. For details on the μ PD78363A, 78365A, μ PD78366A User's Manual Hardware (U10205E) .		
Purpose	The purpose of this manual is to help unde Subseries as listed below.	erstand the hardware functions of the μ PD78366A		
Organization	The μ PD78366A Subseries manual is semanual) and Instructions.	eparated into two parts: Hardware (the present		
	Hardware	Instructions		
	Pin functions	CPU functions		
	 Internal hardware function 	Addressing		
	Interrupts	List of instruction set		
	List of instruction set	Explanation of each instruction		
	Caution —			
Read them be	he use of the μ PD78366A subseries are sufficience of the product. The minute information about this product			
How to read this manual	Before using this manual, the user shoul logical circuit, and microcontroller fields.	d have a general knowledge of the electronics,		
	• • • •	nd 78P364A manual: PD78362A is treated as the representative model se the μ PD78361A and 78P364A, take μ PD78362A		

for each version.

FACE


Phase-out/Discontinued

- To check the details of a register if you know the name of the register: \rightarrow Look it up in APPENDIX C REGISTER INDEX.
- To know the detailed functions:
 - \rightarrow Look it up in APPENDIX D FUNCTION INDEX.
- To know the μ PD78366A Subseries instruction function in detail: \rightarrow Refer to the μ PD78356 User's Manual Instruction (U12117E).
- To understand the general functions of the $\mu \text{PD78366A}$ Subseries:
 - $\rightarrow~$ Read the entire manual in the order of the table of contents.

Legend	Data weight	: Higher digits on the left side Lower digits on the right side
	Active low	: xxxx (Pins and signal names are over-scored.)
	Memory map address	: Low-order address on the upper side
		High-order address on the lower side
	Note	: Explanation of the indicated part of the text
	Caution	: Information requesting the user's special attention
	Remark	: Supplementary information
	Numeric value	: Binary XXXXB or XXXX
		Decimal XXXX
		Hexadecimal xxxxH



Register representation



Never write the combination of codes marked "setting prohibited" in the register chart.

Confusing characters : 0 (zero), O (uppercase of o)

: 1 (numeral), I (lowercase of L), I (uppercase of i)

Related documents

• Documents related to devices

Document name	Document number	
	English	Japanese
μPD78362A Data Sheet	U10098E	U10098J
µPD78P364A Data Sheet	U10106E	U10106J
μPD78363A, 78365A, 78366A Data Sheet	U11109E	U11109J
μPD78P368A Data Sheet	U11373E	U11373J
µPD78362A User's Manual Hardware	This manual	U10745J
µPD78366A User's Manual Hardware	U10205E	U10205J
µPD78356 User's Manual Instructions	U12117E	U12117J
µPD78362A Special Function Register Table	_	U10210J
µPD78366A Special Function Register Table	-	U10107J
µPD78352A Instruction Set	-	U11955J


· Documents related to development tools

Document name		Document number	
		English	Japanese
IE-78350-R User's Manual	Hardware	EEU-1366	EEU-754
	Software	EEU-1376	EEU-753
IE-78365-R-EM1 User's Manual		EEU-1454	EEU-924
P-78327CW-R User's Manual		EEU-1496	EEU-969

Caution The related documents are subject to change without notice. Be sure to use the latest documents when starting design.




78K/III Series Product Development










Note Use a commercially available socket.

- **Remarks 1.** The host machine and the PG-1500 can also be connected directly using an RS-232-C cable.
 - 2. This diagram assumes that software is provided through 3.5-inch floppy disks.



Development Tool Configuration (when using integrated debugger)



Note Use a commercially available socket.

- Remarks 1. This diagram assumes that the host machine is a desktop PC.
 - 2. This diagram assumes that software is provided through 3.5-inch floppy disks.

CONTENTS

CHAPTE	R 1 GENERAL	1
1.1	Features	2
1.2	Application Fields	
1.3	Ordering Information	
1.4	Pin Configuration (Top View)	
	1.4.1 Normal operation mode	
	1.4.2 PROM programming mode (μPD78P364A only: MODE/V _{PP} = H)	6
1.5	Block Diagram	
1.6	Functional Outline	9
1.7	Differences among μ PD78366A Subseries Products	11
1.8	Application Example	12
CHAPTE	R 2 PIN FUNCTIONS	
2.1	Pin Function List	13
	2.1.1 Normal operation mode	13
	2.1.2 PROM programming mode (μ PD78P364A only: MODE/V _{PP} = H)	
2.2	Pin Functions	
	2.2.1 Normal operation mode	
	2.2.2 PROM programming mode (μPD78P364A only)	
2.3	I/O Circuits and Connection of Unused Pins	22
CHAPTE	R 3 CPU ARCHITECTURE	
3.1	Memory Space	25
	3.1.1 Vector table area	
	3.1.2 CALLT instruction table area	
	3.1.3 CALLF instruction entry area	
	3.1.4 Internal RAM area	
	3.1.5 Special function register area	
3.2	Processor Registers	35
	3.2.1 Control registers	
	3.2.2 General-purpose registers	
	3.2.3 Special function registers (SFR)	
3.3	Data Memory Addressing	51
	3.3.1 General-purpose register addressing	53
	3.3.2 Short direct addressing	
	3.3.3 Special function register (SFR) addressing	
3.4	Control Registers	55
	3.4.1 Memory expansion mode register	55
	3.4.2 Programmable wait control register	57

		Phase-out/Di	scontinued
CHAPTE	R 4 SU	MMARY OF BLOCK FUNCTION	59
4.1	Execut	ion Unit	59
4.2	Bus Co	ntrol Unit	59
4.3	Progra	m Memory and Data Memory	59
4.4	Ports		60
4.5	Real-Ti	me Pulse Unit	60
4.6	Real-Ti	me Output Port	60
4.7	A/D Co	nverter	61
4.8	Serial I	nterface	61
4.9	PWM C	Output Unit	61
4.10	Watcho	dog Timer	61
4.11	Interru	pt Controller	61
CHAPTE	R 5 PO	RT FUNCTIONS	63
5.1	Hardwa	are Configuration	63
5.2	Port Fu	inctions	73
	5.2.1	Functions and features of I/O ports	74
	5.2.2	I/O mode setting	75
	5.2.3	Control mode setting	78
	5.2.4	Specifying pull-up resistor	81
CHAPTE	R 6 CL	OCK GENERATOR	83
CHAPTE	R7 RE	AL-TIME PULSE UNIT	87
7.1	RPU Co	onfiguration	88
7.2)	88
	7.2.1	Configuration	88
	7.2.2	Control registers	96
	7.2.3	Operation	104
7.3	Timer 1	·	
	7.3.1	Configuration	
	7.3.2	Control registers	136
	7.3.3	Operation	137
7.4		2	-
	7.4.1	Configuration	138
	7.4.2	Control registers	140
	7.4.3	Operation	144
7.5		3	150
	7.5.1	Configuration	150
	7.5.2	Control registers	152
	7.5.3	Operation	157
7.6		Gerauon	165
7.0	7.6.1	Configuration	165
	7.6.2	Control registers	167
	7.6.3	Operation	-
	1.0.5	operation	1/4

	7.7	Real-Time Output Function	189	
		7.7.1 Configuration	189	
		7.7.2 Control registers	190	
		7.7.3 Operation	191	
СН		R 8 A/D CONVERTER	193	
-				
	8.1	Configuration	194	
	8.2	A/D Converter Mode Register (ADM)	197	
	8.3	A/D Conversion Result Register (ADCR)	201	
8.4 Operation				
		8.4.1 Basic operation of A/D converter	203	
		8.4.2 Operation mode of A/D converter	207	
	8.5	How to Read A/D Converter Characteristic Tables	216	
СЦ		R 9 ASYNCHRONOUS SERIAL INTERFACE	210	
CII			213	
	9.1	Asynchronous Serial Interface Configuration	220	
	9.2	Setting Pins for Serial Communication	222	
	9.3	Data Format Setting	224	
	9.4	Baud Rate Setting	226	
		9.4.1 Baud rate generator configuration	228	
		9.4.2 Specific baud rate setting	230	
	9.5	Transmitting Data	232	
	9.6	Receiving Data	234	
	9.7	Tansmitting/Receiving Data Using Macro Service	236	
	9.8	If Reception Error Occurs	238	
~				
СН	IAPTE	R 10 CLOCKED SERIAL INTERFACE	241	
	10.1	Clocked Serial Interface Configuration	242	
	10.2	Setting Pins for Serial Communication	244	
	10.3	Baud Rate Setting	246	
		10.3.1 Baud rate generator configuration	248	
		10.3.2 Specific baud rate setting	250	
	10.4	Two Operation Modes of Clocked Serial Interface	252	
	10.5	Three-Wire Serial I/O Mode Setting	254	
		10.5.1 Transmission in three-wire serial I/O mode	256	
		10.5.2 Reception in three-wire serial I/O mode	258	
		10.5.3 Transmission/reception in three-wire serial I/O mode		
		10.5.4 Corrective action in case shift operation is not synchronized		
	10.6	SBI Mode Setting		
		10.6.1 SBI data format	266	
		10.6.2 Controlling and detecting status of serial bus	272	
		10.6.3 Communicating with SBI		
		10.6.4 Operation only when address is received		

Phase-out/Discontinued CHAPTER 11 PWM SIGNAL OUTPUT FUNCTION 285 11.1 11.2 11.2.1 11.2.2 11.2.3 11.3 CHAPTER 12 WATCHDOG TIMER 291 12.1 Configuration 291 Watchdog Timer Mode Register (WDM)..... 292 12.2 12.3 13.1 13.1.1 13.1.2 13.1.3 13.1.4 13.2 13.2.1 13.2.2 13.2.3 13.3 13.3.1 13.3.2 13.3.3 13.3.4 13.3.5 13.4 13.5 13.5.1 13.5.2 13.5.3 13.6 13.6.1 Software interrupt (context switching) acknowledgment operation by BRKCS instruction 324 13.6.2 13.7 13.8 13.8.1 13.8.2 13.8.3 13.8.4 13.8.5 13.8.6

	13.9 13.10	Cases where Interrupt Request and Macro Service are Temporarily Held Pending Instructions whose Execution Is Temporarily Suspended by Interrupts and Macro Services			
СН	CHAPTER 14 STANDBY FUNCTION				
	14.1	Function Overview	3/0		
	14.1	Standby Control Register (STBC)			
	14.3	Operation			
	14.5	14.3.1 HALT mode			
		14.3.2 STOP mode			
		14.3.2 STOL INDUE	555		
CH/	APTER	R 15 RESET FUNCTION	363		
СН	APTEF	R 16 PROGRAMMING FOR μ PD78P364A	367		
	16.1	Operating Mode	368		
	16.2	Procedure for Writing on PROM (Page Program Mode)	369		
	16.3	Procedure for Writing on PROM (Byte Program Mode)	372		
	16.4	Procedure for Reading from PROM	375		
	16.5	Screening of One-Time PROM Version	376		
СН	APTEF	17 INSTRUCTION SET	377		
	17.1	Operand Identifier and Description	377		
	17.2	Legend	380		
	17.3	Notational Symbols in Flag Operation Field	381		
	17.4	Differences between $\mu \text{PD78362A}$ and $\mu \text{PD78328}$ in Instruction Set			
	17.5	Operations of Basic Instructions	382		
СН	APTER	8 18 INSTRUCTION EXECUTION RATE	399		
	18.1	Memory Space and Access Speed	399		
	-	18.1.1 Main RAM and peripheral RAM			
		18.1.2 Memory access			
	18.2	Interrupt Execution Rate			
	18.3	Calculating Number of Execution Clocks			
СН	APTEF	19 CAUTIONS	411		
	19.1	Cautions for CHAPTER 2 PIN FUNCTIONS	411		
	19.2	Cautions for CHAPTER 3 CPU ARCHITECTURE			
	19.3	Cautions for CHAPTER 5 PORT FUNCTIONS	412		
	19.4	Cautions for CHAPTER 6 CLOCK GENERATOR			
	19.5	Cautions for CHAPTER 7 REAL-TIME PULSE UNIT	414		
	19.6	Cautions for CHAPTER 8 A/D CONVERTER	417		
	19.7	Cautions for CHAPTER 9 ASYNCHRONOUS SERIAL INTERFACE	417		
	19.8	Cautions for CHAPTER 10 CLOCKED SERIAL INTERFACE	418		
	19.9	Cautions for CHAPTER 11 PWM SIGNAL OUTPUT FUNCTION	418		

19	9.10	Cautions for CHAPTER 12 WATCHDOG TIMER	419
19	9.11	Cautions for CHAPTER 13 INTERRUPT FUNCTION	419
19	9.12	Cautions for CHAPTER 14 STANDBY FUNCTION	422
19	9.13	Cautions for CHAPTER 15 RESET FUNCTION	422
19	9.14	Cautions for CHAPTER 18 INSTRUCTION EXECUTION RATE	423
APPE	ENDI	X A DIFFERENCE BETWEEN μ PD78362A AND μ PD78328	425
APPE	ENDI	X B TOOLS	429
В	6.1	Development Tools	429
В	3.2	Embedded Software	434
APPE	ENDI	X C REGISTER INDEX	437
С	.1	Register Index (In Alphabetical Order with Respect to Register Name)	
С	.2	Register Index (In Alphabetical Order with Respect to Register Symbol)	440
APPE	ENDI	X D FUNCTION INDEX	445
	ENDI	X E REVISION HISTORY	453



LIST OF FIGURES (1/6)

Figure No.	Title	Page
2-1	I/O Circuit of Each Pin	23
3-1	Memory Map (μPD78361A)	
3-2	Memory Map (μPD78362A)	
3-3	Memory Map (μPD78P364A)	
3-4	Register Configuration	
3-5	Format of Program Status Word	
3-6	Manipulation Bits of General-Purpose Registers	
3-7	Data Memory Addressing (µPD78361A)	
3-8	Addressing Space of Data Memory (µPD78362A)	
3-9	Addressing Space of Data Memory (µPD78P364A)	
3-10	Format of Memory Expansion Mode Register	
3-11	Format of Programmable Wait Control Register	
5-1	Basic I/O Port Configuration	
5-2	Port Specified as Output Port	65
5-3	Port Specified as Input Port	
5-4	When Control Is Specified	
5-5	Format of Port Read Control Register	
5-6	Control (output port specified)	
5-7	Port Configuration	
5-8	Format of Port 0 Mode Register	75
5-9	Format of Port 3 Mode Register	
5-10	Format of Port 5 Mode Register	
5-11	Format of Port 8 Mode Register	
5-12	Format of Port 9 Mode Register	
5-13	Format of Memory Expansion Mode Register	
5-14	Format of Port 0 Mode Control Register	
5-15	Format of Port 3 Mode Control Register	
5-16	Format of Port 8 Mode Control Register	80
5-17	Format of Pull-Up Resistor Option Register L	82
5-18	Format of Pull-Up Resistor Option Register H	82
6-1	Block Diagram of Clock Generator	
6-2	External Circuitry of System Clock Oscillation Circuit	84
6-3	Examples of Wrong Resonator Connection Circuitry	85
7-1	Block Diagram of Timer 0 (PWM mode 0 symmetrical triangular wave,	
	asymmetrical triangular wave)	89
7-2	Block Diagram of Timer 0 (PWM mode 0 toothed wave)	
7-3	Block Diagram of Timer 0 (PWM mode 1)	
7-4	Format of Timer Unit Mode Register 0	
7-5	Configuration of Output Driver Off Function	
7-6	Format of Timer Control Register 0	100



LIST OF FIGURES (2/6)

Figure No.	Title	Page
7-7	Format of Timer Control Register 1	102
7-8	Format of External Interrupt Mode Register 0	103
7-9	Block Diagram of RTP Output Function of TO00-TO05 Pins	105
7-10	Operation Timing in PWM Mode 0 (symmetric triangular wave)	110
7-11	Operation Timing in PWM Mode 0 (symmetric triangular wave, BFCM0x \ge CM03)	111
7-12	Operation Timing in PWM Mode 0 (symmetric triangular wave, BFCM0x = 0000H)	112
7-13	Operation Timing in PWM Mode 0 (asymmetric triangular wave)	117
7-14	Operation Timing in PWM Mode 0 (asymmetric triangular wave, BFCM0x \ge CM03)	118
7-15	Operation Timing in PWM Mode 0 (asymmetric triangular wave, BFCM0x > CM03)	119
7-16	Operation Timing in PWM Mode 0 (asymmetric triangular wave, BFCM0x = 0000H) (1)	120
7-17	Operation Timing in PWM Mode 0 (asymmetric triangular wave, BFCM0x = 0000H) (2)	121
7-18	Operation Timing in PWM Mode 0 (asymmetric triangular wave, BFCM0x = CM03)	122
7-19	Operation Timing in PWM Mode 0 (toothed wave)	126
7-20	Operation Timing in PWM Mode 0 (toothed wave, BFCM0x > CM03)	127
7-21	Operation Timing in PWM Mode 0 (toothed wave, BFCM0x = CM03)	128
7-22	Operation Timing in PWM Mode 0 (toothed wave, BFCM0x = 0000H)	129
7-23	Operation Timing in PWM Mode 1	134
7-24	Block Diagram of Timer 1	135
7-25	Format of Timer Control Register 1	136
7-26	Example of Compare Operation (TM1, interval timer mode)	137
7-27	Block Diagram of Timer 2	138
7-28	Block Diagram of INTP3/INTCC20 Generation	139
7-29	Format of Timer Control Register 2	141
7-30	Format of External Interrupt Mode Register 1	142
7-31	Format of Sampling Control Register 0	143
7-32	Basic Operation of Timer 2 (TM2)	144
7-33	Example of TM2 Capture Operation (free-running operation)	146
7-34	Example of TM2 Capture Operation (interval operation)	146
7-35	Example of TM2 Compare Operation (free-running operation)	147
7-36	Example of TM2 Compare Operation (interval operation)	147
7-37	Block Diagram of Sampling Circuit (TM2)	148
7-38	Sampling Timing Chart (TM2)	148
7-39	Block Diagram of Timer 3	150
7-40	Block Diagram of INTP0/INTCC30 Generation	151
7-41	Format of Timer Control Register 3	153
7-42	Format of External Interrupt Mode Register 0	154
7-43	Format of External Interrupt Mode Register 1	154
7-44	Format of Sampling Control Register 0	155
7-45	Format of Sampling Control Register 1	156
7-46	Basic Operation of Timer 3 (TM3)	157
7-47	Example of TM3 Capture Operation (free-running operation)	159
7-48	Example of TM3 Capture Operation (interval operation)	160
7-49	Example of TM3 Compare Operation (free-running operation)	161
7-50	Example of TM3 Compare Operation (interval operation)	162



LIST OF FIGURES (3/6)

Figure No.	Title			
7-51	Block Diagram of Sampling Circuit (TM3)	163		
7-52	Sampling Timing Chart (TM3)	163		
7-53	Block Diagram of Timer 4 (general-purpose timer mode)	165		
7-54	Block Diagram of Timer 4 (UDC mode)			
7-55	Format of Timer Unit Mode Register 1			
7-56	Format of Timer Control Register 4	170		
7-57	Basic Operation of Timer 4 (TM4)	174		
7-58	TM4 Clear Operation (during up count in UDC mode)	178		
7-59	TM4 Clear Operation (during down count in UDC mode)	178		
7-60	Internal Clock Operation in UDC Mode	180		
7-61	Example of Operation in Mode 1 (when valid edge of TIUD pin is rising edge)	181		
7-62	Example of Operation in Mode 1 (when valid edge of TIUD pin is rising edge)	181		
7-63	Example of Operation in Mode 2 (when valid edge of TIUD pin is rising edge)	182		
7-64	Example of Operation in Mode 3 (when valid edge of TIUD pin is rising edge)	183		
7-65	Example of Operation in Mode 3 (when valid edge of TIUD pin is rising edge)	184		
7-66	Example of Operation in Mode 4	185		
7-67	Block Diagram of Timer 4 (PWM output operation)	186		
7-68	Example of PWM Output Operation of TO40	188		
7-69	Block Diagram of Real-Time Output Port	189		
7-70	Format of Real-Time Output Port Mode Register	190		
7-71	Example of Real-Time Output Function Operation (P00 pin)	192		
8-1	Block Diagram of A/D Converter	. 194		
8-2	Example of Connecting Capacitor to A/D Converter Pin	195		
8-3	Format of A/D Converter Mode Register	198		
8-4	Word Access to ADCR Register	201		
8-5	Byte Access to ADCR Register	202		
8-6	A/D Conversion Basic Operation (in select mode, with software trigger)	203		
8-7	A/D Conversion Basic Operation (in mixed mode, with external trigger)	204		
8-8	Rewriting ADM during A/D Conversion (in scan mode, with software trigger)	205		
8-9	A/D Conversion in Select Mode (1-buffer mode)	207		
8-10	Example of Operation Timing in Select Mode (1-buffer mode)	208		
8-11	A/D Conversion in Select Mode (4-buffer mode)	209		
8-12	Example of Operation Timing in Select Mode (4-buffer mode)	209		
8-13	A/D Conversion in Scan Mode	210		
8-14	Example of Operation Timing in Scan Mode	211		
8-15	A/D Conversion in Mixed Mode (select processing in 1-buffer mode)	212		
8-16	Example of Operation Timing in Mixed Mode (select processing in 1-buffer mode)			
	(software trigger)	213		
8-17	Example of Operation Timing in Mixed Mode (select processing in 1-buffer mode)			
	(external trigger or interrupt trigger)	213		
8-18	A/D Conversion in Mixed Mode (select processing in 4-buffer mode)	214		
8-19	Example of Operation Timing in Mixed Mode (select processing in 4-buffer mode)			
	(software trigger)	215		



LIST OF FIGURES (4/6)

Figure No.	Title	Page
8-20	Example of Operation Timing in Mixed Mode (select processing in 4-buffer mode)	
	(external trigger or interrupt trigger)	215
8-21	Total Error	217
8-22	Quantized Error	217
8-23	Zero Scale Error	218
8-24	Full Scale Error	218
8-25	Non-Linearity Error	218
9-1	Block Diagram of Asynchronous Serial Interface	221
9-2	Format of Port 3 Mode Control Register	222
9-3	Format of Port 3 Mode Register	223
9-4	Format of Transmit/Receive Data of Asynchronous Serial Interface	224
9-5	Setting of ASIM Register (data format)	225
9-6	Setting of ASIM Register (serial clock)	227
9-7	Block Diagram of Baud Rate Generator	229
9-8	Format of Baud Rate Generator Control Register	229
9-9	Asynchronous Serial Interface Transmission End Interrupt Timing	233
9-10	Asynchronous Serial Interface Reception End Interrupt Timing	234
9-11	Setting of ASIM Register (reception enabled)	235
9-12	UART Transmitting/Receiving Using Macro Service	237
9-13	Reception Error Timing	238
9-14	Format of Asynchronous Serial Interface Status Register	239
10-1	Block Diagram of Clocked Serial Interface	243
10-2	Format of Port 3 Mode Control Register	244
10-3	Format of Port 3 Mode Register	245
10-4	Setting of CSIM Register (serial clock)	247
10-5	Block Diagram of Baud Rate Generator	249
10-6	Format of Baud Rate Generator Control Register	251
10-7	Example of System Configuration in Three-Wire Serial I/O Mode	252
10-8	Example of System Configuration of Serial Bus Interface (SBI)	253
10-9	Timing in Three-Wire Serial I/O Mode	254
10-10	Setting of CSIM Register (three-wire serial I/O mode)	255
10-11	Timing in Three-Wire Serial I/O Mode (transmission)	256
10-12	Setting of CSIM Register (transmission enabled)	257
10-13	Timing in Three-Wire Serial I/O Mode (reception)	258
10-14	Setting of CSIM Register (reception enabled)	259
10-15	Timing in Three-Wire Serial I/O Mode (transmission/reception)	261
10-16	Setting of CSIM Register (transmission/reception enabled)	262
10-17	Example of System Configuration of Serial Bus Interface (SBI)	
10-18	Setting of CSIM Register (SBI mode)	
10-19	Bus Release Signal	
10-20	Command Signal	
10-21	Address	267



LIST OF FIGURES (5/6)

Figure No.	Title	Page		
10-22	Command			
10-23	Data	. 267		
10-24	Acknowledge Signal	. 268		
10-25	Busy Signal and Ready Signal	. 268		
10-26	Format of Serial Bus Interface Control Register	. 273		
10-27	Operations of RELT, CMDT, RELD, and CMDD	. 274		
10-28	Operation of ACKT	. 274		
10-29	Operation of ACKE	. 275		
10-30	Operation of ACKD	. 276		
10-31	Operation of BSYE	. 277		
10-32	Setting of CSIM Register (transmission/reception enabled)	. 279		
10-33	Address Transfer from Master Device to Slave Device	. 280		
10-34	Command Transfer from Master Device to Slave Device	. 280		
10-35	Data Transfer from Master Device to Slave Device	. 281		
10-36	Data Transfer from Slave Device to Master Device	. 281		
10-37	Example of System Configuration of Serial Bus Interface (SBI)	. 282		
10-38	Setting of CSIM Register (wake-up function)	. 283		
11-1	Block Diagram of PWM Unit	. 285		
11-2	Format of PWM Control Register 0	. 287		
11-3	Format of PWM Control Register 1	. 288		
11-4	Operation of PWM Output Function (high-active setting)	. 289		
12-1	Block Diagram of Watchdog Timer	. 291		
12-2	Format of Watchdog Timer Mode Register	. 293		
13-1	Format of Interrupt Control Registers	. 303		
13-2	Format of Interrupt Mask Flag Register	. 305		
13-3	Format of Interrupt Mode Control Register	. 307		
13-4	Format of In-service Priority Register	. 308		
13-5	Format of Program Status Word (PSWL)	. 309		
13-6	Non-Maskable Interrupt Request Acknowledgment Operation	. 311		
13-7	Interrupt Acknowledgment Processing Algorithm	. 315		
13-8	Context Switching Operation by Generation of Interrupt Request	. 316		
13-9	Format of RETCS Instruction	. 317		
13-10	Restoration Operation from Interrupt Using Context Switching Function by RETCS Instruction	. 317		
13-11	Examples of Processing an Interrupt Request Generated while Another Interrupt is being Processed	. 319		
13-12	Example of Processing Interrupt Requests Generated Simultaneously			
13-12	Differences in Level 3 Interrupt Acknowledgment Operation by Setting IMC Register			
13-13	Context Switching Operation by Executing BRKCS Instruction			
13-14	Format of RETCSB Instruction			
13-16	Restoration Operation from Software Interrupt by BRKCS Instruction	020		
10 10	(Operation of RETCSB Instruction)	. 327		



LIST OF FIGURES (6/6)

Figure No.	Title		
13-17	Differences between Vectored Interrupt and Macro Service Processing	. 328	
13-18	Sequence Example of Macro Service Processing	. 331	
13-19	Operation at Completion of Macro Service	. 333	
13-20	Basic Configuration of Macro Service Control Word	. 334	
13-21	Format of Macro Service Control Word	. 335	
14-1	Transition Diagram of Standby Modes	. 349	
14-2	STBC Register Write Instruction	. 350	
14-3	Format of Standby Control Register	. 351	
14-4	Format of Watchdog Timer Mode Register	. 357	
14-5	Operation after Release of STOP Mode (1)	. 358	
14-6	Operation after Release of STOP Mode (2)	. 359	
14-7	Operation after Release of STOP Mode (3)	. 360	
14-8	Operation after Release of STOP Mode (4)	. 361	
14-9	Releasing STOP Mode by NMI Input	. 362	
15-1	Acceptance of Reset Signal	. 363	
15-2	Reset Operation at Power-On	. 364	
16-1	Flowchart of Procedure for Writing (page program mode)	. 370	
16-2	Timing Chart of PROM Write and Verify Operation (page program mode)	. 371	
16-3	Flowchart of Procedure for Writing (byte program mode)	. 373	
16-4	Timing Chart of PROM Write and Verify Operation (byte program mode)	. 374	
16-5	PROM Read Timing Chart	. 375	
18-1	Concept of Memory Access in Op-Code Fetch	. 401	
18-2	Concept of Memory Access in Data Access	. 404	



LIST OF TABLES (1/2)

Table No.	Title				
1-1 Differences among μPD78366A Subseries Products		. 11			
2-1	Port Pin Functions	. 13			
2-2	Functions of Pins Other Than Port Pins	. 14			
2-3	Functions of Pins Used in PROM Programming Mode	. 15			
2-4	I/O Circuit Type of Each Pin and Recommended Connection				
3-1	Vector Table Area	. 29			
3-2	Operation in Word Access in Internal RAM Area	. 30			
3-3	General-Purpose Register Configuration	. 43			
3-4	Special Function Registers	. 46			
5-1	Read Operation in Control Mode	. 68			
5-2	Functions and Features of Ports	. 74			
7-1	Configuration of RPU	. 88			
7-2	Operation Modes of Timer 0 (TM0)	. 92			
7-3	Timing of Transfer from BFCM03 to CM03	. 101			
7-4	Operation Modes of Timer 0 (TM0)	. 104			
7-5	List of UDC Mode Operations	. 177			
7-6	Setting of TMC4 Register (during internal clock operation in UDC mode)	. 179			
7-7	Up/Down Count Operation Modes	. 180			
8-1	Example of Conversion Time Set by FR Bit	. 199			
8-2	A/D Conversion Modes	. 200			
8-3	Correspondence Between Analog Input and A/D Conversion Result Registers (ADCRs) (select mode, 1-buffer mode)	. 208			
8-4	Correspondence Between Analog Input and A/D Conversion Result Registers (ADCRs) (select mode, 4-buffer mode)				
8-5	Correspondence Between Analog Input and A/D Conversion Result Registers (ADCRs)				
0.0	(scan mode)	. 210			
8-6	Analog Input in Mixed Mode	. 212			
8-7	Correspondence Between Analog Input and A/D Conversion Result Registers (ADCRs)	240			
8-8	(mixed mode: select processing in 1-buffer mode) Correspondence Between Analog Input and A/D Conversion Result Registers (ADCRs)	. 212			
0-0	(mixed mode: select processing in 4-buffer mode)	. 214			
9-1	Typical Baud Rate Settings (asynchronous serial interface)	. 231			
9-2	Causes of Reception Errors				
10-1	Signals in SBI Mode				
11-1	PWM Signal Repetition Frequencies	. 286			



LIST OF TABLES (2/2)

Table No.	Title			
13-1	Interrupt Request Processing Modes			
13-2	Interrupt Sources			
13-3	Control Registers			
13-4	Interrupt Control Register Flags for Interrupt Request Signals	300		
13-5	Multiplexed Interrupt Servicing			
13-6	Interrupts for which Macro Service Is Available	329		
13-7	Classification of Macro Service Modes	336		
13-8	Counter Mode Operation Specification	337		
13-9	Specification of Block Transfer Mode Operation	338		
13-10	Specification of Block Transfer Mode (with a memory pointer) Operation			
13-11	List of Instructions that Sometimes do not Acknowledge Interrupt Requests	347		
14-1	Operation States in HALT Mode	352		
14-2	Acceptance of Interrupts Generated during Interrupt Servicing	353		
14-3	Operations after HALT Mode Is Released by an Interrupt Request	354		
14-4	Releasing HALT Mode by a Macro Service Request	354		
14-5	Operation States in STOP Mode	355		
14-6	Release of STOP Mode and Operation after Release			
15-1	Hardware Statuses after Reset			
16-1	Pin Functions in Programming Mode			
16-2	Operating Modes for PROM Programming			
17-1	Operand Identifier and Description			
17-2	Absolute Names and Their Corresponding Function Names of 8-bit Register	379		
17-3	Absolute Names and Their Corresponding Function Names of 16-bit Register Pair			
17-4	Notational Symbols in Flag Operation Field	381		
18-1	Number of Clocks Required for Op-Code Fetch	400		
18-2	Number of Clocks Required for Data Access	403		
18-3	Number of saddr Accesses by Instruction	408		

CHAPTER 1 GENERAL

Phase-out/Discontinued

The μ PD78366A subseries is a series of NEC's 78K/III Series 16-/8-bit single-chip microcontrollers equipped with a high-speed, high-performance 16-bit CPU.

The μ PD78366A Subseries provides the eight versions of μ PD78361A, 78362A, 78P364A, 78363A, 78365A, 78366A, 78366A, and 78P368A. However, the manual describes the μ PD78362A and 78P364A.

The μ PD78362A has a PWM output function with a resolution higher than the existing μ PD78328, so it can provide substantially enhanced performance when used to control an inverter. In addition, the μ PD78362A is provided with sum-of-products instructions and can be used for a wide range of applications, as high-speed, high-performance CPUs.

*

*

The μ PD78361A is a version with an expanded internal ROM of the μ PD78362A.

The μ PD78P364A has a one-time PROM instead of the internal mask ROM of the μ PD78362A with expanded memory capacity. The one-time PROM can be written only once and is suitable for small-scale production of a small quantity of application systems, or early start of production.

1.1 Features

- Internal 16-bit architecture
- High-speed processing backed up by pipeline control and high-speed operation clock Minimum instruction execution time: 125 ns (internal clock: 16 MHz, external clock: 8 MHz)
- PLL control circuit: External 8 MHz \rightarrow Internal 16 MHz
- 115 instructions ideal for control applications (upward compatible with the μPD78328)
 - 16-bit arithmetic operation instructions
 - Multiplication/division instructions (16 bits \times 16 bits (with sign/without sign), 32 bits \div 16 bits)
 - Sum-of-products instructions (16 bits \times 16 bits + 32 bits)
 - Relative operation instructions
 - String instructions
 - Bit manipulation instructions, etc.
- Real-time pulse unit suitable for inverter control
 - Two timer output modes selectable (set/reset output/buffer output)
 - Can output six phases of PWM signals
 - Dead time timer
 - Output driver off function when an error occurs outside of the microcontroller
 - Up/down counter function
 - 16-bit resolution PWM signal output: 1 channel
- High-speed 10-bit resolution A/D converter: 8 channels
- 8-/9-/10-/12-bit resolution-variable PWM signal output function: 2 channels
- Two channels of independent serial interfaces
 - UART
 - Clocked serial interface/SBI
- High-speed interrupt controller
 - 4 levels of priority selectable
 - Three interrupt modes selectable

(vectored interrupt, macro service, context switching)

- Large current ports
 - Port 0 (P00-P07): IoL = 10 mA (up to four pins can be turned on simultaneously)
 - Port 8 (P80-P85): IoL = 15 mA (up to three pins can be turned on simultaneously)
- Internal memory: ROM 24K bytes (μPD78362A)
 - 32K bytes (µPD78361A)

PROM 48K bytes (µPD78P364A)

RAM 768 bytes (µPD78362A)

2K bytes (µPD78361A and 78P364A)



1.2 Application Fields

- Inverter air conditioner
- FA equipment such as robots and automatic machine tools

1.3 Ordering Information

	Part Number	Package	Internal ROM	
*	μ PD78361ACW- \times \times	64-pin plastic shrink DIP (750 mil)	Mask ROM	
	μ PD78362ACW- \times \times	64-pin plastic shrink DIP (750 mil)	Mask ROM	
	μ PD78P364ACW	64-pin plastic shrink DIP (750 mil)	One-time PROM	

Remark ××× indicates a ROM code suffix.




1.4 Pin Configuration (Top View)

1.4.1 Normal operation mode

• 64-pin plastic shrink DIP (750 mil)

★ μPD78361ACW-×××, 78362ACW-×××, 78P364ACW








ANIO-ANI7	: Analog Input	RESET	: Reset
AVdd	: Analog VDD	RTP0-RTP3	: Realtime Port
AVREF	: Analog Reference Voltage	RxD	: Receive Data
AVss	: Analog Vss	SB0, SB1	: Serial Bus
INTP0-INTP4	: Interrupt from Peripherals	SCK	: Serial Clock
MODE	: Mode	SI	: Serial Input
NMI	: Nonmaskable Interrupt	SO	: Serial Output
P00-P07	: Port0	TCLRUD	: Timer Clear Up Down Counter
P20-P25	: Port2	TCUD	: Timer Control Up Down Counter
P30-P34	: Port3	ТΙ	: Timer Input
P40-P47	: Port4	TIUD	: Timer Input Up Down Counter
P50-P57	: Port5	TO00-TO05, TO4	0: Timer Output
P70-P77	: Port7	TxD	: Transmit Data
P80-P85	: Port8	Vdd	: Power Supply
P90-P92	: Port9	Vss	: Ground
PWM0, PWM1	: Pulse Width Modulation Output	X1, X2	: Crystal



1.4.2 PROM programming mode (µPD78P364A only: MODE/VPP = H)

• 64-pin plastic shrink DIP (750 mil) μPD78P364ACW




Caution () : Processing of pins not used in PROM programming mode.


- L : Individually connect these pins to Vss via resistor.
- G : Connect these pins to Vss.

Open : Connect nothing to these pins.



			-
A0-A16	: Address Bus	PGM	: Programming Mode
CE	: Chip Enable	Vdd	: Power Supply
D0-D7	: Data Bus	Vpp	: Programming Power Supply
MODE	: Programming Mode Set	Vss	: Ground
OE	: Output Enable		







Remark Internal ROM and RAM capacities depend on the product.

NMI

INTP [

5

4

5

то 🚽 7

CHAPTER 1 GENERAL



1.6 Functional Outline

Item	Part No.	μPD78361A	μPD78362A	μPD78P364A			
Min. instruction exe		125 ng (intornal d	ock: 16 MHz, extern				
Internal memory	ROM	32 Kbytes	24 Kbytes				
Internal memory	PROM	32 Rbytes		48 Kbytes			
	RAM			2 Kbytes			
Memory space	KAIVI	2 Kbytes 64 Kbytes	768 bytes	2 ruyles			
General-purpose re	agistor	8 bits \times 16 \times 8 bar	ake				
Basic instructions	egister	115	1K3				
Instruction set		• 16-bit transfer/op	oration				
instruction set				its, 32 bits ÷ 16 bits)			
		Bit manipulation		$10, 52 \text{ bits} \neq 10 \text{ bits}$			
		String					
		5	(16 bits × 16 bits)	22 hite)			
		 Sum-of-products (16 bits × 16 bits + 32 bits) Relative operation 					
I/O line	Input		multiplexed with an	alog input)			
	I/O	38					
Real-time pulse un		• 16-bit timer × 1					
		10-bit dead time timer \times 3					
		16-bit compare r					
		Two output modes selectable					
		Mode 0: set/reset output (6 channels)					
		Mode 1: buffer output (6 channels)					
		16-bit timer × 1					
		16-bit compare register × 1					
		16-bit timer × 1					
		16-bit capture register \times 1					
		16-bit capture/compare register \times 1					
		• 16-bit timer × 1					
		16-bit capture re	gister $ imes$ 2				
		16-bit capture/co	mpare register \times 1				
		• 16-bit timer × 1					
		16-bit compare register \times 2					
		16-bit resolution PWM output: 1 channel					
Real-time output p	ort	4 (4-bit unit buffer output)					
PWM unit		8-/9-/10-/12-bit resolution variable PWM output: 2 channels					
A/D converter		10-bit resolution: 8 channels					



(2/2)

	Part No.	μPD78361A	μPD78362A	μPD78P364A			
	an NO.	μι υτοσοτΑ	μι 070302Α	μι υτοι 304Α			
Item							
Serial interface		With dedicated bau	d rate generator				
		UART: 1 channel					
		Clocked serial inte	erface/SBI: 1 channe	əl			
Interrupt function		• External: 6, internal 14 (of which 2 are multiplexed with external sources)					
		• 4 priority levels se	electable via softwar	e			
		• 3 interrupt proces	sing modes selectat	ble			
		(vectored interrupt, macro service, context switching)					
Package		64-pin plastic shrin	k DIP (750 mil)				
Others		Watchdog timer					
		 Standby functions 	(HALT mode and S	STOP mode)			
		• PLL control circuit	t				



1.7 Differences among μ PD78366A Subseries Products


	ct Name	μPD78361A	μPD78362A	μPD78P364A	μPD78363A	μPD78365A	μPD78366A	μPD78368A	μPD78P368A
Parameter Internal memory	ROM	32 Kbytes	24 Kbytes		24 Kbytes	_	32 Kbytes	48 Kbytes	
internal memory	PROM			48 Kbytes	_	_			48 Kbytes
	RAM	2 Kbytes	768 bytes	2 Kbytes	768 bytes	2 Kbytes			10 110 / 100
Input/output lines	Input	,	,	as analog ir	,				
	I/O	38		ao anarog n	49	31	49		
UART pin select fu		None			Available	0.			
WDTO pin		None			Available				
External device expansion functior	1	None			Available				
ROM-less mode		None			Available	ROM-less	Available product		None
MODE setting			Be sure to set the following: MODE = L	operation mode MODE = L • Program-	 Normal operation mode MODE0, 1 = LL ROM-less mode MODE0, 1 = HH 	Be sure to set the following: MODE0, 1 = HH	 Normal operation mode MODE0, 1 = LL ROM-less mode MODE0, 1 = HH 		 Normal operation mode MODE0, 1 = LL Programming mode MODE0, 1 = HL
Package	With no window	64-pin plas DIP (750 r			80-pin plas	stic QFP (14	× 20 mm)		
With window		-				-	_		80-pin ceramic WQFN

Table 1-1. Differences among μ PD78366A Subseries Products



1.8 Application Example

To control outdoor apparatus of inverter air conditioner



Phase-out/Discontinued

CHAPTER 2 PIN FUNCTIONS

2.1 Pin Function List

2.1.1 Normal operation mode

(1) Port pins

Pin	I/O	Function	Shared with:
P00-P03	I/O	Port 0.	RTP0-RTP3
P04		8-bit I/O port.	PWM0
P05		Can be set in input or output mode in 1-bit units.	PWM1/TCUD
P06			TO40/TIUD
P07			TCLRUD
P20	Input	Port 2.	NMI
P21		6-bit input port.	INTP0
P22			INTP1
P23			INTP2
P24			INTP3/TI
P25			INTP4
P30	I/O	Port 3.	TxD
P31		5-bit I/O port.	RxD
P32		Can be set in input or output mode in 1-bit units.	SO/SB0
P33			SI/SB1
P34			SCK
P40-P47	I/O	Port 4.	-
		8-bit I/O port.	
		Can be set in input or output mode in 8-bit units.	
P50-P57	I/O	Port 5.	-
		8-bit I/O port.	
		Can be set in input or output mode in 1-bit units.	
P70-P77	Input	Port 7.	ANI0-ANI7
		8-bit input port.	
P80-P85	I/O	Port 8.	ТО00-ТО05
		6-bit I/O port.	
		Can be set in input or output mode in 1-bit units.	
P90-P92	I/O	Port 9.	-
		3-bit I/O port.	
		Can be set in input or output mode in 1-bit units.	

Table 2-1. Port Pin Functions



(2) Pins other than port pins

Pin	I/O	Function	Shared with:
RTP0-RTP3	Output	Real-time output port that outputs pulse in synchronization	P00-P03
		with trigger signal from real-time pulse unit.	
NMI	Input	Non-maskable interrupt request input	P20
INTP0		External interrupt request input	P21
INTP1			P22
INTP2			P23
INTP3			P24/TI
INTP4			P25
TI	Input	External count clock input to timer 1	P24/INTP3
TCUD		Count operation select control signal input to up/down counter (timer 4)	P05/PWM1
TIUD		External count clock input to up/down counter (timer 4)	P06/TO40
TCLRUD]	Clear signal input to up/down counter (timer 4)	P07
TO00-TO05	Output	Pulse output from real-time pulse unit	P80-P85
TO40			P06/TIUD
ANI0-ANI7	Input	Analog input to A/D converter	P70-P77
TxD	Output	Serial data output of asynchronous serial interface	P30
RxD	Input	Serial data input of asynchronous serial interface	P31
SCK	I/O	Serial clock I/O of clocked serial interface	P34
SI	Input	Serial data input of clocked serial interface in three-wire mode	P33/SB1
SO	Output	Serial data output of clocked serial interface in three-wire mode	P32/SB0
SB0	I/O	Serial data I/O of clocked serial interface in SBI mode	P32/SO
SB1			P33/SI
PWM0	Output	PWM signal output	P04
PWM1	1		P05/TCUD

Table 2-2. Functions of Pins Other Than Port Pins (1/2)



Pin	I/O	Function	Shared with:
MODE	Input	Control signal input to set operation mode.	-
		Connect to Vss.	
RESET	Input	System reset input	-
X1	Input	System clock oscillation crystal connecting pins.	-
X2	-	Input external clock to X1 pin. Leave X2 pin open.	-
AVREF	Input	A/D converter reference voltage input	-
AVdd	-	A/D converter analog power supply	-
AVss	-	A/D converter GND	_
Vdd	-	Positive power supply	-
Vss	-	GND	_

Table 2-2.	Functions	of Pins	Other	Than	Port	Pins	(2/2)	
------------	-----------	---------	-------	------	------	------	-------	--

2.1.2 PROM programming mode (μ PD78P364A only: MODE/V_{PP} = H)

Table 2-3. Functions of Pins Used in PROM Programming Mode

Pin	I/O	Function
MODE/Vpp	Input	PROM programming mode setting/writing power supply
A0-A16		Address bus
D0-D7	I/O	Data bus
PGM	Input	Program input
CE		PROM enable input
ŌE		Read strobe to PROM
Vdd	-	Positive power supply
Vss		GND



2.2 Pin Functions

2.2.1 Normal operation mode

(1) P00-P07 (Port 0) ... three-state I/O

These pins form an 8-bit I/O port. They serve as not only a general-purpose I/O port, but also a real-time output port, control signal input pins of the real-time pulse unit, and PWM signal output pins. Port 0 can be set in the following operation modes in 1-bit units by the port 0 mode control register (PMC0) (refer to **5.2 Port Functions**).

(a) Port mode

In this mode, port 0 functions as an 8-bit general-purpose I/O port, and can be set in the input or output mode in 1-bit units by the port 0 mode register (PM0).

(b) Control mode

In this mode, each bit of port 0 serve as a control signal input or output pin, as follows:

(i) RTP0-RTP3

These pins function as a real-time output port.

(ii) PWM0 and PWM1

These pins output the PWM signal.

(iii) TO40

This pin serves as the timer output pin of timer 4 of the real-time pulse unit.

(iv) TIUD

This pin inputs an external count clock to timer 4 of the real-time pulse unit.

(v) TCUD

This pin inputs the count operation select control signal to timer 4 of the real-time pulse unit.

(vi) TCLRUD

This pin inputs a clear signal to timer 4 of the real-time pulse unit.

Caution Each pin is set in the input port mode when the RESET signal has been input (output high impedance). At this time, the contents of the output latch become undefined.



(2) P20-P25 (Port 2) ... input

These pins form a 6-bit input port. They also function as external interrupt signal and external count clock input pins.

(a) Port mode

Port 2 is fixed in the control mode. However, the status of each pin can be read by executing a read instruction to port 2.

(b) Control mode

The functions of P20-P25 as control signal pins are as follows:

(i) NMI

Inputs an edge-detected external non-maskable interrupt request.

(ii) INTP0-INTP4

Input an edge-detected, external interrupt request.

(iii) TI

Inputs an external count clock to timer 1 of the real-time pulse unit.



(3) P30-P34 (Port 3) ... three-state I/O

These pins form a 5-bit I/O port. They also function as the I/O pins of the serial interface. Port 3 can be set in the following operation modes in 1-bit units by the port 3 mode control register (PMC3) (refer to **5.2 Port Functions**).

(a) Port mode

In this mode, port 3 functions as a 5-bit general-purpose I/O port, which can be set in the input or output mode in 1-bit units by the port 3 mode register (PM3).

(b) Control mode

In this mode, each bit of port 3 functions as a control signal pin, as follows:

(i) RxD, TxD

Serial data I/O pins of the asynchronous serial interface (UART).

(ii) SO/SB0, SI/SB1

Serial data I/O pins of the clocked serial interface.

(iii) SCK

Serial clock I/O pins of the clocked serial interface.

Caution Each pin is set in the input port mode when the RESET signal has been input (output high impedance). At this time, the contents of the output latch become undefined.

(4) P40-P47 (Port 4) ... three-state I/O

Port 4 is an 8-bit I/O port. It functions as an 8-bit general-purpose I/O port, which can be set in the input or output mode in 8-bit units by the memory expansion mode register (MM).

Caution Each pin is set in the input port mode when the RESET signal has been input (output high impedance). At this time, the contents of the output latch become undefined.



(5) P50-P57 (Port 5) ... three-state I/O

Port 5 is an 8-bit I/O port. It functions as a general-purpose I/O port, which can be set in the input or output mode in 1-bit units by the port 5 mode register (PM5).

Caution Each pin is set in the input port mode when the RESET signal has been input (output high impedance). At this time, the contents of the output latch become undefined.

(6) P70-P77 (Port 7) ... input

These pins form an 8-bit input port. They also serve as the analog signal input pins of the A/D converter.

(a) Port mode

Port 7 is fixed in the control mode. The status of each pin can be read by executing a read instruction to port 7.

(b) Control mode

In this mode, port 7 functions as the analog signal input pins of the A/D converter (ANI0-ANI7).

(7) P80-P85 (Port 8) ... three-state I/O

These pins form a 6-bit I/O port. They also serve as the timer output pins of the real-time pulse unit. Port 8 can be set in the following operation modes in 1-bit units by the port 8 mode control register (PMC8) (refer to **5.2 Port Functions**).

(a) Port mode

In this mode, port 8 serves as an 8-bit general-purpose I/O port, which can be set in the input or output mode in 1-bit units by the port 8 mode register (PM8).

(b) Control mode

In this mode, the port 8 pins function as the timer output pins (TO00-TO05) of timer 0 of the real-time pulse unit.

Caution Each pin is set in the input port mode when the RESET signal has been input (output high impedance). At this time, the contents of the output latch become undefined.



(8) P90-P92 (Port 9) ... three-state I/O

Port 9 is a 3-bit I/O port. It functions as a general-purpose I/O port, which can be set in the input or output mode in 1-bit units by the port 9 mode register (PM9).

Caution Each pin is set in the input port mode when the RESET signal has been input (output high impedance). At this time, the contents of the output latch become undefined.

(9) MODE (Mode) ... input

This pin inputs control signals that specify an operation mode. The setting of these pins differs as shown in the table below for the μ PD78361A, 78362A, and 78P364A. Note that the levels of the MODE pins must not be changed during operation.

μPD78361A, 78362A	μPD78P364A
Be sure to set as follows: MODE = L	 Normal operation mode MODE = L
	• Programming mode MODE = H

Cautions 1. Be sure to connect the MODE pin directly to VDD or Vss.

2. The μ PD78361A, 78362A, and 78P364A cannot be set in the ROM-less mode.

(10) RESET (Reset) ... input

This pin inputs a low-active system reset signal.

(11) X1 and X2 (Crystal)

Connect a crystal resonator for system clock oscillation across these pins. To supply an external clock, input the clock to the X1 pin and leave the X2 pin open.

(12) AVREF (Analog Reference Voltage) ... input

This pin inputs a reference voltage to the A/D converter.

(13) AVDD (Analog VDD)

This pin is the power supply pin of the A/D converter.

(14) AVss (Analog Vss)

This pin is the GND pin of the A/D converter.

(15) VDD (Power Supply)

Positive power supply pin

(16) Vss (Ground)

Ground pin



2.2.2 PROM programming mode (µPD78P364A only)

(1) MODE ... input

This input pin of the μ PD78P364A sets the PROM programming mode, which is set when MODE = H.

(2) A0-A16 (Address Bus) ... input

These pins form an address bus which selects an address of the internal PROM (0000H-BFFFH).

(3) D0-D7 (Data Bus) ... I/O

These pins form a data bus through which the program in the internal PROM is written or read.

(4) **PGM** (Programming Mode) ... input

This pin inputs the operation mode control signal of the internal PROM. When this signal is active, the internal PROM can be written. When this signal is inactive, the internal PROM can be read.

(5) CE (Chip Enable) ... input

This pin inputs an internal PROM enable signal. When $\overline{CE} = \overline{OE} = H$, $\overline{PGM} = L$, one page (4 bytes) of a program can be written in 1-byte units. When $\overline{CE} = L$, $\overline{OE} = H$, $\overline{PGM} = L$, 1 byte of program can be written at a time. If \overline{OE} is made low when $\overline{CE} = L$, the contents of the PROM can be read.

(6) OE (Output Enable) ... input

This pin inputs a read strobe signal to the internal PROM. If this signal is made active when $\overline{CE} = L$, the contents of PROM addressed by A0-A16 can be read to D0-D7 in 1-byte units.

(7) VPP (Programming Power Supply)

Power supply to write a program. When $\overline{OE} = H$ and $\overline{CE} = L$ while V_{PP} = 12.5 V, the program on D0-D7 can be written to the internal PROM addressed by A0-A16.

(8) VDD (Power Supply)

Positive power supply pin

(9) Vss (Ground)

Ground pin



2.3 I/O Circuits and Connection of Unused Pins

Table 2-4 shows the I/O circuit type of a pin with a function, and the recommended connection of the pin when the pin function is not used. Figure 2-1 shows the circuit of each I/O type.

Table 2-4. I/O Circuit Type of Each Pin and Recommended Connection

Pin Name	I/O Circuit Type	Recommended Connection of Unused Pins
P00/RTP0-P03/RTP3	5-A	Input: Individually connect to VDD or Vss via resistor
P04/PWM0		Output: Open
P05/TCUD/PWM1		
P06/TIUD/TO40		
P07/TCLRUD		
P20/NMI	2	Connect to Vss
P21/INTP0-P23/INTP2	2-A	
P24/INTP3/TI		
P25/INTP4		
P30/TxD	5-A	Input: Individually connect to VDD or VSS via resistor
P31/RxD		Output: Open
P32/SO/SB0	8-A	
P33/SI/SB1		
P34/SCK		
P40-P47	5-A	
P50-P57		
P70/ANI0-P77/ANI7	9	Connect to Vss
P80/TO00-P85/TO05	5-A	Input: Individually connect to VDD or or Vss via resistor
P90-P92		Output: Open
MODE	1	-
RESET	2]
AVref, AVss	-	Connect to Vss
AVdd		Connect to VDD




Figure 2-1. I/O Circuit of Each Pin



[MEMO]

CHAPTER 3 CPU ARCHITECTURE

Phase-out/Discontinued

3.1 Memory Space

The µPD78362A can access memory of up to 64K bytes. However, it cannot access external memory.

(1) μ PD78361A (MODE = L)

Program memory is mapped into a 32768-byte area at addresses 0000H to 7FFFH in the internal ROM. Data memory is mapped into a 2048-byte area at addresses F700H to FEFFH.

(2) μ PD78362A (MODE = L)

Program memory is mapped into a 24576-byte area at addresses 0000H to 5FFFH in the internal ROM. Data memory is mapped into a 768-byte area at addresses FC00H to FEFFH in the internal RAM.

(3) μ PD78P364A (MODE = 1)

Program memory is mapped into a 49152-byte area at addresses 0000H to BFFFH in the internal PROM. Data memory is mapped into a 2048-byte area at F700H to FEFFH in the internal RAM.

Caution The μ PD78361A, 78362A, and 78P364A cannot be set in the ROM-less mode.




Figure 3-1. Memory Map (μ PD78361A)

Caution When a word access to the main RAM area (FE00H to FEFFH) (containing stack handling) is executed, addresses specified in operands are limited to even addresses.

26




Figure 3-2. Memory Map (μ PD78362A)

Caution When a word access to the main RAM area (FE00H to FEFFH) (containing stack handling) is executed, addresses specified in operands are limited to even addresses.




Figure 3-3. Memory Map (µPD78P364A)

Caution When a word access to the main RAM area (FE00H to FEFFH) (containing stack handling) is executed, addresses specified in operands are limited to even addresses.



3.1.1 Vector table area

Interrupt requests from peripheral hardware, reset inputs, external interrupt requests, and branch addresses interrupted by a break instruction, are stored in the 64-byte area from 0000H to 003FH.

When an interrupt request is issued, the contents of each vector table are set to the program counter (PC) before branching. The contents of the even addresses are set to low-order eight bits of the PC and the contents of the odd addresses are set to the high-order eight bits.

Interrupt Request	Interrupt Source/Unit	Vector Table Address
RESET	RESET pin input	0000H
NMI	NMI pin input	0002H
INTWDT	Watchdog timer	0004H
INTOV3	Real-time pulse unit	0006H
INTP0/INTCC30	INTP0 pin input/real-time pulse unit	0008H
INTP1	INTP1 pin input	000AH
INTP2	INTP2 pin input	000CH
INTP3/INTCC20	INTP3 pin input/real-time pulse unit	000EH
INTP4	INTP4 pin input	0010H
INTTMO	Real-time pulse unit	0012H
INTCM03		0014H
INTCM10		0016H
INTCM40		0018H
INTCM41		001AH
INTSER	Asynchronous serial interface	001CH
INTSR		001EH
INTST		0020H
INTCSI	Clocked serial interface	0022H
INTAD	A/D converter	0024H
OP code trap	-	003CH
BRK instruction	-	003EH

Table 3-1. Vector Table Area



3.1.2 CALLT instruction table area

Thirty-two tables of the address called by a single-byte call instruction (CALLT) can be stored in the 64-byte area from 0040H to 007FH. This area is the CALLT table area.

3.1.3 CALLF instruction entry area

A subroutine can be directly called from the area 0800H to 0FFFH by using a double-byte call instruction (CALLF).

3.1.4 Internal RAM area

768-byte (2048-byte for μ PD78P364A) RAM is built into the area FC00H to FEFFH (F700H to FEFFH for μ PD78361A and 78P364A). This area consists of the following two components:

- Peripheral RAM : FC00H to FDFFH (512 bytes)μPD78362A
 F700H to FDFFH (1792 bytes)μPD78361A and 78P364A
- Main RAM : FE00H to FEFFH (256 bytes)

High-speed access to the main RAM is possible. Macro service control words are mapped in the 32-byte area from FE06H to FE25H in the main RAM area. General-purpose registers are mapped in the 128-byte area from FE80H to FEFFH in the main RAM area. The general-purpose registers consist of eight banks.

- Cautions 1. When a word access to the main RAM area (FE00H to FEFFH) (containing stack handling) is executed, the access operation varies, depending on whether the reference address is even or odd (See Table 3-2). Therefore, if an access to an even address and an access to an odd address are mixed, an error is caused. Specify only even reference addresses (See Examples 1 and 2). To execute a 16-bit data transfer instruction, specify even addresses in operands. If odd addresses are specified, an error occurs in the assembler package (RA78K3).
 - 2. Do not make a word access across the peripheral RAM area and main RAM area (See Example 3).

Reference Address (n) Access Area	Even	Odd
Main RAM	0	×
Peripheral RAM	0	0

Table 3-2. Operation in Word Access in Internal RAM Area

Remark O: Access to addresses n and n + 1 \times : Access to addresses n and n - 1


Examples of word access in the internal RAM area are given in Examples 1-5.



Examples 1. To write/read word data into/from an even address (FE20H) in the main RAM area When word data is written into an even address (address n) in the main RAM area, the low-order eight bits of the word data are written into the even address (address n) and the high-order eight bits are written into the odd address (address n + 1).

When word data is read from an even address (address n) in the main RAM area, it is read from addresses n and n + 1.

MOVW	AX, #1234H	
MOVW	0FE20H, AX;	Write word data into FE20H
MOVW	AX, 0FE20H;	Read word data from FE20H




2. To write/read word data into/from an odd address (FE21H) in the main RAM area

When word data is written into an odd address in the main RAM area, the high-order eight bits of the word data are written into the odd address (address n) and the low-order eight bits are written into the even address (address n - 1).

When word data is read from an odd address (address n) in the main RAM area, it is read from addresses n and n - 1.

MOVW	AX, #1234H
MOVW	DE, #0FE21H
MOVW	[DE], AX; Write word data into FE21H
MOVW	AX, [DE]; Read word data from FE21H






Example 3. To write/read word data across the peripheral RAM area and main RAM area

If word data is written across the peripheral RAM area and main RAM area, it is written into the 256byte apart address, causing an error to occur.


If word data is read from the end address of the peripheral RAM area (FDFFH), it is read from FEFEH and FEFFH which are 256 bytes apart from FDFFH.

MOVW	AX, #1234H
MOVW	DE, #0FDFFH
MOVW	[DE], AX; Write word data into peripheral RAM (FDFFH)
MOVW	DE, #0FDFFH
MOVW	AX, [DE]; Read word data from peripheral RAM (FDFFH)

(Write)




(Read)



Examples 4. To write/read word data into/from an even address (FD00H) in the peripheral RAM area When word data is written into an even address in the peripheral RAM area, the low-order eight bits of the word data are written into the even address (address n) and the high-order eight bits are written into the odd address (address n + 1).

When word data is read from an even address (address n) in the peripheral RAM area, it is read from addresses n and n + 1.

MOVW	AX, #1234H
MOVW	DE, #0FD00H
MOVW	[DE], AX; Write word data into FD00H
MOVW	AX, [DE]; Read word data from FD00H




n : Reference address

Phase-out/Discontinued

5. To write/read word data into/from an odd address (FD01H) in the peripheral RAM area When word data is written into an odd address in the peripheral RAM area, the low-order eight bits of the word data are written into the odd address (address n) and the high-order eight bits are written into the even address (address n + 1).

When word data is read from an odd address (address n) in the peripheral RAM area, it is read from addresses n and n + 1.

MOVWAX, #1234HMOVWDE, #0FD01HMOVW[DE], AX; Write word data into FD01HMOVWAX, [DE]; Read word data from FD01H





3.1.5 Special function register area

Registers having special functions, such as mode and control registers for the peripheral hardware, are mapped in the area from FF00H to FFFFH.

Caution Unmapped addresses of the special function register should not be accessed.




3.2 Processor Registers

There are three groups of registers: a control register group (consisting of three 16-bit registers), a general-purpose register group (consisting of eight banks, each of which consists of sixteen 8-bit registers), and a special function register group (consisting of registers having special functions such as I/O mode registers for the peripheral hardware).

Figure 3-4. Register Configuration

Control register



General-purpose register

7	07	0
		<u>- </u>
R1	R0	
R3	R2	
R5	R4	
R7	R6	
R9	R8	
R11	R10	
R13	R12	╢╟┢
R15	R14	J₽²

Special function register

	7 0	7 0	
	SFR255	SFR254	
	SFR253	SFR252	
	SFR251	SFR250	
	SFR249	SFR248	
(
	SFR1	SFR0	



3.2.1 Control registers

The control register group controls the program sequence, status, and stack memory and modifies operand addressing.

This group consists of three 16-bit registers.

(1) Program counter (PC)

The program counter (PC) is a 16-bit register which holds address information of the program to be executed next.

The PC operates as follows:

• In normal operation

Automatically incremented according to the number of bytes of the instruction to be fetched.

• When a branch instruction is executed

The contents of the immediate data or register are set.

Input to the $\overline{\text{RESET}}$ pin sets the data in the reset vector table at 0000H and 0001H in the PC and makes a branch.



(2) Program status word (PSW)

The program status word (PSW) is a 16-bit register consisting of flags set or reset according to the result of executing an instruction.

Read and write operations are performed by the high-order eight bits (PSWH) or low-order eight bits (PSWL). Flags are operated by the bit manipulation instructions.

When an interrupt request is issued and when a BRK instruction is executed, the contents of the PSW is automatically saved in the stack. When an RETI or RETB instruction is executed, the contents are automatically restored.

Input to the $\overline{\text{RESET}}$ pin resets all bits to 0.

	Symbol	7	6	5	4	3	2	1	0
	PSWH	UF	RBS2	RBS1	RBS0	0	0	0	0
	-								
		7	6	5	4	3	2	1	0
	PSWL	S	Z	RSS	AC	IE	P/V	0	CY
	-								
ſ	UF		: Us	er flag					
	RBS0-	RBS2	: Re	gister	bank s	electio	on flag	S	
	S		: Sig	n flag	(MSB	of ope	eration	result	:)
	Z		: Zei	ro flag					
/)	RSS		: Re	gister	set sel	lection	flag		
	AC		: Auxiliary carry flag						
	IE		: Interrupt request enable flag						
	P/V		: Pa	rity/ov	erflow	flag			
l	CY		: Carry flag						

Figure 3-5. Format of Program Status Word

The flags are explained below.

(a) User flag (UF)

This flag controls the program. The flag is set or reset on the user program.

(b) Register bank selection flag (RBS0-RBS2)

This 3-bit flag selects one of eight register banks (register bank 0 to register bank 7).

(c) Sign flag (S)

The sign flag indicates that the most significant bit after an arithmetic/logical operation is 1. This flag is set to 1 when the most significant bit after the operation is 1. Otherwise, this flag is reset to 0. This flag can be tested with a conditional branch instruction.



(d) Zero flag (Z)

The zero flag indicates that the result of an arithmetic/logical operation is 0. This flag is set to 1 when the result is 0. Otherwise, this flag is reset to 0. This flag can be tested with a conditional branch instruction.

(e) Register set selection flag (RSS)

This flag specifies general-purpose registers (8 bits each) functioning as X, A, C, and B and generalpurpose register pairs (16 bits each) functioning as AX and BC.

The RSS flag values correspond to function names and absolute names enclosed in parentheses as follows (refer to **Table 3-3 General-Purpose Register Configuration**).

- RSS = 0
 X (R0), A (R1), C (R2), B (R3), AX (RP0), and BC (RP1)
 - **RSS = 1** X (R4), A (R5), C (R6), B (R7), AX (RP2), and BC (RP3)

To set or reset the RSS flag, be sure to specify an RSS pseudo-instruction just before or immediately after the instruction for setting or resetting the RSS flag as shown in the example below:

<Program example>

 To reset the RSS flag (RSS = 0) RSS 0 ; RSS pseudo-instruction CLR1 PSWL.5 MOV B, A ; Corresponds to "MOV R3, R1".

 To set the RSS flag (RSS = 1) RSS 1 ; RSS pseudo-instruction SET1 PSWL.5 MOV B, A ; Corresponds to "MOV R7, R5".

Switching the RSS flag between the values has the same effect as using two register sets. Registers and register pairs not specified by the RSS flag can be accessed by specifying the absolute names in the program.



(f) Auxiliary carry flag (AC)

The auxiliary carry flag is used for decimal adjustment and indicates that an underflow or overflow has occurred for bit 3.

This flag is set to 1 when the result of executing an arithmetic/logical instruction generates a carry of bit 3 (overflow) or a borrow into bit 3 (underflow). Otherwise, this flag is reset to 0. This flag can be tested with a conditional branch instruction.

(g) Interrupt request enable flag (IE)

This flag enables or disables an interrupt request. Executing an EI instruction sets this flag to 1. Executing a DI instruction or receiving an interrupt resets this flag to 0.

(h) Parity/overflow flag (P/V)

When an arithmetic/logical instruction is executed, this flag operates as follows. The P/V flag can be tested with a conditional branch instruction.

• Parity flag operation

This flag is set to 1 if the number of set bits (set to 1) as the result of executing a logical instruction is an even number. Otherwise, this flag is reset to 0. The parity flag depends on only the low-order eight bits of the logical operation result whether the logical operation is performed in units of 8 or 16 bits.

· Overflow flag operation

This flag is set to 1 if the result of executing an arithmetic instruction exceeds the two's complement range. Otherwise, the flag is reset to 0.

For example, the two's complement range for 8-bit arithmetic operation is from 80H (-128) to 7FH (+127). The flag is set to 1 if the result exceeds the range. The flag is reset to 0 if the result is within the range.

Example The overflow flag operates as follows while executing an 8-bit add instruction.

When 78H (+120) is added to 69H (+105), the result is E1H (+225). The P/V flag is then set to 1 because the result exceeds the upper limit of the two's complement range. E1H is represented as -31 in two's complement.

78H (+120) = 0111 1000
+) 69H (+105) = +) 0110 1001
0 1110 0001 = −31 P/V = 1
$$\uparrow$$

C

When the following two negative numbers are added, the P/V flag is reset to 0 because the result is within the two's complement range.

(i) Carry flag (CY)

The carry flag indicates that an overflow or underflow has occurred in an arithmetic/logical operation. This flag is set to 1 when an arithmetic/logical operation results in a carry (overflow) or a borrow (underflow) for bit 7. In word operations, this flag is set to 1 when a carry (overflow) or borrow (underflow) occurs for bit 15. Otherwise, this flag is reset to 0.

This flag can be tested with a conditional branch instruction. This flag also functions as a bit accumulator when a bit manipulation instruction is executed.



(3) Stack pointer (SP)

The stack pointer (SP) is a 16-bit register which holds the first address of the memory stack area (LIFO format). The SP is manipulated by a dedicated instruction (Stack manipulation instruction).

The stack pointer is decremented before data is written (saved) into the stack memory, and is incremented after data is read (restored) from the stack memory.

As input to the RESET pin causes the SP to become undefined, the SP must be set before calling a subroutine.

Caution When a word access to the main RAM area (FE00H to FEFFH) is executed, addresses specified in operands are limited to even addresses.



3.2.2 General-purpose registers

The 128-byte general-purpose register group which consists of eight banks is mapped in the specific area (FE80H to FEFFH) of the internal RAM space. Each bank consists of 16 8-bit general-purpose registers.




Figure 3-6. Manipulation Bits of General-Purpose Registers

A pair of 8-bit registers can function as eight 16-bit register pairs (RP0-RP7).

A function name listed in Table 3-3, as well as an absolute name, is assigned to each 8-bit register (16 registers). The X register functions as the low-order bits of a 16-bit accumulator. The A register functions as an 8-bit accumulator or the high-order bits of a 16-bit accumulator. The B and C registers function as a counter. The DE, HL, VP, and UP registers, in a pair, function as an address register. The VP register functions as a base register and the UP register functions as a user stack pointer.

The value of the register set selection flag (RSS) in the program status word (PSW) changes the register having a specific function, as shown in Table 3-3.

If the program has been coded with the function names, operating the RSS flag has the same effect as using two sets of registers (X, A, B, C, AX, and BC). A register not specified by the RSS flag can be accessed by writing the absolute name in a program. When the RSS flag is 0, for example, register R4 can be accessed by specifying the absolute name, that is, R4 in the program.

The μ PD78362A can implement two types of addressing: implied addressing and register addressing. Implied addressing is performed as process data addressing by a function name which places much importance on the specific function of each register. Register addressing is performed by an absolute name which aims to create a program which is easy to describe and which performs less data transfer operations, enabling high-speed data processing.



Table 3-3. General-Purpose Register Configuration

Absolute Name	Function Name		
	RSS = 0	RSS = 1	
R0	Х		
R1	А		
R2	С		
R3	В		
R4		Х	
R5		А	
R6		С	
R7		В	
R8	VPL	VPL	
R9	VРн	VРн	
R10	UP∟	UP∟	
R11	UPн	UPн	
R12	E	E	
R13	D	D	
R14	L	L	
R15	Н	Н	

(a) Correspondence between absolute names and function names for 8-bit registers

(b) Correspondence between absolute names and function names for 16-bit register pairs

Absolute Name	Function Name		
	RSS = 0	RSS = 1	
RP0	AX		
RP1	BC		
RP2		AX	
RP3		BC	
RP4	VP	VP	
RP5	UP	UP	
RP6	DE	DE	
RP7	HL	HL	

3.2.3 Special function registers (SFR)

Unlike the general registers, the special function registers (SFRs) have special functions. The SFRs are assigned to the memory space at addresses FF00H to FFFFH, namely, a 256-byte special function register area.

Short direct addressing is available for a 32-byte area at addresses FF00H to FF1FH. Data in the SFRs assigned to this area can be processed in fewer clock cycles because the word length of the SFRs in the area is less than that of the SFRs in other areas. These assigned SFRs consist of capture register, compare register, and port, and they are frequently accessed.

The SFRs can be manipulated by arithmetic/logical instructions, transfer instructions, bit manipulation instructions, or such like in the same way as general-purpose registers. The manipulatable bit units (1, 8, or 16 bit units) vary according to the SFR (refer to **Table 3-4**).

The following describes the methods for specifying the SFRs corresponding to manipulatable bit units:

Bit manipulation

Specify the abbreviation for the operand (sfr.bit) of a bit manipulation instruction. The SFR can also be addressed.

• 8-bit manipulation

Specify the abbreviation for the operand (sfr) of an 8-bit manipulation instruction. The SFR can also be addressed.

16-bit manipulation

Specify the abbreviation for the operand (sfrp) of a 16-bit manipulation instruction. A 16-bit SFR is assigned to a two-byte area at consecutive even and odd addresses. Specify an even address when addressing the SFR.

Table 3-4 lists the special function registers (SFRs). The items in Table 3-4 mean:

• Symbol A symbol indicating the address of a on-chip SFR. This can be specified in the operand field of an instruction.

Reserved words in the NEC Assembler (RA78K3) are already defined.

They can be used as sfr variable by #pragma sfr instruction in the C compiler (CC78K3).

• R/W Indicates whether data can be read from the special function register and/or data can be written into the register.

R/W : Can be read and written.

- R : Can be read^{Note}.
- W : Can be written.
- Manipulatable bit unit...... Indicates the unit of bits (1, 8, or 16) when manipulating the special function register (indicated by ○).
 The SFR which can be manipulated in units of 16 bits can be specified in the sfrp operand. An even address is specified for the address specification.

The SFR which can be manipulated bit by bit can be specified by a bit manipulation instruction.

• When reset Indicates the status of each register for the input to the RESET pin.

Note Read-only register. The bits of the register can be tested.

- Cautions 1. Write 0 or 1 into any SFR bit correctly whenever it is predetermined to be so.
 - 2. Do not write data into the register which is only used for data reading. Writing data into such registers may result in an error.
 - 3. The SFR area addresses (FF00H to FFFFH) to which a special function register is not assigned cannot be accessed. Accessing these addresses may result in an error.
 - 4. When the read data is used as byte data, handle undefined bits before the data is used.
 - 5. TOUT and TXS are write-only registers. Do not read from them.
 - 6. Bits 0, 1 and 4 of SBIC are write-only bits. If these bits are read, the value read is 0.



A dalasses	Special Function Register	C) unch a l	DAA	Manip	ulatable E	Bit Unit	When Reset
Address	(SFR) Name	Symbol	R/W	1	8	16	
FF00H	Port 0	P0	R/W	0	0	-	Undefined
FF02H	Port 2	P2	R	-	0	-	
FF03H	Port 3	P3	R/W	0	0	-	
FF04H	Port 4	P4]	0	0	-	
FF05H	Port 5	P5		0	0	-	
FF07H	Port 7	P7	R	_	0	-	
FF08H	Port 8	P8	R/W	0	0	-	
FF09H	Port 9	P9	1	0	0	-	
FF10H	Compare register 00	CM00		-	-	0	
FF11H							
FF12H	Compare register 01	CM01		_	-	0	
FF13H							
FF14H	Compare register 02	CM02		_	_	0	-
FF15H							
FF16H	Compare register 03	CM03		_	_	0	
FF17H							
FF18H	Buffer register CM00	BFCM00	-	_	_	0	
FF19H	_						
FF1AH	Buffer register CM01	BFCM01	-	_	-	0	-
FF1BH	_						
FF1CH	Buffer register CM02	BFCM02		_	-	0	-
FF1DH	_						
FF1EH	Timer register 0	TM0	R	_	-	0	0000H
FF1FH							
FF20H	Port 0 mode register	PM0	R/W	0	0	_	FFH
FF23H	Port 3 mode register	PM3		0	0	-	×××1 1111B
FF25H	Port 5 mode register	PM5		0	0	-	FFH
FF28H	Port 8 mode register	PM8		0	0	_	××11 1111B
FF29H	Port 9 mode register	PM9	1	0	0	_	×××× ×111B
FF2CH	Reload register	DTIME	1	_	_	0	Undefined
FF2DH							
FF2EH	Timer unit mode register 0	TUM0	1	0	0	_	00H
FF2FH	Timer unit mode register 1	TUM1	1	0	0	_	1
FF30H	Compare register 10	CM10	1	_	_	0	Undefined
FF31H							
FF32H	Timer register 1	TM1	R	_	_	0	0000H
FF33H	1						

Table 3-4. Special Function Registers (1/5)



A shalas a a	Special Function Register	Quarkat	DAA	Manip	ulatable E	Bit Unit	When Reset
Address	(SFR) Name	Symbol	R/W	1	8	16	
FF34H	Capture/compare register 20	CC20	R/W	-	-	0	Undefined
FF35H							
FF36H	Capture register 20	CT20	R	-	-	0	
FF37H							
FF38H	Timer register 2	TM2]	_	_	0	0000H
FF39H							
FF3AH	Buffer register CM03	BFCM03	R/W	_	_	0	Undefined
FF3BH							
FF3CH	External interrupt mode register 0	INTM0		0	0	-	00H
FF3DH	External interrupt mode register 1	INTM1		0	0	-	-
FF40H	Port 0 mode control register	PMC0	1	0	0	-	
FF43H	Port 3 mode control register	PMC3	1	0	0	-	×××0 0000B
FF44H	Pull-up resistor option register L	PUOL		0	0	-	00H
FF45H	Pull-up resistor option register H	PUOH		0	0	-	
FF48H	Port 8 mode control register	PMC8		0	0	-	××00 0000B
FF4EH	Sampling control register 0	SMPC0		0	0	-	00H
FF4FH	Sampling control register 1	SMPC1		0	0	-	
FF50H	Capture/compare register 30	CC30		-	-	0	Undefined
FF51H	_						
FF52H	Capture register 30	CT30	R	_	_	0	-
FF53H	_						
FF54H	Capture register 31	CT31		_	-	0	1
FF55H	_						
FF56H	Timer register 3	TM3		_	-	0	0000H
FF57H	_						
FF58H	Compare register 40	CM40	R/W	-	_	0	Undefined
FF59H							
FF5AH	Compare register 41	CM41		_	_	0	-
FF5BH	_						
FF5CH	Timer register 4	TM4	R	-	-	0	0000H
FF5DH	_						
FF5EH	Timer control register 4	TMC4	R/W	0	0	-	00H
FF5FH	Timer out register	TOUT	W	-	0	-	××01 0101B
FF60H	Real-time output port register	RTP	R/W	0	0	-	Undefined
FF61H	Real-time output port mode register	RTPM	1	0	0	-	00H
FF62H	Port read control register	PRDC	1	0	0	-	1
FF68H	A/D converter mode register	ADM	1	0	0	_	1

Table 3-4. Special Function Registers (2/5)



A . I . I	Special Function Register		DAV	Manip	ulatable E	Bit Unit	When Reset
Address	(SFR) Name	Symbol	R/W	1	8	16	
FF70H	Slave buffer register 0	SBUF0	R/W	0	0	-	Undefined
FF71H	Slave buffer register 1	SBUF1		0	0	-	
FF72H	Slave buffer register 2	SBUF2		0	0	-	
FF73H	Slave buffer register 3	SBUF3		0	0	-	
FF74H	Slave buffer register 4	SBUF4		0	0	-	
FF75H	Slave buffer register 5	SBUF5		0	0	-	
FF76H	Master buffer register 0	MBUF0		0	0	-	
FF77H	Master buffer register 1	MBUF1		0	0	-	
FF78H	Master buffer register 2	MBUF2		0	0	-	
FF79H	Master buffer register 3	MBUF3		0	0	-	
FF7AH	Master buffer register 4	MBUF4		0	0	-	
FF7BH	Master buffer register 5	MBUF5		0	0	-	
FF7CH	Timer control register 0	TMC0		0	0	-	00H
FF7DH	Timer control register 1	TMC1		0	0	-	
FF7EH	Timer control register 2	TMC2		0	0	-	
FF7FH	Timer control register 3	TMC3		0	0	-	
FF80H	Clocked serial interface mode register	CSIM		0	0	-	
FF82H	Serial bus interface control register	SBIC	R/W ^{Note}	0	0	-	
FF84H	Baud rate generator control register	BRGC	R/W	0	0	-	
FF85H	Baud rate generator compare register	BRG		_	0	_	Undefined
FF86H	Serial I/O shift register	SIO		0	0	-	
FF88H	Asynchronous serial interface mode register	ASIM		0	0	-	80H
FF8AH	Asynchronous serial interface status register	ASIS	R	-	0	-	00H
FF8CH	Serial receive buffer : UART	RXB		_	0	-	Undefined
FF8EH	Serial transmit shift register : UART	TXS	W	-	0	-	1
FFA0H	PWM control register 0	PWMC0	R/W	0	0	-	00H
FFA1H	PWM control register 1	PWMC1	1	0	0	_	1

Table 3-4. Special Function Registers (3/5)

Note Bits 7 and 5 : read/write Bits 6, 3, and 2 : read only Bits 4, 1, and 0 : write only



	Special Function Register		5.44	Manip	ulatable E	Bit Unit	When Reset
Address	(SFR) Name	Symbol	R/W	1	8	16	
FFA2H	PWM register 0L	PWM0L	R/W	0	0	-	Undefined
FFA2H	PWM register 0	PWM0		-	-	0	_
FFA3H							
FFA4H	PWM register 1L	PWM1L		0	0	-	
FFA4H	PWM register 1	PWM1		-	-	0	
FFA5H							
FFA8H	In-service priority register	ISPR	R	0	0	-	00H
FFAAH	Interrupt mode control register	IMC	R/W	0	0	-	80H
FFACH	Interrupt mask register 0L	MK0L		0	0	-	FFH
FFACH	Interrupt mask register 0	MK0		-	-	0	FFFFH
FFADH							
FFADH	Interrupt mask register 0H	МКОН		0	0	-	FFH
FFB0H	A/D conversion result register 0	ADCR0	R	_	-	0	Undefined
FFB1H	_						
FFB1H	A/D conversion result register 0H	ADCR0H		-	0	-	
FFB2H	A/D conversion result register 1	ADCR1		_	-	0	
FFB3H							
FFB3H	A/D conversion result register 1H	ADCR1H		-	0	-	_
FFB4H	A/D conversion result register 2	ADCR2		_	-	0	-
FFB5H	_						
FFB5H	A/D conversion result register 2H	ADCR2H		-	0	-	
FFB6H	A/D conversion result register 3	ADCR3		_	-	0	
FFB7H							
FFB7H	A/D conversion result register 3H	ADCR3H		-	0	-	
FFB8H	A/D conversion result register 4	ADCR4		-	-	0	
FFB9H							
FFB9H	A/D conversion result register 4H	ADCR4H		-	0	-	_
FFBAH	A/D conversion result register 5	ADCR5		_	-	0	1
FFBBH							
FFBBH	A/D conversion result register 5H	ADCR5H]	_	0	-	
FFBCH	A/D conversion result register 6	ADCR6]	_	-	0	1
FFBDH							
FFBDH	A/D conversion result register 6H	ADCR6H	1	_	0	-	1
FFBEH	A/D conversion result register 7	ADCR7	1	_	-	0	1
FFBFH							
FFBFH	A/D conversion result register 7H	ADCR7H	1	_	0	_	1

Table 3-4. Special Function Registers (4/5)



	Special Function Register		5 444	Manip	ulatable E	Bit Unit	When Reset
Address	(SFR) Name	Symbol	R/W	1	8	16	
FFC0H	Standby control register	STBCNote 1	R/W	_	0	_	0000 ×000B
FFC2H	Watchdog timer mode register	WDMNote 1		_	0	_	00H
FFC4H	Memory expansion mode register	MM		0	0	-	Note 2
FFC6H	Programmable wait control register	PWC		-	-	0	COAAH
FFC7H	_						
FFE0H	Interrupt control register (INTOV3)	OVIC3		0	0	_	43H
FFE1H	Interrupt control register (INTP0/INTCC30)	PIC0		0	0	_	
FFE2H	Interrupt control register (INTP1)	PIC1		0	0	_	
FFE3H	Interrupt control register (INTP2)	PIC2		0	0	_	
FFE4H	Interrupt control register (INTP3/INTCC20)	PIC3		0	0	-	
FFE5H	Interrupt control register (INTP4)	PIC4		0	0	-	
FFE6H	Interrupt control register (INTTM0)	TMIC0		0	0	_	
FFE7H	Interrupt control register (INTCM03)	CMIC03		0	0	_	
FFE8H	Interrupt control register (INTCM10)	CMIC10		0	0	_	
FFE9H	Interrupt control register (INTCM40)	CMIC40		0	0	-	
FFEAH	Interrupt control register (INTCM41)	CMIC41		0	0	-	
FFEBH	Interrupt control register (INTSER)	SERIC		0	0	_]
FFECH	Interrupt control register (INTSR)	SRIC		0	0	_	
FFEDH	Interrupt control register (INTST)	STIC		0	0	_	
FFEEH	Interrupt control register (INTCSI)	CSIIC		0	0	_]
FFEFH	Interrupt control register (INTAD)	ADIC		0	0	-]

Table 3-4. Special Function Registers (5/5)

Notes 1. Can be written by a special instruction.

The state of the memory expansion mode register (MM) after a reset depends on the product.
 μPD78361A...20H
 μPD78362A...60H
 μPD78P364A...00H

50




3.3 Data Memory Addressing

Various addressing modes are provided for the μ PD78362A to improve memory operability or to enable the use of a high-level language. Special addressing is applicable, in particular, to the data memory space according to each function of the special function register (SFR) group and general-purpose register group.

- Data memory area µPD78362A : FC00H to FFFFH
 - μPD78361A and 78P364A: F700H to FFFH

Figures 3-7 through 3-9 show the addressing space of data memory.

★



Caution When a word access to the main RAM area (FE00H to FEFFH) (containing stack handling) is executed, address specified in operands are limited to even addresses.




Figure 3-8. Addressing Space of Data Memory (µPD78362A)

Caution When a word access to the main RAM area (FE00H to FEFFH) (containing stack handling) is executed, addresses specified in operands are limited to even addresses.




Figure 3-9. Addressing Space of Data Memory (µPD78P364A)

Caution When a word access to the main RAM area (FE00H to FEFFH) (containing stack handling) is executed, addresses specified in operands are limited to even addresses.

3.3.1 General-purpose register addressing

(1) Implied addressing

The instruction automatically addresses the register that functions as an accumulator (A or AX) or loop counter (B or C) assigned to the general-register area.

Coding example MULU r

If the value stored in register B is used as a multiplier for a multiply instruction of 8 bits by 8 bits, code the following. The instruction performs multiply operation between the accumulator (register A) and register B and stores the result in the 16-bit accumulator (register AX).

 $\mathsf{MULU} \ \mathsf{B} \ ; \ \mathsf{AX} \leftarrow \mathsf{A} \times \mathsf{B}$



(2) Register addressing

The instruction directly addresses the desired registers.

Coding example ADD r, r

To specify registers D and E storing the target values for the 8-bit add instruction, code the following:

ADD D, E ; D \leftarrow D + E

3.3.2 Short direct addressing

This addressing is used for accessing the internal RAM area at addresses FE20H to FEFFH and the SFR area at addresses FF00H to FF1FH. Short direct addressing enables high-speed access to these areas by a short instruction code.

Specify an even address when manipulating 16-bit data.

Coding example ADD A, saddr

If one target value of the 8-bit add instruction is already stored in the location at address FE80H in internal data memory, code the following:

ADD A, 0FE80H ; $A \leftarrow A + (FE80H)$

3.3.3 Special function register (SFR) addressing

This addressing is used for manipulating SFRs mapped in the SFR area at addresses FF00H to FFFFH.

Coding example MOV A, sfr

If a special function register is specified as a transfer source for port 0 in the SFR area, code the following 8-bit transfer instruction:

MOV A, P0 ; $A \leftarrow P0$



3.4 Control Registers

3.4.1 Memory expansion mode register

The memory expansion mode register (MM) is an 8-bit register used for specifying the input/output mode for port 4 and the internal ROM and RAM capacities of the μ PD78P364A.

The value of the MM register immediately after inputting RESET differs depending on the product as follows.

- μPD78361A 20H
- μPD78362A 60H
- μPD78P364A 00H







Figure 3-10. Format of Memory Expansion Mode Register

Notes 1. The MM register differs in the value after reset depending on the versions.

μPD78361A 20H μPD78362A 60H μPD78P364A 00H

- **2.** Functions for switching an internal memory capacity of the μ PD78P364A. The μ PD78361A and 78362A are fixed to the status after reset.
- Caution Be sure to write "0" to bits 1 and 2 of the MM register. If "1" is written, erroneous operation may occur. Bits 3, 4 and 7 are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".



The programmable wait control register (PWC) is a 16-bit register for programmable wait control to the bus cycle (internal ROM access) generated by the μ PD78362A.

The PWC register cannot be accessed in 8-bit mode. Use a 16-bit data manipulation instruction to access the PWC register.

Figure 3-11 shows the format of the PWC register.

- Cautions 1. The number of cycles shown in Figure 3-11 is when no address wait cycle is appended. If an address wait cycle is appended, one cycle must be added.
 - 2. Instruction fetch from and data access to the peripheral RAM area (FC00H-FDFFH for μ PD78362A, F700H-FDFFH for μ PD78361A and 78P364A) are enabled, but wait specification by setting the PWC register is invalid. The peripheral RAM area operates with a 16-bit bus. Instruction fetch becomes high-speed fetch.
 - 3. Instructions cannot be fetched from the main RAM area (FE00H-FEFFH). Wait specification by setting the PWC register during data access is invalid. The main RAM area is accessed in a 16-bit units (For bus cycles, special two bus cycles are started).
 - 4. To make a word access to the main RAM area (containing stack handling), addresses specified in operands are limited to even addresses.
 - 5. The internal ROM area operates with 16-bit bus regardless how the PWC register is set. Wait specification can be set in the PWC register.

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1)	Address	s W	hen reset F	R/W	
PWC AW1 AW0 0 0 0 0 0 0 × × PWCsPWC4PWC3PWC2PWC1PV	/C0	FFC6H		COAAH F	R/W	
			m	Number of clocks specified for the memory space (0000H-3FFFH)		
	PWC1	PWC0	Wait cycle	Data access cycle	Fetch cycle mode	Fetch cycle
	0	0	0	3		3
	0	1	1	4	Normal fetch	4
	1	0	2	5		5
	1	1	0	3	High-speed fetch	2
			N m	umber of clocks iemory space (4	s specified for th 1000H-7FFFH)	ie
	PWC3	PWC2	Wait cycle	Data access cycle	Fetch cycle mode	Fetch cycle
	0	0	0	3		3
	0	1	1	4	Normal fetch	4
	1	0	2	5		5
	1	1	0	3	High-speed fetch	2
			N m	umber of clocks iemory space (8	s specified for th 3000H-BFFFH)	e
	PWC5	PWC4	Wait cycle	Data access cycle	Fetch cycle mode	Fetch cycle
	0	0	0	3		3
	0	1	1	4	Normal fetch	4
	1	0	2	5		5
	1	1	0	3	High-speed fetch	2
	AW0			ddress wait con valid address : 0		
	0	Addre	ss wait	is not added.		
	1	Addre	ess wait	is added.		
	AW1			ddress wait con valid address : 8		
	0	Addre	ss wait	is not added.		
	1	Addre	ss wait	is added.		

Figure 3-11. Format of Programmable Wait Control Register

- Cautions 1. To access the internal memory in the high-speed fetch mode, set "0" in the AW0 and AW1 bits of the PWC register.
 - 2. Bits 8 to 13 of the PWC register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".

Remark ×: don't care

CHAPTER 4 SUMMARY OF BLOCK FUNCTION

Phase-out/Discontinued

4.1 Execution Unit

The execution unit (EXU) controls address calculation, arithmetic/logical operations, and data transfer by a microprogram.

The EXU contains 256-byte main RAM. Eight register banks are addressed to the main RAM in the EXU.

4.2 Bus Control Unit

The bus control unit (BCU) activates a required bus cycle according to the physical address obtained from the execution unit (EXU). When the EXU does not issue a bus cycle activation request, the BCU generates an address required for prefetching an instruction. The prefetched instruction code is fetched into the instruction queue. The number of bytes held in the instruction queue is 5 bytes.

4.3 Program Memory and Data Memory

The program memory and data memory capacities depend on the product.

The μ PD78361A contains a 32-kbyte program memory (ROM) and a 2048-byte data memory consists of 256-byte main RAM contained in the execution unit (EXU) and 1792-byte peripheral RAM.

The μ PD78362A contains a 24-kbyte program memory (ROM) and a 768-byte data memory (RAM).

The 768-byte data memory consists of 256-byte main RAM contained in the execution unit (EXU) and 512-byte peripheral RAM.

The μ PD78P364A contains a 48-kbyte program memory (ROM) and a 2048-byte data memory (RAM).

The 2048-byte data memory consists of 256-byte main RAM contained in the execution unit (EXU) and 1792-byte peripheral RAM.



4.4 Ports

A port has a function as a general-purpose port and a function of control pins as shown in the following table.

Port Name	I/O	Compound Function				
Port 0	8-bit I/O	General- purpose	Real-time output port, RPU control signal input, PWM signal output			
Port 2	6-bit input	port	External interrupt input, RPU count pulse input			
Port 3	5-bit I/O		Serial interface I/O			
Port 4	8-bit I/O		_			
Port 5	8-bit I/O		_			
Port 7	8-bit input		A/D converter analog input			
Port 8	6-bit I/O		RPU timer output			
Port 9	3-bit I/O		_			

Remark RPU: real-time pulse unit

4.5 Real-Time Pulse Unit

The real-time pulse unit (RPU) can output a programmable pulse and measure a pulse width and frequency. It also controls the output timing of the real-time output port.

RPU consists of the following hardware.

- 16-bit timer \times 5
- 16-bit compare register × 7
- 16-bit capture register × 3
- 16-bit capture/compare register \times 2

4.6 Real-Time Output Port

This port controls the output timing of ports by using a signal sent from the RPU as a trigger, and can output data in 4-bit units. It is multiplexed with port 0 (P00 to P03) and can output four real-time pulses.

In addition, the output of P00 to P03 can be modulated for PWM.

4.7 A/D Converter

This 10-bit A/D converter has eight analog input pins and is of successive approximation type with a high operating speed and resolution.

4.8 Serial Interface

The following two channels of serial interfaces, each independent of the other, are provided. In addition, a baud rate generator that can be commonly used with the two channels is also provided. The clocked serial interface can operate in two operation modes.

- Asynchronous serial interface (UART)
- Clocked serial interface
 - Serial bus interface mode (SBI mode)
 - Three-wire serial I/O mode

4.9 PWM Output Unit

The μ PD78362A has two PWM signal outputs of 8-/9-/10-/12-bit resolution. By externally connecting a low-pass filter, a PWM output can be used as a digital-to-analog conversion output. The PWM outputs are most suitable, for example, for a control signal for the actuator of a motor.

4.10 Watchdog Timer

The watchdog timer is a free-running timer with a nonmaskable interrupt function designed to prevent crashes or deadlocks. A program error can be detected when a watchdog timer overflow interrupt (INTWDT) is generated.

4.11 Interrupt Controller

The interrupt controller processes various interrupt requests (NMI and INTP0 to INTP4) issued from peripheral hardware and external device with the vectored interrupt, macro service, or context switching. The interrupt controller also allows programmable specification of the 4-level interrupt priority by software.



[MEMO]

CHAPTER 5 PORT FUNCTIONS


Phase-out/Discontinued

5.1 Hardware Configuration

As shown in Figure 5-1, three-state bidirectional ports are basically used for the ports of the μ PD78362A (Ports 2 and 7 are used only for input).

A RESET input signal sets each bit of a port mode register to 1, specifying the port as an input port. All the port lines go into a high-impedance state. The contents of the output latch become undefined by a RESET input signal. When using the port as an output port, set data in the output latch before specifying the port as an output port.

Figure 5-1. Basic I/O Port Configuration



Notes 1. PMXn latch: Bit n in the port mode register PMX (X = 0, 3, 5, 8, 9)

When X = 0, 4, 5, n = 0 to 7
When X = 3, n = 0 to 4
When X = 8, n = 0 to 5
When X = 9, n = 0 to 2

Remarks 1. Ports 2 and 7 are input ports.

2. Port 4 can be set in input or output mode by memory expansion mode register (MM).




(1) When a port is specified as an output port

The output latch is enabled, and an transfer instruction can transfer data between the output latch and accumulator.

The contents of the output latch can be set or reset bit by bit. Data once written to the output latch are held until another instruction is executed to operate the port.

When a port specified as an output port is read using an instruction such as a transfer instruction, the contents of the output latch are read.

Figure 5-2. Port Specified as Output Port



Note When X = 0, 4, 5, n = 0 to 7 When X = 3, n = 0 to 4 When X = 8, n = 0 to 5 When X = 9, n = 0 to 2

(2) When a port is specified as an input port

The levels of the port pins can be loaded into the accumulator with a transfer instruction. Even when the port is specified as an input port, writing to the output latch is possible. Data transferred from the accumulator with a transfer instruction are all stored in the output latch, regardless of whether the port is specified as an input port or output port.

Phase-out/Discontinued

However, the data is not output to the port pins because the output buffer for the bits have become highimpedance (When the bits specified as an input are switched to an output port, the contents of the output latch are output to the port pins).

The contents of the output latch of the bits specified as an input port cannot be loaded into the accumulator (refer to **Figure 5-3**).




Figure 5-3. Port Specified as Input Port

Note When X = 0, 4, 5, 7, n = 0 to 7 When X = 2, 8, n = 0 to 5 When X = 3, n = 0 to 4 When X = 9, n = 0 to 2




(3) When a port is specified as a control signal input or output

Ports 0, 3, and 8 can be used to input or output control signals on a bit-by-bit basis by setting the desired bit(s) of the corresponding port mode control register (PMC0, PMC3, or PMC8) to 1. In this case, the setting of the port mode register (PM0, PM3, or PM8) has no effect.

When a pin or pins are used for a control signal, the state of the control signal can be checked by executing a port read instruction.





Note When X = 0, n = 0 to 7 When X = 3, n = 0 to 4 When X = 8, n = 0 to 5

(a) When port outputs control signals

The pin state of a control signal can be read by executing a port read instruction when the desired bit of the port mode register is set to 1.

The state of an internal control signal can be read by executing a port read instruction when the desired bit of the port mode register is reset to 0.

(b) When port inputs control signals

The pin state of a control signal can be read by executing a port read instruction only when the corresponding bit of the port mode register is set to 1.

When the desired bit of the port mode register is reset to 0, if a port read instruction is executed, 0 is always read.

Caution The pins functioning as input pins in the control mode may operate erroneously if the corresponding bits of the port mode control register are rewritten during the operation. Therefore, write into the port mode control register when the system is initialized, etc. Do not rewrite dynamically during the operation.



Pin Name	Control Function (I/O)	PMXn	Read Operation
P00-P03	RTP0-RTP3 (O)	1	Pin state
		0	Internal control signal
P04	PWM0 (O)	1	Pin state
		0	Internal control signal
P05	CMD = 0 : PWM1 (O)	1	Pin state
		0	Internal control signal
	CMD = 1 : TCUD (I)	1	Pin state
		0	Internal control signal (PWM1 signal)
P06	CMD = 0 : TO40 (O)	1	Pin state
		0	Internal control signal
	CMD = 1 : TIUD (I)	1	Pin state
		0	Internal control signal (TO40 signal)
P07	CMD = 0 : "0" (O)	1	Pin state ("0" fixed)
		0	Internal control signal ("0" fixed)
	CMD = 1 : TCLRUD (I)	1	Pin state
		0	Internal control signal ("0" fixed)
P30	TxD (O)	1	Pin state
		0	Internal control signal
P31	RxD (I)	1	Pin state
		0	Internal control signal ("0" fixed)
P32	MOD1 = 1, MOD2 = 0 : SB0 (I/O)	1	Pin state
		0	Internal control signal
	MOD1 = MOD2 = 1 : "Hi-Z"	1	Pin state (high impedance)
		0	Internal control signal
	MOD1 = 0, MOD2 = X : SO (O)	1	Pin state
		0	Internal control signal

Table 5-1.	Read	Operation	in	Control	Mode	(1/2)
	ncuu	operation		001101	mouc	('' ~)

Remarks 1. PMXn : Port mode register (X = 0, 3 n : number of bits in a port)

- 2. CMD : Bit 7 of TUM1 register MOD1 : Bit 3 of CSIM register MOD2 : Bit 4 of CSIM register
- 3. X: don't care



Pin Name	Control Function (I/O)	PMXn	Read Operation
P33	MOD1 = 1, MOD2 = 0 : "Hi-Z"	1	Pin state (high impedance)
		0	Internal control signal
	MOD1 = MOD2 = 1 : SB1 (I/O)	1	Pin state
		0	Internal control signal
	MOD1 = 0, MOD2 = X : SI (I)	1	Pin state
		0	Internal control signal
P34	SCK (I/O)	1	Pin state
		0	Internal control signal
P80-P85	TO00-TO05 (O)	1	Pin state
		0	Internal control signal

Table 5-1. Read Operation in Control Mode (2/2)

Remarks 1. PMXn : Port mode register (X = 3, 8 n : number of bits in a port)

2. MOD1 : Bit 3 of CSIM register MOD2 : Bit 4 of CSIM register

3. X: don't care

(4) Port output data check function

The μ PD78362A has a function that enables pin state to be read in the port output mode so that application system reliability can be improved (pin access mode). With this function, output data and actual pin state can be checked as required. If a mismatch is found, an action such as replacement with another system can be taken.

Phase-out/Discontinued

Before pin state can be read, bit 0 of the port read control register (PRDC) must be set to 1. A RESET input signal sets register PRDC to 00H.

Symbol	7	6	5	4	3	2	1	0	А	ddress	When reset	R/W
PRDC	0	0	0	0	0	0	0	PRDC0	F	F62H	00H	R/W
									PRDC0		Operation	mode
									0	Normal	mode	

Figure 5-5. Format of Port Read Control Register

Caution Bits 7 to 1 of the PRDC register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".

Example A sample program is given below which checks output data to port 0 (P0), port 4 (P4), and port 5 (P5) by using the pin access mode.


TEST:	DI		; Disables interrupt.
	MOV	A,#5AH	; Test data = 5AH
	MOV	P0,A	; Sets 5AH in output latch.
	MOV	P4,A	
	MOV	P5,A	
	SET1	PRDC.0	; Sets pin access mode (sets PRDC).
	CMP	A,P0	; Compares pin level with output latch contents.
	BNE	\$ERR0	; Performs error processing if mismatch occurs.
	CMP	A,P4	
	BNE	\$ERR4	
	CMP	A,P5	
	BNE	\$ERR5	
	CLR1	PRDC.0	; Normal mode (resets PRDC)
	EI		; Enables interrupt.


- Cautions 1. In the pin access mode (PRDC0 = 1), no bit manipulation instruction for a port operates normally. After a port check is completed, be sure to reset the mode to the normal mode (PRDC0 = 0).
 - 2. If an interrupt occurs in the pin access mode, a bit manipulation instruction may be executed in the same mode. This will cause an error. Before starting a check, be sure to set the DI state.

- In addition, do not use macro services that manipulate ports.
- 3. Non-maskable interrupts are unavoidable. So, the following provisions should be made in the program as required:
 - Do not perform port manipulation in the non-maskable interrupt routine.
 - The level of PRDC.0 is to be saved at the start of the non-maskable interrupt routine, then is restored when control is returned.
- 4. Pin access mode is a function to access the pin state to the output port. When reading the pin set to the input port mode (PMXn = 1) in the pin access mode (PRDC0 = 1), "0" is always read regardless of the input level.

When PRDC.0 is set to 1, the switch enclosed in dotted lines in the figure on the next page is connected to the pin and the pin state is read. If a bit manipulation instruction is executed in this state, the pin state is read and a bit operation is executed. This may adversely affect the contents of the output latch.

When PRDC.0 is reset to 0, the system enters the normal mode.





In addition, instructions (CHKL, CHKLA) dedicated to frequent port state checking are available. By EXCLUSIVE ORing, these instructions compare the pin state with the contents of the output latch (in the port mode) or the pin state with the level of the internal control output signal (in the control mode).

Example A sample program is given below which checks pin state and the contents of an output latch using instructions CHKL and CHKLA.

TEST:	SET1 CHKL BNE	P0.3 P0 \$ERR1	 ; Sets bit 3 of port 0. ; Checks port 0. ; Branches to error processing (ERR1) if mismatch with output latch contents occurs.
ERR1:	CHKLA BT BT	P0 A.7,\$BIT07 A.6,\$BIT06	
	BT BR	A.1,\$BIT01 \$BIT00	; Bit 1? ; Bit 0 is incorrect if all above bits are correct.

- Cautions 1. Use the CHKL and CHKLA instructions only when the PRDC0 bit of the PRDC register is set to 0 (normal mode).
 - 2. In the case of those input/output port pins that are set in the input port mode, the results of the CHKL or CHKLA instruction always match regardless of the setting of the port/control mode. In the case of the dedicated input port, because it is not provided with an output latch, the input pin level is read when the CHKL or CHKLA instruction is executed. Therefore, the CHKL or CHKLA instruction is actually invalid for the dedicated input port and these instructions should not be used.
 - 3. If the CHKL or CHKLA instruction is executed with port 4 set to the input port mode, a mismatch may be generated (a mismatch is generated if the pin level changes during execution of the CHKL or CHKLA instruction). Therefore, while port 4 is set to the input port mode, do not execute these instructions.
 - 4. Set control output pins to the input mode before executing the CHKL or CHKLA instruction to check the output level of the pin of a port where control and port output pins are used together (The output level of a control pin cannot be checked with the CHKL or CHKLA instruction because the output level varies asynchronously).



5.2 Port Functions

The μ PD78362A is provided with the ports shown in Figure 5-7 and can perform various control operations.




Figure 5-7. Port Configuration



5.2.1 Functions and features of I/O ports

Table 5-2 lists the I/O ports. These ports function not only as I/O ports but also as I/O pins of the internal hardware.

Port Name	Port Function	Compound Function
Port 0	8-bit I/O port. Can be set in input or output mode in 1-bit units	Inputs control signals of real- time output port (RTP) and real- time pulse unit (RPU), and outputs PWM signal in control mode
Port 2	6-bit input port	Inputs external interrupt and count pulse input to real-time pulse unit (RPU)(fixed in control mode)
Port 3	5-bit I/O port. Can be set in input or output mode in 1-bit units	I/O of serial interface (UART, CSI) in control mode
Port 4	8-bit I/O port. Can be set in input or output mode in 8-bit units	_
Port 5	8-bit I/O port. Can be set in input or output mode in 1-bit units	_
Port 7	8-bit input port	Analog input of A/D converter (fixed in control mode)
Port 8	6-bit I/O port. Can be set in input or output mode in 1-bit units	Timer output of real-time pulse unit (RPU) in control mode
Port 9	3-bit I/O port. Can be set in input or output mode in 1-bit units	_

Table 5-2. Functions and Features of Ports



5.2.2 I/O mode setting

(1) Port n (n = 0, 3, 5, 8, 9)

The I/O mode of each port is set bit by bit with a port mode register (PM) (refer to **Figures 5-8** to **5-12**). Each pin of a port functions as an input or output port, depending on the setting of the corresponding bit in the PM register. It is an input port when the bit is one, and an output port when the bit is zero. The contents of each PM register are specified by an 8-bit manipulation instruction.

(2) Ports 2 and 7

Ports 2 and 7 function only as input ports. These ports have no port mode register.

(3) Port 4

The I/O mode of port 4 only is set with memory expansion mode register (MM) in units of eight bits (refer to **Figure 5-13**).

Register MM is set with a bit or 8-bit manipulation instruction.

Figures 5-8 to 5-12 show the format of each port mode register.






Figure 5-8. Format of Port 0 Mode Register







Remark ×: don't care





Figure 5-10. Format of Port 5 Mode Register





Remark ×: don't care





Remark ×: don't care




Figure 5-13. Format of Memory Expansion Mode Register

Notes 1. The MM register differs in the value after reset depending on the versions.

μPD78361A ······ 20H μPD78362A ······ 60H μPD78P364A ····· 00H

- **2.** Functions for switching an internal memory capacity of the μ PD78P364A. The μ PD78361A and 78362A are fixed to the status after reset.
- Caution Be sure to write "0" to bits 1 and 2 of the MM register. If "1" is written, erroneous operation may occur. Bits 3, 4 and 7 are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".

5.2.3 Control mode setting

(1) Port n (n = 0, 3, 8)

The control mode of each port is set with the corresponding port mode control register (PMC) bit by bit (refer to **Figures 5-14** to **5-16**).

Each pin of a port functions as a control pin when the corresponding bit of the PMC register is set to 1. In this case, the previous states of the port and the set value in the PM register have no effect. The PMC register is set with an 8-bit manipulation instruction.

(2) Ports 2 and 7

The pins of ports 2 and 7 are always set in the control mode. These ports has no port mode control register. The pin state of each port can be read by executing a port read instruction.




Figure 5-14. Format of Port 0 Mode Control Register







Figure 5-15. Format of Port 3 Mode Control Register

Remark ×: don't care







Remark ×: don't care



5.2.4 Specifying pull-up resistor

The μ PD78362A is provided with pull-up resistors that can be internally connected to each pin of ports 0, 2-5, 8, and 9 through software (except P20 pin).

(1) Ports 0, 3, and 8

Connection of the pull-up resistor to each pins can be specified by pull-up resistor option registers (PUOL and PUOH), port mode register (PM), and port mode control register (PMC).

When the PMC register is "0" (port mode), set the PUOL and PUOH registers to "1" and the corresponding PM register to "1" (input port mode). The pin set in the input port mode will be connected to an internal pullup resistor.

The pin set to "1" by the PMC register (control mode) is not connected to the internal pull-up resistor, regardless of the specification of the PUOL, PUOH, and PM registers.

(2) Port 2

When the PUO2 bit of the PUOL register is set to "1", all the five pins of the port (P21-P25) are connected to an internal pull-up resistor (Cannot be specified bit-wise).

Caution The P20/NMI pin does not contain a pull-up resistor on hardware. Therefore, even if PUO2 is set to 1, no internal pull-up resistor is set in the P20/NMI pin.

(3) Port 4

If the PUO4 bit of the PUOL register is set to "1" when port 4 is set in the input mode by the memory expansion mode register (MM), all the eight pins of the port (P40-P47) are connected to an internal pull-up resistor (Cannot be specified bit-wise).

(4) Port 5

If the PUO5 bit of the PUOL register is set to "1" when port 5 is set in the input mode by the port 5 mode register (PM5), the internal pull-up resistor becomes valid.

(5) Port 9

If the PUO9 bit of the PUOH register is set to "1" when port 9 is set in the input mode by the port 9 mode register (PM9), the internal pull-up resistor becomes valid.

Caution When emulating the μ PD78362A with the IE-78350-R, the internal pull-up resistors of ports 4, 5, and 9 are invalid, even if the PUO4, PUO5, and PUO9 bits of the PUOL and PUOH registers are set to "1". To use the pull-up resistor, set the corresponding bit to "1" to share the software between the IE-78350-R and μ PD78362A, and connect an external pull-up resistor.






Figure 5-17. Format of Pull-Up Resistor Option Register L





- Caution Bits 7 and 6 of the PUOL register and bits 7 to 2 of the PUOH register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".
- **Remarks 1.** To enter the STOP mode, 00H should be set in the PUOL/PUOH register to reduce consumption current.
 - 2. ×: don't care


CHAPTER 6 CLOCK GENERATOR

Phase-out/Discontinued

The clock generator generates and controls an internal system clock (CLK) supplied to the CPU.

An internal system clock of the maximum frequency of 16 MHz (fcLk) is generated when an 8-MHz crystal resonator is connected across the X1 and X2 pins of the μ PD78362A.

The clock generator is configured as shown in Figure 6-1.





Remarks 1. fxx : Crystal oscillation frequency

2. fx : External clock frequency

3. fclk : Internal system clock frequency

The system clock oscillation circuit generates a clock signal with a crystal resonator. The system clock oscillation circuit stops oscillation when it is set to the standby mode (STOP mode) (refer to **CHAPTER 14 STANDBY FUNCTION**).


An external clock can be also applied. In this case, a clock signal is to be applied to the X1 pin. Leave the X2 pin open.

Caution To use the external clock, do not set the STOP mode.

Figure 6-2. External Circuitry of System Clock Oscillation Circuit

(a) Crystal oscillation

(b) External clock




Cautions 1. When using the system clock oscillation circuit, run wires in the areas of Figure 6-2 shown by dotted lines, according to the following rules, to avoid effects such as stray capacitance:


- Minimize the wiring.
- Never cause the wires to cross other signal lines or run near a line carrying a large varying current.
- Cause the grounding point of the capacitor of the oscillation circuit to have the same potential as Vss. Never connect the capacitor to a ground pattern carrying a large current.
- Never extract a signal from the oscillation circuit.
- 2. Take it into consideration that no capacitive load among wiring is applied to the X2 pin when inputting an external clock.

Figure 6-3 shows examples of wrong resonator connection circuitry.

Figure 6-3. Examples of Wrong Resonator Connection Circuitry


- (a) Connection circuit wiring is too long.
- (b) There is another signal line crossing.







- (c) A high varying current flows near a signal line. (d) A current flows over the ground line of the
 - oscillation circuit.

(The potentials of points A, B, and C change).





(e) A signal is extracted.





[MEMO]

CHAPTER 7 REAL-TIME PULSE UNIT

Phase-out/Discontinued

The real-time pulse unit (RPU) is used to measure pulse intervals or frequency, or to output programmable pulses (six channels of PWM control signals).

The RPU consists of five 16-bit timers: timers 0 through 4. One of these timers is provided with a 10-bit dead time timer and is suitable for inverter control application. In addition, a function to turn off output through software or external interrupt is also provided.

Each timer has the following features:

- Timer 0 ... Controls the PWM cycle of TO00 through TO05 output pins. Also operates as a generalpurpose interval timer. The following five operating modes are available for timer 0.
 - General-purpose interval timer mode
 - PWM mode 0 (symmetric triangular wave)
 - PWM mode 0 (asymmetric triangular wave)
 - PWM mode 0 (toothed wave)
 - PWM mode 1
- Timer 1 ... Operates as a general-purpose interval timer.
- Timers 2 & 3 ... Provided with a programmable input sampling circuit that rejects noise superimposed on the input signal, and a capture function.
- Timer 4 ... Operates as a general-purpose timer or an up/down counter. When used as a general-purpose timer, controls the PWM cycle of the TO40 output pin. The following two operating modes are available for timer 4.
 - General-purpose timer mode
 - Up/down counter mode (UDC mode)



7.1 RPU Configuration

Table 7-1 shows the configuration of the RPU.


Table 7-1.	Configuration of RPU
------------	----------------------


	Timer Register	Register	Compare	Capture	Timer	Timer
$ \rangle$			Register	Trigger	Output	Clear
			Coincidence			
			Interrupt			
	16-bit timer (TM0)	16-bit compare register (CM00)	-	_	6	INTCM03
Timer		16-bit compare register (CM01)	-			
0		16-bit compare register (CM02)	-			
		16-bit compare register (CM03)	INTCM03			
Timer 1	16-bit timer (TM1)	16-bit compare register (CM10)	INTCM10	_	-	INTCM10
Timer	16-bit timer (TM2)	16-bit capture/compare register (CC20)	INTCC20	INTP3	-	INTCC20
2		16-bit capture register (CT20)	-			
	16-bit timer (TM3)	16-bit capture/compare register (CC30)	INTCC30	INTP0	_	INTCC30
Timer		16-bit capture register (CT30)	-	INTP1		
3		16-bit capture register (CT31)	-	INTP4		
Timer	16-bit timer (TM4)	16-bit compare register (CM40)	INTCM40	_	1	TCLRUD
4		16-bit compare register (CM41)	INTCM41			INTCM40

7.2 Timer 0

7.2.1 Configuration

Timer 0 consists of a 16-bit timer 0 (TM0) and four 16-bit compare registers (CM00-CM03). Figures 7-1 through 7-3 show the block diagrams of timer 0.





ТМО	: Timer register	DTM0-DTM2 : Dead time timers
CM00-CM03	: Compare registers	ALVTO : Bit 2 of TUM0 register
BFCM00-BFCM	03: Buffer registers	Ū/D : Bit 3 of TMC0 register
DTIME	: Reload register	

Remark fclk: internal system clock




Figure 7-2. Block Diagram of Timer 0 (PWM mode 0 ... toothed wave)

TM0	:	Timer register
CM00-CM03	:	Compare registers
BFCM00-BFCM03	:	Buffer registers
DTIME	:	Reload register
DTM0-DTM2	:	Dead time timers
ALVTO	:	Bit 2 of TUM0 register

Remark fcLK: internal system clock




Figure 7-3. Block Diagram of Timer 0 (PWM mode 1)

Remark fclk: internal system clock

: Dead time timers

DTM0-DTM2



(1) 16-bit timer 0 (TM0)

TM0 is a 16-bit up/down timer and operates as an up timer. Its cycle is controlled by a compare register (CM03). TM0 can operate in the five operation modes as shown in Table 7-2. These operation modes can be selected by timer unit mode register 0 (TUM0).

Operation Mode	Count Operation	Timer Clear	$BFCM0n \rightarrow CM0n$ Transfer Timing
General-purpose interval timer	Up	INTCM03	_
PWM mode 0 (symmetric triangular wave)	Up/down	_	INTTMO
PWM mode 0 (asymmetric triangular wave)	Up/down	_	INTTM0 INTCM03
PWM mode 0 (toothed wave)	Up	INTCM03	INTCM03
PWM mode 1	Up	INTCM03	INTCM03

Table 7-2. Operation Modes of Timer 0 (TM0)

Remark n = 0-2

TM0 can be cleared by an interrupt that occurs when the current value of the timer coincides (INTCM03) with the value of the compare register (CM03) (in the general-purpose interval timer mode, PWM mode 0 (toothed wave), and PWM mode 1).

TM0 is a register that can be read only by a 16-bit manipulation instruction.

All the bits of TM0 are cleared to 0 by the RESET input.

(2) 10-bit dead time timers 0-2 (DTM0-DTM2)

DTM0-DTM2 are 10-bit down timers that generate dead time suitable for inverter control application. These timers operate as one-shot timers.

Phase-out/Discontinued

Counting by a dead time timer is enabled or disabled by the CED bit of timer control register 1 (TMC1), and cannot be controlled (i.e., started or stopped) through software. The dead time timer starts and stops counting hardware-wise.

The dead time timer starts counting down when the value of the reload register (DTIME) is reloaded to it in synchronization with the compare coincidence timing of CM00 to CM02.

When the value of a dead time timer changes from 000H to 3FFH, the dead time timer generates an underflow signal, and the timer stops holding the value 3FFH.

If the value of a dead time timer coincides with the value of the corresponding compare register before the underflow of the dead time timer takes place, the value of DTIME is reloaded to the dead time timer again, and the timer starts down counting.

The count clock of the dead time timer is fixed to fcLK, and the dead time width is (Set value of DTIME + 1) \times fcLK.

If TM0 operates in the PWM mode 0 with the dead time timer disabled from counting, a True Bar signal without dead time is output to TO00 and TO01, TO02 and TO03, and TO04 and TO05.

DTM0 to DTM2 cannot be read/written (and cannot be controlled by software).

DTM0 to DTM2 are initialized to 3FFH by the RESET input.

(3) 10-bit reload register (DTIME)

DTIME is a 10-bit register that is commonly used to set the values of the three dead time timers (DTM0-DTM2). However, a value is reloaded from DTIME to each dead time timer independently.

DTIME can be read/written by a 16-bit manipulation instruction. The low-order 10 bits of DTIME are valid data and the high-order 6 bits are fixed to "0" by hardware.

RESET input makes DTIME undefined.

(4) 16-bit compare registers 00-02 (CM00-CM02)

CM00-CM02 are 16-bit compare registers that always compare their own values with the value of TM0. If the value of a compare register coincides with the value of TM0, the compare register outputs a trigger signal, and changes the content of the flip-flop connected to the register.

Phase-out/Discontinued

Each of CM00-CM02 is provided with a buffer register (BFCM00-BFCM02), so that the contents of the buffer can be transferred to the corresponding compare register at any time.

CM00 to CM02 can be read/written by a 16-bit manipulation instruction. RESET input makes them undefined. Writing is performed as follows by setting the CMWE bit of timer control register 0 (TMC0).

- CMWE = 0: When a write instruction is executed, values of the buffer registers (BFCM00 to BFCM02) corresponding to the respective compare registers are transferred to the compare registers.
- CMWE = 1: Data can be written directly to the compare registers by a write instruction.

For reading, data can be read directly irrespective of the TMC0 register setting.

(5) 16-bit compare register 03 (CM03)

CM03 is a 16-bit register and performs compare operations together with TM0. When a coincidence is detected, it generates an interrupt signal (INTCM03). CM03 controls the count higher limit value of TM0, and if the values coincides, it switches the up/down of TM0 or clears the timers with the next count clock. Furthermore, CM03 is provided with a buffer register (BFCM03) and transfers the buffer contents to CM03 with arbitrary timing. Transfer enable/disable is controlled by the B3TR bit of the TMC0 register. CM03 can be read/written by a 16-bit manipulation instruction. RESET input makes it undefined.

(6) 16-bit buffer registers CM00-CM02 (BFCM00-BFCM02)

BFCM00-BFCM02 are 16-bit registers each of which transfers data to the corresponding compare register (CM00-CM02) when an interrupt signal (INTCM03/INTTM0) is generated. BFCM00 to BFCM02 can be read/written by a 16-bit manipulation instruction. RESET input makes them undefined.

(7) 16-bit buffer register CM03 (BFCM03)

BFCM03 is a 16-bit register and it transfers data to the compare registers with arbitrary timing. Transfer enable/ disable is controlled by the B3TR bit of the TMC0 register.



(8) 6-bit master buffer registers 0-5 (MBUF0-MBUF5)

MBUF0 to MBUF5 are 6-bit registers to which a value is set when an interrupt signal (INTCM03) is generated. Timing to transfer data from an MBUF to the corresponding SBUF is controlled by INTCM03.

MBUF0 to MBUF5 can be read/written by a bit manipulation instruction or 8-bit manipulation instruction. The low-order 6 bits of MBUF0 to MBUF5 are valid data and the high-order 2 bits are fixed to "0" by hardware. RESET input makes them undefined.

This buffer register is used in PWM mode 1.

MBUF0 is also used for the RTP output in the general-purpose interval timer mode.

(9) 6-bit slave buffer registers 0-5 (SBUF0-SBUF5)

SBUF0 to SBUF5 are 6-bit registers that output data to the TOUT register in synchronization with the output timing determined taking the dead time into consideration by coincidence of CM00-CM02 compare values. The timing at which the contents of an MBUF are transferred to the corresponding SBUF is controlled by INTCM03.

SBUF0 to SBUF5 can be read/written by a bit manipulation instruction or 8-bit manipulation instruction. The low-order 6 bits of SBUF0 to SBUF5 are valid data and the high-order 2 bits are fixed to "0" by hardware. RESET input makes them undefined.

This buffer register is used in PWM mode 1.

SBUF0 is also used for the RTP output in the general-purpose interval timer mode.

(10) 6-bit timer out register (TOUT)

TOUT is a 6-bit register that can be written by an 8-bit manipulation instruction. It is an output latch that can be used only when TM0 is in the following modes.

- <1> General-purpose interval timer mode
- <2> PWM mode 1

When TM0 is in any mode other than the above, writing is disabled by hardware and it is not possible to write to it even by executing a write instruction.

The TOUT data is output directly to port 8 (P80 to P85). Therefore, if port 8 is read with bits PM8.0 to PM8.5 of the port 8 mode register (PM8) set to "0" (output port), it is possible to read the output data of TOUT. If port 8 is read with bits PM8.0 to PM8.5 set to "1" (input port), the pin statuses are read.

Since the high-order 2 bits of TOUT have no latch to retain data by hardware, they are undefined. When port 8 is read, the high-order 2 bits become undefined in the same way.

Caution The condition under which the TOUT data is output to port 8 is that port 8 is in control mode (TO00 to TO05 outputs) and that TM0 is in the general-purpose interval timer mode or PWM mode 1. Otherwise, the TOUT data is not output to port 8 and therefore it is not possible to read the TOUT contents.



7.2.2 Control registers

(1) Timer unit mode register 0 (TUM0)

Timer unit mode register 0 (TUM0) is an 8-bit register that specifies the operation modes of TM0, and controls the output of TO00 to TO05.

TUM0 can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. This register is cleared to 00H by the $\overrightarrow{\text{RESET}}$ input.



Symbol	7	6	5 4	3	2	1	0		Ad	dress Whe	en reset	R/W	
TUM0	RMOD 1	TMOD02	TMOD01 TMO	D00 ICME	ALVTO T	ODIS1 TO	DIS0		FF	2EH (ЮН	R/W	
							_						
									DIS0	Control	s output of	ТО00-ТО0	5 by NMI
								()	Does not stop	o output		
								1		Stops output	(TO00-TO0	5 in high-im	pedance state)
								TOE	DIS1	Controls of	output of TO	200-TO05 v	via software
								()	Does not sto	o output		
								1	l	Stops output (ТО00-ТО0	5 in high-im	pedance state)
								AL\	/ТО	Specifies ac	tive level c	of TO00-TO	05 pin output
								()	Low level			
								1	l I	High level			
								ICI	ИE	Controls tra latch by IN		BUF0 conte	ents to output
							ľ	()	Disables			
								1	I	Enables (sim to SBUF0)	ultaneous	data transfe	er from MBUF0
							L						
				- RMOD	TMOD02	TMOD01	тмо	D00		Operation mode	Count operation	Timer clear	BFCM0n → CM0n transfer timing
				×	0	×	×	~		neral-purpose rval timer	Up	INTCM03	-
				0	1	0	0)	(syr	M mode 0 nmetric ngular wave)	Up/down	_	INTTMO
				0	1	0	1		(asy	M mode 0 /mmetric ngular wave)	Up/down	_	INTTM0 INTCM03
				0	1	1	×	<		M mode 0 thed wave)	Up	INTCM03	INTCM03
				1	1	×	×	<	PW	M mode 1	Up	INTCM03	INTCM03

Figure 7-4. Format of Timer Unit Mode Register 0

- Cautions 1. The specification of the ALVTO bit is valid only for the pins set to the control mode (TO00 to TO05) by the PMC8 register when TM0 is in PWM mode 0 (symmetrical triangular wave, asymmetrical triangular wave, toothed wave).
 - The ICME bit is valid only when TM0 is in the general-purpose interval timer mode (TMOD02 = 0).
 - 3. It is prohibited to change bits RMOD, TMOD02 through TMOD00 and ALVTO during the operation of TM0 (CE0 = 1) and DTM0 to DTM2 (CED = 1).

Remarks 1. n = 0-2

2. ×: don't care



[Output driver off function]

When an external error occurs, the μ PD78362A can turn off the output pin (TO00-TO05) driver.

The function can be executed under the control of the TODIS0, TODIS1 bit of the TUM0 register, as described below:


<1> External interrupt (NMI) (TODIS0 = 1)

When an interrupt valid edge specified at the NMI pin occurs, the TO00-TO05 pin driver can be turned off. The NMI pin valid edge can be specified in the external interrupt mode register 0 (INTM0).

Even if a NMI pin edge detection pulse goes off, the TO00-TO05 pin driver remains off. To restore the operation, change the TODIS0 bit from 1 to 0.

Caution After an NMI valid edge is generated, a valid edge generation signal is retained for about 20 system clocks. When the TODIS0 bit changes from "0" to "1" during this period, the TO00-TO05 pin becomes off at the previously generated NMI.


It is recommended to manipulate the TODIS0 bit in the NMI routine except for system initialization setting.




Remark The main routine branches to the NMI routine after the valid edge generation signal changes from 1 to 0.

<2> Software control (TODIS1 = 1)

The TO00-TO05 pin driver can be turned off under software control regardless of the NMI pin.





TO00-TO05 pin output driver



(2) Timer control register 0 (TMC0)

Timer control register 0 (TMC0) is an 8-bit register that controls the operation of TM0, CM00 to CM03. This register can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. TMC0 is cleared to 00H by the RESET input.




Figure 7-6. Format of Timer Control Register 0

Note The \overline{U}/D bit is a read-only bit.

Remark fclk: internal system clock

- Cautions 1. Bit 6 of the TMC0 register is fixed to "0" by hardware. Even if "1" is written, it remains "0".
 - 2. It is prohibited to change bits B3TR and PRM02 through PRM00 during the operation of TM0 (CE0 = 1)
 - 3. When CE0 is set to 0 (TM0 stop), the \overline{U}/D flag is cleared to 0.

Table 7-3. Timing of Transfer from BFCM03 to CM	103
---	-----

B3TR	TM0 Operating Mode	Timing of Transfer from BFCM03 to CM03
0	All modes	Not transferred
1	General-purpose interval timer	Not transferred
	PWM mode 0 (symmetric triangular wave)	INTTMO
	PWM mode 0 (asymmetric triangular wave)	INTTMO
PWM mode 0 (toothed wave)		INTCM03
	PWM mode 1	INTCM03

Caution CM03 can be read/written directly.



(3) Timer control register 1 (TMC1)

Timer control register 1 (TMC1) is an 8-bit register that controls the operations of TM1 and DTM0-DTM2. This register can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. TMC1 is cleared to 00H by the RESET input.




Figure 7-7. Format of Timer Control Register 1

Cautions 1. The CED bit controls the three dead time timers (DTM0-DTM2).

- 2. Bits 6 to 4 and 2 of the TMC1 register are fixed to "0" by hardware. Even if "1" is written, they remain "0".
- 3. It is prohibited to change the CED bit during the operation of TM0 (CE0 = 1).


When TM0 is operated in PWM mode 0 with CED = 0 (dead time timer stopped), True Bar signals with no dead time are output to TO00 and TO01, TO02 and TO03, and TO04 and TO05.



(4) External interrupt mode register (INTM0)

External interrupt mode register 0 (INTM0) is an 8-bit register for specifying the valid edge of NMI and INTP0 to INTP2.

The INTM0 register can be read/written by a bit manipulation instruction or 8-bit manipulation instruction. RESET input sets it to 00H.





Caution Bit 1 of the INTMO register is fixed to "0" by hardware. Even if "1" is written, it remains "0".



7.2.3 Operation

(1) Basic operation

Timer 0 (TM0) is a 16-bit interval timer that operates as an up/down or up timer. The cycle is controlled by a compare register (CM03).

All the bits of TM0 are cleared to 0 by the RESET input and the timer stops counting.

Counting is enabled or disabled by the CE0 bit of timer control register 0 (TMC0). When the CE0 bit is set to 1 through software, the timer starts counting; when the bit is reset to 0, TM0 is cleared and stops counting. When the value set in advance to the compare register (CM03) coincides with the current count value of TM0, a coincidence interrupt (INTCM03) occurs, and TM0 is cleared.

Five internal clocks can be selected by the TMC0 register as the count clock to TM0.

When TM0 is used as an up/down timer, and when TM0 = 0000H as a result of the down-count operation, an underflow interrupt (INTTM0) occurs.

TM0 can operate in the following five operation modes which are selected by timer unit mode register (TUM0):

• General-purpose interval timer

• PWM mode 0 _____ triangular wave modulation (symmetric triangular wave control)

- triangular wave modulation (asymmetric triangular wave control)

toothed wave modulation control

• PWM mode 1

TUM0 Register		Operation Mode	Count Operation	Timer Clear	$BFCM0n\toCM0n$		
RMOD	TMOD02	TMOD01	TMOD00				Transfer Timing
×	0	×	×	General-purpose interval timer	Up	INTCM03	-
0	1	0	0	PWM mode 0 (symmetric triangular wave)	Up/down	_	INTTMO
0	1	0	1	PWM mode 0 (asymmetric triangular wave)	Up/down	_	INTTM0 INTCM03
0	1	1	×	PWM mode 0 (toothed wave)	Up	INTCM03	INTCM03
1	1	×	×	PWM mode 1	Up	INTCM03	INTCM03

Table 7-4. Operation Modes of Timer 0 (TM0)

Remarks 1. n = 0-2

2. \times : don't care

Each operation mode of TM0 is described on the following pages:

(2) General-purpose interval timer mode

If TM0 is set to the general-purpose interval timer mode, TM0 and CM03 always perform comparison operations and whenever they detect a coincidence, they generate an interrupt signal (INTCM03). The result of a compare coincidence is retained by hardware and TM0 is cleared (0000H) with the next count clock after the coincidence. Furthermore, when the next count clock is input, TM0 is counted up to 0001H.

Phase-out/Discontinued

Interval cycle = (value of CM03 +1) × TM0 count clock rate


If TM0 is set to this mode, it is possible to operate pins TO00 to TO05 as a real-time output port (RTP).


[Setting procedure]

- <1> Set pins P80 to P85 to the control mode (TO00 to TO05 outputs) (PMC80 to PMC85 = 1) by the port 8 mode control register (PMC8).
- <2> Set the TMOD02 bit of the TUM0 register to "0" to set to the general-purpose interval timer mode. Furthermore, put "1" in the ICME bit to enable the RTP output operation. If it is desired to stop pins TO00 to TO05 output in the event of abnormality, also set bits TODIS1 and TODIS0.
- <3> Specify the TM0 count clock by bits PRM02 to PRM00 of the TMC0 register.
- <4> When the CE0 bit of the TMC0 register is set (1) TM0 starts counting and data is output from pins TO00 to TO05 as RTP.

[Operation]

The data placed in MBUF0 by INTCM03 is transferred to TOUT via SBUF0. The TOUT data is output to pins TO00 to TO05 unmodified. Therefore, the output pattern is set in MBUF0.





Caution Setting of CM03 = 0000H is prohibited.



(3) PWM mode 0 ... Triangular wave modulation (symmetric waveform control)

[Setting procedure]

- (a) Set pins P80 to P85 to the control mode (TO00 to TO05 outputs) by the port 8 mode control register (PMC8)
 (bits PMC80 to PMC85 = 1).
- (b) Set PWM mode 0 (symmetric triangular wave) by bits RMOD and TMOD00 to TMOD02 of the TUM0 register. Furthermore, set the active level of pins TO00 to TO05 by the ALVTO bit of the TUM0 register.
- (c) Set the count clock of TM0 by bits PRM02 to PRM00 of the TMC0 register, and set the manipulation for writing to CM00 to CM02 by the CMWE bit. Furthermore, set the transfer operation from BFCM03 to CM03 by the B3TR bit.
- (d) Set the initial values.
 - (i) Put the half-cycle width of the 1st PWM cycle in CM03.
 - PWM cycle = CM03 value × 2 × TM0 clock rate (The clock rate of TM0 is set by the TMC0 register.)
 - (ii) Put the half-cycle width of the 2nd PWM cycle in BFCM03.
 (Setting is not necessary because BFCM03 is not used when B3TR of the TMC0 register = 0)
 - (iii) Put the dead time width in DTIME.
 - Dead time width = (DTIME + 1) × Tclk Tclk: System clock rate
 - (iv) Put the set/reset timing of the F/F used in the 1st cycle in CM00 to CM02.
 - Direct writing of CMWE of the TMC0 register = 0 to CM00 to CM02 is disabled.
 If an instruction for writing to CM00 to CM02 is executed, data in BFCM00 to BFCM02 is transferred to CM00 to CM02. Use the following procedure for setting.
 - <1> Write values of CM00 to CM02 used in the 1st cycle to BFCM00 to BFCM02.
 - <2> If an instruction for writing to CM00 to CM02 is executed, the values of BFCM00 to BFCM02 set in <1> are transferred to CM00 to CM02.
 - Direct writing of CMWE of the TMC0 register = 1 to CM00 to CM02 is enabled.
 - (v) Set the set/reset timing ot the F/F used in the 2nd cycle in BFCM00 to BFCM02.

- (e) Set (1) the CED bit of the TMC1 register to enable operation of the dead time timer. If it is desired not to take the dead time, set CED = 0.
- (f) Setting (1) the CE0 bit of the TMC0 register starts the counting of TM0, and a 6-channel PWM signal is output from pins TO00 to TO05.If direct writing to CM00 to CM02 is not performed by an instruction during the operation, reset (0) the

Caution Setting of CM03 = 0000H is prohibited.

CMWE bit of the TMC0 register before starting the timer.



In this mode, TM0 executes up/down count operation, and if TM0 = 0000H as a result of counting down, an underflow interrupt (INTTM0) occurs.

Phase-out/Discontinued

Switching from up count to down count is performed by a coincidence between TM0 and CM03 (INTCM03), while switching from down count to up count is performed by INTTM0.

The PWM cycle in this mode is (CM03 value $\times 2 \times TM0$ clock rate). The data setting in CM03 varies as follows depending on the setting of the B3TR bit of the TMC0 register.

- B3TR = 0: No transfer from BFCM03 to CM03 is performed. Execute operations by the software processing started by INTTM0 and directly place the cycle data in CM03.
- B3TR = 1: The BFCM03 data is automatically transferred by the hardware to CM03 by INTTM0. Then, execute operations by the software processing started by INTTM0 and put the data in the next cycle in BFCM03.

Data settings in CM00 to CM02 that control the PWM duty width is explained below.

Concerning data settings in CM00 to CM02, when INTTM0 occurs, the hardware automatically transfers the values of BFCM00-BFCM02 to CM00-CM02. In addition, software processing is started and an arithmetic operation is executed, and the set/reset timing of F/F used for the next cycle is set to BFCM00-BFCM02. When CMWE of the TMC0 register = 0, direct writing to CM00 to CM02 is not possible. If CMWE = 1, direct writing is possible. However, data transfer from BFCM00 through BFCM02 to CM00 through CM02 by INTTM0 is performed irrespective of the setting of the CMWE bit.

The PWM cycle and PWM duty width are set in the above procedure.

The set/reset condition of the F/F that changes with a coincidence in CM00 to CM02 is as follows.

- Set : Coincidence of TM0 with CM00-CM02 when TM0 counts up
- Reset : Coincidence of TM0 with CM00-CM02 when TM0 counts down

In this mode, F/F is set and reset at the same timing (symmetric control).

The value of DTIME is loaded to the corresponding dead time timer (DTM0-DTM2) in synchronization with the set/reset timing of F/F, and the dead time timer starts counting down. DTM0-DTM2 count down to 000H and stop when they count down further to 3FFH.

DTM0-DTM2 can automatically generate a width (dead time) at which the active levels of the positive (TO00, TO02, TO04) phase and negative phase (TO01, TO03, TO05) do not overlap.

In this way, the software processing is started by an interrupt (INTTM0) that occurs once during PWM cycle (one cycle) after initial setting has been performed, and by setting PWM cycle and PWM duty width used for the next cycle, the PWM waveform can be output to the TO00-TO05 pins with a dead time width taken into consideration.



[Output waveform width in respect to set value]

- PWM cycle = CM03 \times 2 \times TTM0
- Dead time width TDTM = (DTIME + 1) × TCLK
- Active width of positive phase (TO00, TO02, TO04 pins)
 = {(CM03 CM0Xup) + (CM03 CM0Xdown)} × TTM0 TDTM
- Active width of negative phase (TO01, TO03, TO05 pins)
- = $(CM0X_{down} + CM0X_{up}) \times T_{TM0} T_{DTM}$
- In this mode, CM0X_{up} = CM0X_{down} (however, in the same PWM cycle).
 CM0X_{up} and CM0X_{down} in the negative phase calculation expression is generated by another PWM cycle. Therefore, CM0X_{up} ≠ CM0X_{down}.

Тс∟к	: system clock rate
Ттмо	: input clock rate of TM0
CM0Xup	: set values of CM00-CM02 when TM0 counts up
CM0X _{down}	: set values of CM00-CM02 when TM0 counts down

The TO00-TO05 pins are set in the input port mode and go into a high-impedance state on reset. When these pins are set in the control mode later, they output the following levels until TM0 is started:

٠	TO00, TO02, TO04	High level when they are low active
		Low level when they are high active
•	TO01, TO03, TO05	Low level when they are low active
		High level when they are high active

The active level is set by the ALVTO bit of the TUM0 register. The default is low active.

Caution If values are set such that the active width of the positive phase or negative phase becomes "0" or "minus" according to the above expressions, pins TO00 to TO05 output a waveform with "0" active width and fixed at the inactive level.




Figure 7-10. Operation Timing in PWM Mode 0 (symmetric triangular wave)

- **Remarks 1.** The above figure is the timing chart when the transfer operation from BFCM03 to CM03 is enabled with B3TR of the TMC0 register = 1. When B3TR = 0, no transfer is performed and the up/down cycle of TM0 is set by directly writing to CM03.
 - **2.** x = 0-2
 - 3. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)
 - 4. Not to take the dead time, clear the CED bit of the TMC1 register to 0.
 - 5. The above figure shows an active low case.

An example of operation timing related to the set values of CM00-CM02 (BFCM00-BFCM02) is shown next.

(a) When CM0x (BFCM0x) \geq CM03 is set




Figure 7-11. Operation Timing in PWM Mode 0 (symmetric triangular wave, BFCM0x ≥ CM03)

Remarks 1. x = 0-2

2. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)

3. The above figure shows an active low case.

If a value greater than that of CM03 is set to BFCM0x, the positive-phase pins (TO00, TO02, TO04) continue outputting high level, and the negative-phase pins (TO01, TO03, TO05) continue outputting low level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control. When CM0x = CM03, coincidence between TM0 and CM0x is detected when TM0 counts down. Therefore, F/F remains reset and is not set.

The above explanation applies to an active low case. In an active high case, the levels of positive and negative phases are merely inverted and other operations remain the same.



(b) When CM0x (BFCM0x) = 0000H is set




Figure 7-12. Operation Timing in PWM Mode 0 (symmetric triangular wave, BFCM0x = 0000H)

Remarks 1. x = 0-2

- 2. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)
- 3. The above figure shows an active low case.

Since coincidence of TM0 = CM0x = 0000H is detected when TM0 counts up, F/F is only set and is not reset. When the value setting is 0000H, the F/F is also changed in the cycle in which data is transferred from BFCM0x to CM0x in the same way as for value settings other than 0000H.



(4) PWM mode 0 ... triangular wave modulation (asymmetric wave control)

[Setting procedure]

- (a) Set pins P80 to P85 to the control mode (TO00 to TO05 outputs) by the port 8 mode control register (PMC8) (bits PMC80 to PMC85 = 1).
- (b) Set PWM mode 0 (asymmetric triangular wave) by bits RMOD and TMOD00 to TMOD02 of the TUM0 register. Furthermore, set the active level of pins TO00 to TO05 by the ALVTO bit of the TUM0 register.
- (c) Set the count clock of TM0 by bits PRM02 to PRM00 of the TMC0 register, and set the manipulation for writing to CM00 to CM02 by the CMWE bit. Furthermore, set the transfer operation from BFCM03 to CM03 by the B3TR bit.
- (d) Set the initial values.
 - (i) Put the half-cycle width of the 1st PWM cycle in CM03.
 - PWM cycle = CM03 value × 2 × TM0 clock rate (The clock rate of TM0 is set by the TMC0 register.)
 - (ii) Put the half-cycle width of the 2nd PWM cycle in BFCM03.(Setting is not necessary because BFCM03 is not used when B3TR of the TMC0 register = 0)
 - (iii) Put the dead time width in DTIME.
 - Dead time width = (DTIME + 1) × TcLk TcLk: System clock rate
 - (iv) Put the set timing of the F/F used in the 1st cycle in CM00 to CM02.
 - Direct writing of CMWE of the TMC0 register = 0 to CM00 to CM02 is disabled.
 If an instruction for writing to CM00 to CM02 is executed, data in BFCM00 to BFCM02 is transferred to CM00 to CM02. Use the following procedure for setting.
 - <1> Write the values of CM00 to CM02 used in the 1st cycle to BFCM00 to BFCM02.
 - <2> If an instruction for writing to CM00 to CM02 is executed, the values of BFCM00 to BFCM02 set in <1> are transferred to CM00 to CM02.
 - Direct writing of CMWE of the TMC0 register to CM00 to CM02 is enabled.
 - (v) Put the reset timing of the F/F used in the 1st cycle in BFCM00 to BFCM02.

(e) Set (1) the CED bit of the TMC1 register to enable the dead time timer operation. If it is desirable not to take the dead time, set CED = 0.

Phase-out/Discontinued

(f) Setting (1) the CE0 bit of the TMC0 register starts the counting of TM0, and a 6-channel PWM signal is output from pins TO00 to TO05.

If direct writing to CM00 to CM02 is not performed by an instruction during the operation, reset (0) the CMWE bit of the TMC0 register before starting the timer.

Caution Setting of CM03 = 0000H is prohibited.

[Operation]

In this mode, TM0 executes up/down count operation, and if TM0 = 0000H as a result of counting down, an underflow interrupt (INTTM0) occurs.

Phase-out/Discontinued

Switching from up count to down count is performed by a coincidence between TM0 and CM03 (INTCM03), while switching from down count to up count is performed by INTTM0.

The PWM cycle in this mode is (CM03 value $\times 2 \times$ TM0 clock rate). Data setting in CM03 varies as follows depending on the setting of the B3TR bit of the TMC0 register.

- B3TR = 0: No transfer from BFCM03 to CM03 is performed. Execute operations by the software processing started by INTTM0 and directly set the cycle data in CM03.
- B3TR = 1: The BFCM03 data is automatically transferred by the hardware to CM03 by INTTM0. Then, execute operations by the software processing started by INTTM0 and put the data in the next cycle in BFCM03.

Data settings in CM00 to CM02, which control the PWM duty width, are explained below.

Concerning data settings in CM00 to CM02 when INTTM0 and INTCM03 (interrupt occurs when TM0 and CM03 coincide) occur, the hardware automatically transfers the values of BFCM00-BFCM02 to CM00-CM02. In addition, software processing is started and an arithmetic operation is executed, and the set/reset timing of F/F used after half a cycle is set to BFCM00-BFCM02.

When CMWE of the TMC0 register = 0, direct writing to CM00 to CM02 is not possible. If CMWE = 1, direct writing is possible. However, data transfer from BFCM00 through BFCM02 to CM00 through CM02 by INTTM0 and INTCM03 is performed irrespective of the setting of the CMWE bit.

The PWM cycle and PWM duty width are set in the above procedure.

The set/reset condition of the F/F that changes with a coincidence in CM00 to CM02 is as follows.

- Set : Coincidence of TM0 with CM00-CM02 when TM0 counts up
- · Reset : Coincidence of TM0 with CM00-CM02 when TM0 counts down

The value of DTIME is loaded to the corresponding dead time timer (DTM0-DTM2) in synchronization with the set/reset timing of F/F, and the dead time timer starts counting down. DTM0-DTM2 count down to 000H and stop when they count down further to 3FFH.

DTM0-DTM2 can automatically generate a width (dead time) at which the active levels of the positive (TO00, TO02, TO04) phase and negative phase (TO01, TO03, TO05) do not overlap.

In this way, the software processing is started by two interrupts (INTTM0 and INTCM03) that occur during PWM cycle (one cycle) after initial setting has been performed, and by setting PWM cycle and PWM duty width used for half cycle later, the PWM waveform can be output to the TO00-TO05 pins with a dead time width taken into consideration.

The difference between the symmetric wave control mode and this asymmetric wave control mode is that in the symmetric wave control mode, INTTM0 (occurs once in PWM cycle) is used as an interrupt that transfers BFCM00-BFCM02 to CM00-CM02 and starts the software, while INTTM0 and INTCM03 (occur two times in PWM cycle = once during half a cycle) are used in this mode.

Phase-out/Discontinued

[Output waveform width in respect to set value]

- PWM cycle = CM03 \times 2 \times TTM0
- Dead time width TDTM = (DTIME + 1) × TCLK
- Active width of positive phase (TO00, TO02, TO04 pins)
 = {(CM03 CM0Xup) + (CM03 CM0Xdown)} × TTM0 TDTM
- Active width of negative phase (TO01, TO03, TO05 pins)
 = (CM0Xdown + CM0Xup) × TTM0 TDTM

 TCLK
 : system clock rate

 TTM0
 : input clock rate of TM0

 CM0Xup
 : set values of CM00-CM02 when TM0 counts up

 CM0Xdown
 : set values of CM00-CM02 when TM0 counts down

The TO00-TO05 pins are set in the input port mode and go into a high-impedance state on reset. When these pins are set in the control mode later, they output the following levels until TM0 is started:

- TO00, TO02, TO04 ... High level when they are low active Low level when they are high active
- TO01, TO03, TO05 ... Low level when they are low active High level when they are high active

The active level is set by the ALVTO bit of the TUM0 register. The default is low active.

Caution If values are set such that the active width of the positive phase or negative phase becomes "0" or "minus" according to the above expressions, pins TO00 to TO05 output a waveform with "0" active width and fixed at the inactive level.





Figure 7-13. Operation Timing in PWM Mode 0 (asymmetric triangular wave)



- **2.** x = 0-2
- 3. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)
- 4. Not to take the dead time, clear the CED bit of the TMC1 register to 0.
- 5. The above figure shows an active low case.

(a) When BFCM0x \geq CM03 is set via software started by INTCM03




Figure 7-14. Operation Timing in PWM Mode 0 (asymmetric triangular wave, BFCM0x \ge CM03)

Remarks 1. x = 0-2

2. $c \ge CM03$

- 3. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)
- 4. The above figure shows an active low case.

If a value greater than that of CM03 is set to BFCM0x, the positive-phase pins (TO00, TO02, TO04) continue outputting high level, and the negative-phase pins (TO01, TO03, TO05) continue outputting low level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control.

When CM0x = CM03, coincidence between TM0 and CM0x is detected when TM0 counts down. Therefore, F/ F remains reset and is not set.

The above explanation applies to an active low case. In an active high case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(b) When BFCM0x > CM03 is set via software processing started by INTTM0




Figure 7-15. Operation Timing in PWM Mode 0 (asymmetric triangular wave, BFCM0x > CM03)

Remarks 1. x = 0-2

2. b > CM03

- 3. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)
- 4. The above figure shows an active low case.

If a value greater than that of CM03 is set to BFCM0×, the positive-phase pins (TO00, TO02, TO04) continue outputting high level, and the negative-phase pins (TO01, TO03, TO05) continue outputting low level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control.

The above explanation applies to an active low case. In an active high case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(c) When BFCM0x = 0000H is set via software processing started by INTCM03




Figure 7-16. Operation Timing in PWM Mode 0 (asymmetric triangular wave, BFCM0x = 0000H) (1)

Remarks 1. x = 0-2

2. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)

3. The above figure shows an active low case.

Since coincidence of TM0 = CM0x = 0000H is detected when TM0 counts up, F/F is only set and is not reset. Furthermore, a coincidence is detected and the F/F is set in the cycle in which 0000H is transferred to CM0x by INTTM0.

(d) When BFCM0x = 0000H is set via software processing started by INTTM0




Figure 7-17. Operation Timing in PWM Mode 0 (asymmetric triangular wave, BFCM0x = 0000H) (2)

Remarks 1. x = 0-2

- 2. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)
- 3. The above figure shows an active low case.

Since coincidence of TM0 = CM0x = 0000H is detected when TM0 counts up, F/F is only set and is not reset. Therefore, the positive-phase pins (TO00, TO02, TO04) output low level, and the negative-phase pins (TO01, TO03, TO05) continue outputting high level.

The above explanation applies to an active low case. In an active high case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(e) When BFCM0x = CM03 is set via software processing started by INTTM0




Figure 7-18. Operation Timing in PWM Mode 0 (asymmetric triangular wave, BFCM0x = CM03)

Remarks 1. x = 0-2

2. b = CM03

- 3. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)
- 4. The above figure shows an active low case.

When BFCM0x = CM03, coincidence between TM0 and CM0x is detected when TM0 counts down. Therefore, F/F remains reset and is not set. Consequently, the positive-phase pins (TO00, TO02, TO04) output high level, and the negative-phase pins (TO01, TO03, TO05) continue outputting low level. The coincidence with TM0 when CM0x = CM03 is performed in the cycle in which data is transferred from BFCM0x to CM0x by INTCM03.

The above explanation applies to an active low case. In an active high case, the levels of positive and negative phases are merely inverted and other operations remain the same.



(5) PWM mode 0 ... toothed wave modulation

[Setting procedure]

- (a) Set pins P80 to P85 to the control mode (TO00 to TO05 outputs) by the port 8 mode control register (PMC8) (bits PMC80 to PMC85 = 1).
- (b) Set PWM mode 0 (toothed wave) by bits RMOD and TMOD00 to TMOD02 of the TUM0 register. Furthermore, set the active level of pins TO00 to TO05 by the ALVTO bit of the TUM0 register.
- (c) Set the count clock of TM0 by bits PRM02 to PRM00 of the TMC0 register, and set the manipulation for writing to CM00 to CM02 by the CMWE bit. Furthermore, set the transfer operation from BFCM03 to CM03 by the B3TR bit.
- (d) Set the initial values.
 - (i) Put the half-cycle width of the 1st PWM cycle in CM03.
 - PWM cycle = CM03 value × 2 × TM0 clock rate (The clock rate of TM0 is set by the TMC0 register.)
 - Put the half-cycle width of the 2nd PWM cycle in BFCM03. (Setting is not necessary because BFCM03 is not used when B3TR of the TMC0 register = 0)
 - (iii) Put the dead time width in DTIME.

• Dead time width = (DTIME + 1) × TCLK

TCLK: System clock rate

- (iv) Put the set/reset timing of the F/F used in the 2nd cycle in BFCM00 to BFCM02.
- Caution The status of F/F does not change during the first cycle even if CM00 to CM02 coincide. Therefore, the positive-phase pins (TO00, TO02, TO04) remain inactive level and the negative-phase pins (TO01, TO03, TO05) remain active level. The PWM waveform can be output from the second cycle. The active level is set by the ALVTO bit of the TUM0 register.
- (e) Set (1) the CED bit of the TMC1 register to enable operation of the dead time timer. If it is desirable not to take the dead time, set CED = 0.
- (f) Setting (1) the CE0 bit of the TMC0 register starts the counting of TM0, and a 6-channel PWM signal is also output from pins TO00 to TO05.
 If direct writing to CM00 to CM02 is not performed by an instruction during the operation, reset (0) the CMWE bit of the TMC0 register before starting the timer.

Caution Setting of CM03 = 0000H is prohibited.



[Operation]

In this mode, TM0 performs up count operation and if it coincides with CM03, it generates coincidence interrupt INTCM03 and clears TM0.

The PWM cycle in this mode is "(CM03 value + 1) \times TM0 clock rate". Data setting in CM03 varies as follows depending on the setting of the B3TR bit of the TMC0 register.

- B3TR = 0: No transfer from BFCM03 to CM03 is performed. Execute operations by the software processing started by INTCM03 and directly set the cycle data in CM03.
- B3TR = 1 : The BFCM03 data is automatically transferred by the hardware to CM03 by INTCM03. Then, execute operations by the software processing started by INTCM03 and set the data in the next cycle in BFCM03.

Data settings in CM00 to CM02, which control the PWM duty width, are explained below.

Concerning data settings in CM00 to CM02, the values of BFCM00 to BFCM02 are automatically transferred by the hardware to CM00 to CM02 by INTCM03. Then, execute operations by the software processing started by INTCM03 and put the reset timing of the F/F in the next cycle in BFCM00 to BFCM02.

When CMWE of the TMC0 register = 0, direct writing to CM00 to CM02 is not possible. If CMWE = 1, direct writing is possible. However, data transfer from BFCM00 through BFCM02 to CM00 through CM02 by INTCM03 is performed irrespective of the setting of the CMWE bit.

The PWM cycle and PWM duty width are set in the above procedure.

The set/reset condition of the F/F that changes with a coincidence in CM00 to CM02 is as follows.

- Set : Detection of coincidence between TM0 and CM03
- Reset : Detection of coincidence between TM0 and CM00 to CM02

The value of DTIME is loaded to the corresponding dead time timer (DTM0-DTM2) in synchronization with the set/reset timing of F/F, and the dead time timer starts counting down. DTM0-DTM2 count down to 000H and stop when they count down further to 3FFH. DTM0-DTM2 can automatically generate a width (dead time) at which the active levels of the positive (TO00, TO02, TO04) phase and negative phase (TO01, TO03, TO05) do not overlap.

In this way, the software processing is started by an interrupt (INTCM03) that occurs once during PWM cycle (one cycle) after initial setting has been performed, and by setting the PWM cycle and PWM duty width used for the next cycle later to the PWM waveform can be output to the TO00-TO05 pins with a dead time width taken into consideration.



[Output waveform width in respect to set value]

- PWM cycle = (CM03+1) × Ттмо
- Dead time width $T_{DTM} = (DTIME + 1) \times T_{CLK}$
- Active width of positive phase (TO00, TO02, TO04 pins) = $(CM0X + 1) \times T_{TM0} T_{DTM}$
- Active width of negative phase (TO01, TO03, TO05 pins) = (CM03 CM0X) × TTM0 TDTM

TCLK : system clock rate

TTM0 : input clock rate of TM0

CM0X : set values of CM00-CM02

The TO00-TO05 pins are set in the input port mode and go into a high-impedance state on reset. When these pins are set in the control mode later, they output the following levels until TM0 is started:

- TO00, TO02, TO04 ... High level when they are low active
 Low level when they are high active
- TO01, TO03, TO05 ... Low level when they are low active
 High level when they are high active

The active level is set by the ALVTO bit of the TUM0 register. The default is low active.

Caution If values are set such that the active width of the positive phase or negative phase becomes "0" or "minus" according to the above expressions, pins TO00 to TO05 output a waveform with "0" active width and fixed at the inactive level.




Figure 7-19. Operation Timing in PWM Mode 0 (toothed wave)

Remarks 1. x = 0-2

- 2. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)
- 3. Not to take the dead time, clear the CED bit of the TMC1 register to 0.
- 4. The above figure shows an active low case.

Since F/F is reset when TM0 coincides with CM0x, the output level does not change during the first cycle of TM0.

(a) When BFCM0x > CM03 is set




Figure 7-20. Operation Timing in PWM Mode 0 (toothed wave, BFCM0x > CM03)

Remarks 1. x = 0-2

2. b > CM03

3. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)

4. The above figure shows an active low case.

If a value greater than that of CM03 is set to BFCM0x, the positive-phase pins (TO00, TO02, TO04) continue outputting low level, and the negative-phase pins (TO01, TO03, TO05) continue outputting high level. Because TM0 and CM0x do not coincide, F/F is not reset. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control.

The above explanation applies to an active low case. In an active high case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(b) When BFCM0x = CM03 is set




Figure 7-21. Operation Timing in PWM Mode 0 (toothed wave, BFCM0x = CM03)

Remarks 1. x = 0-2

2. b > CM03

3. t: dead time = (DTIME + 1) × TCLK (TCLK: system clock rate)

4. The above figure shows an active low case.

If INTCM03, coincidence signal between TM0 and CM03, contends with coincidence between TM0 and CM0x, resetting F/F takes precedence. Therefore, F/F is not set after CM0x (= CM03) has coincided with TM0.

(c) When BFCM0x = 0000H is set




Figure 7-22. Operation Timing in PWM Mode 0 (toothed wave, BFCM0x = 0000H)

Remarks 1. x = 0 to 2

- 2. The above figure shows an active low case.
- 3. W: Width from CM03 coincidence to CM0x coincidence (timer count clock)

When CM0x = 0000H is set, the output waveform varies depending on the TM0 count clock rate and the DTIME set value. If the result of calculating both according to the expression for the active width is "0" or minus, the output will be a waveform without the active width (on the positive phase side) as shown in the figure above. If the result of the active width calculation is positive, the active width is output according to the result.



(6) PWM mode 1 (buffer mode)

[Setting procedure]

- (a) Set pins P80 to P85 to the control mode (TO00 to TO05 outputs) by the port 8 mode control register (PMC8)
 (bits PMC80 to PMC85 = 1).
- (b) Set PWM mode 1 by bits RMOD and TMOD00 to TMOD02 of the TUM0 register. Furthermore, setting of the active level by the ALVTO bit of the TUM0 register is not necessary because this setting has no effect in PWM mode 1.
- (c) Set the count clock of TM0 by bits PRM02 to PRM00 of the TMC0 register, and set the manipulation for writing to CM00 to CM02 by the CMWE bit. Furthermore, set the transfer operation from BFCM03 to CM03 by the B3TR bit.
- (d) Set the initial values.
 - (i) Put the half-cycle width of the 1st PWM cycle in CM03.
 - PWM cycle = CM03 value × 2 × TM0 clock rate (The clock rate of TM0 is set by the TMC0 register.)
 (ii) Put the half-cycle width of the 2nd PWM cycle in BFCM03.
 - (Setting is not necessary because BFCM03 is not used when B3TR of the TMC0 register = 0)
 - (iii) Put the dead time width in DTIME.
 - Dead time width = (DTIME + 1) \times TCLK
 - TCLK: System clock rate
 - (iv) Put the set timing of the F/F used in the 1st cycle in CM00 to CM02.
 - Direct writing of CMWE of the TMC0 register = 0 to CM00 to CM02 is disabled.
 If an instruction for writing to CM00 to CM02 is executed, data in BFCM00 to BFCM02 is transferred to CM00 to CM02. Use the following procedure for setting.
 <1> Write the values of CM00 to CM02 used in the 1st cycle to BFCM00 to BFCM02.
 <2> If an instruction for writing to CM00 to CM02 is executed, the values of BFCM00 to BFCM02 set in <1> are transferred to CM00 to CM02.
 - Direct writing of CMWE of the TMC0 register = 1 to CM00 to CM02 is enabled.
 - (v) Put the reset timing of the F/F used in the 2nd cycle in BFCM00 to BFCM02.
 - (vi) Put the output data of pins TO00 to TO05 used in the 1st cycle in SBUF0 to SBUF5.
 - (vii) Put the output data of pins TO00 to TO05 used in the 2nd cycle in MBUF0 to MBUF5.

- (e) Set (1) the CED bit of the TMC1 register to enable the operation of dead time timer. If it is desired not to take the dead time, set CED = 0.
- (f) Setting (1) the CE0 bit of the TMC0 register starts the counting of TM0, and a 6-channel PWM signal is output from pins TO00 to TO05.

If direct writing to CM00 to CM02 is not performed by an instruction during the operation, reset (0) the CMWE bit of the TMC0 register before starting the timer.

Cautions 1. Setting of CM03 = 0000H is prohibited.

2. SBUF0 to SBUF5 and MBUF0 to MBUF5 are 8-bit access registers. However, only the lower 6 bits are output to TO00 to TO05. The higher 2 bits are ignored (fixed to "0" by hardware).

[Operation]

In this mode, TM0 up counts and if it coincides with CM03, it generates coincidence interrupt INTCM03 and clears TM0.

Data setting in CM03, which controls the TM0 cycle, varies as follows depending on the setting of the B3TR bit of the TMC0 register.

- B3TR = 0 : No transfer from BFCM03 to CM03 is performed. Execute operations by the software processing started by INTCM03 and directly set the cycle data in CM03.
- B3TR = 1 : The BFCM03 data is automatically transferred by the hardware to CM03 by INTCM03. Then, execute operations by the software processing started by INTCM03 and set the data in the next cycle in BFCM03.

Setting of the PWM output timing (CM00 to CM02) and the output data (SBUF0 to SBUF5) is explained below. Concerning data settings in CM00 to CM02, the values of BFCM00 to BFCM02 are automatically transferred by the hardware to CM00 to CM02 by INTCM03 and the values of MBUF0 to MBUF5 are transferred to SBUF0 to SBUF5. Then, perform the software processing started by INTCM03 to execute operations and set the set/ reset timing of the F/F in the next cycle in BFCM00 to BFCM02, and put the output data in the next cycle in MBUF0 to MBUF5.

When CMWE of the TMC0 register = 0, direct writing to CM00 to CM02 is not possible. If CMWE = 1, direct writing is possible. However, data transfer from BFCM00 through BFCM02 to CM00 through CM02 by INTCM03 is performed irrespective of the setting of the CMWE bit.

The PWM cycle, PWM output timing and output data are set in the above procedure.

The set/reset condition of the F/F is detection of a coincidence between TM0 and CM00 to CM02.

The value of DTIME is loaded to the corresponding dead time timer (DTM0-DTM2) in synchronization with the set/reset timing of F/F, and the dead time timer starts counting down. DTM0-DTM2 count down to 000H and stop when they count down further to 3FFH. DTM0-DTM2 can automatically generate a width (dead time) at which the active levels of the positive (TO00, TO02, TO04) phase and negative phase (TO01, TO03, TO05) do not overlap.

The data of SBUF0-SBUF5 are automatically transferred to the output register (TOUT) in synchronization with the operations of DTM0-DTM2. Data in TOUT is output to TO00 to TO05 pins as is.

- DTM0 starts ... SBUF0 is transferred to TOUT
- DTM0 underflows ... SBUF1 is transferred to TOUT
- DTM1 starts ... SBUF2 is transferred to TOUT
- DTM1 underflows ... SBUF3 is transferred to TOUT
- DTM2 starts ... SBUF4 is transferred to TOUT
- DTM2 underflows ... SBUF5 is transferred to TOUT

Furthermore, TOUT is a write-only register and it is possible to directly write to it to change the output data. In this way, the software processing is started by an interrupt (INTCM03) that occurs once during PWM cycle (one cycle) after initial setting has been performed, and by setting the TM0 cycle to be used next, PWM output timing, and output data, the PWM waveform can be output to the TO00-TO05 pins with a dead time width taken into consideration.

Phase-out/Discontinued

[Output waveform width in respect to set value]

To prevent contention among several data when the buffer contents are output and when coincidence is detected simultaneously by two or more compare registers, the following priority is set by the hardware. If data contention occurs, the data with the lower priority is invalid and not output.

SBUF1 > SBUF0 > SBUF3 > SBUF2 > SBUF5 > SBUF4

The TO00-TO05 pins are set in the input port mode and go into a high-impedance state on reset. When these pins are set in the control mode later, they output the following levels until TM0 is started:

- TO00, TO02, TO04 ... high level
- TO01, TO03, TO05 ... low level

Then if data is written in TOUT before starting TM0, the written data is output (TOUT can also be written during the operation of TM0 and can directly change the output data).




Figure 7-23. Operation Timing in PWM Mode 1

Remarks 1. A: SBUF0 B: SBUF1 C: SBUF2

D: SBUF3 E: SBUF4 F: SBUF5


2. The above figure shows an active low case.

7.3 Timer 1

7.3.1 Configuration

Timer 1 consists of a 16-bit timer 1 (TM1) and a 16-bit compare register (CM10). Figure 7-24 shows the block diagram of timer 1.





Remark fclk: internal system clock

(1) 16-bit timer 1 (TM1)

TM1 is a 16-bit interval timer and counts the internal clock and the external events input from the TI pin. TM1 is cleared by the next count clock which coincides with the value of the compare register (CM10). All the bits of TM1 are cleared to 0 by the $\overrightarrow{\text{RESET}}$ input.

(2) 16-bit compare register 10 (CM10)

CM10 is a 16-bit register that always compares its value with the value of TM1. When the two values coincide, CM10 generates an interrupt signal (INTCM10). When the value of CM10 and the count value of TM1 coincide, TM1 is cleared by the next count clock.

The value of CM10 becomes undefined when the $\overline{\text{RESET}}$ signal is input.



7.3.2 Control registers

(1) Timer control register 1 (TMC1)

Timer control register 1 (TMC1) is an 8-bit register that controls the operations of TM1 and DTM0-DTM2. This register can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. TMC1 is cleared to 00H by the RESET input.




Figure 7-25. Format of Timer Control Register 1

- Cautions 1. Bits 6 to 4 and 2 of the TMC1 register are fixed to "0" by hardware. Even if "1" is written, they remain "0".
 - 2. It is prohibited to change the PRM11 and PRM10 bits during the operation of TM1 (CE1 = 1).

Remark folk: internal system clock

7.3.3 Operation

(1) Basic operation

Timer 1 (TM1) is a 16-bit interval timer/counter.

All the bits of TM1 are cleared to 0 by the \overrightarrow{RESET} input and the timer stops counting.


Counting is enabled or disabled by the CE1 bit of timer control register 1 (TMC1). When the CE1 bit is set to 1 through software, the timer starts counting; when the bit is reset to 0, TM1 is cleared and stops counting. When the value set in advance to the compare register (CM10) coincides with the current count value of TM1, a coincidence interrupt (INTCM10) occurs, and TM1 is cleared.


Three internal clocks or external clock input (TI) can be selected by the TMC1 register as the count clock to TM1.

(2) Compare operation

A compare operation is performed that always compares the value of the compare register (CM10) with the count value of timer 1 (TM1).

If the value set in advance to CM10 coincides with the count value of TM1, the interrupt signal INTCM10 is generated, and TM1 is cleared to 0 by the next count clock input. With this feature, TM1 can be used as an interval timer that counts the count clock cycle of the value set to CM10.





Remark n: value of CM10 register

t : interval time = $(n + 1) \times \text{count clock cycle}$



7.4 Timer 2

7.4.1 Configuration

Timer 2 consists of a 16-bit timer 2 (TM2), a 16-bit capture /compare register (CC20), and a 16-bit capture register (CT20).

Furthermore, a programmable input sampling circuit is added to the interrupt pin (INTP3) and it can eliminate interrupt signal noise.

Figure 7-27 shows the block diagram of timer 2.






Figure 7-27. Block Diagram of Timer 2

Remark fclk: internal system clock





Remark When CC20 is used as a compare register (CCM2 = 1), it is not possible to use INTP3 as an external interrupt pin.

(1) 16-bit timer 2 (TM2)

TM2 functions as a 16-bit free running timer or interval timer, and counts the internal clock. When TM2 serves as an interval timer, TM2 is cleared when the capture/compare register (CC20) generates an interrupt (INTP3/INTCC20) as a result of coincidence of its value with the value of the timer. All the bits of TM2 are cleared to 0 by the $\overrightarrow{\text{RESET}}$ input.

(2) 16-bit capture/compare register 20 (CC20)

CC20 is a 16-bit register that latches the value of TM2 when it detects the valid edge of the corresponding interrupt request signal (INTP3) (capture operation).

This register also operates as a compare register that always compares its value with the value of TM2 (compare operation). When the two values coincide, CC20 generates an interrupt (INTCC20), and TM2 is cleared.

The value of CC20 becomes undefined when the RESET signal is input.

(3) 16-bit capture register 20 (CT20)

CT20 is a 16-bit register that latches the value of TM2 when it detects the valid edge of the corresponding interrupt request signal (INTP3) (capture operation).

The value of CT20 becomes undefined when the RESET signal is input.



7.4.2 Control registers

(1) Timer control register 2 (TMC2)

Timer control register 2 (TMC2) is an 8-bit timer that controls the operation of TM2 and CC20. This register can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. TMC2 is cleared to 00H by the RESET input.

Symbol	7	6	5	4	3	2	1	0		Address \		When re	eset R/\	N	
TMC2	CE2	0	0	CCM2	CLR2	PRM22	PRM21	1 PRM20]	FF7EH		00H	I R/\	N	
									PRM22	PRM21	PRM21 PRM20 Specifies count clock (Hz) to TM2			clock (Hz) to TM2	
									0	0 0 fclк/2 ²					
									0	0	1 fclk/2 ³				
									0	1	1 0 fclк/2 ⁴				
									0	1 1 fclк/2					
									1			fclк/2 ⁶			
									1			fclк/2 ⁸			
									1	1	1 0 fclк/29 1 1 fclк/21				
									1	1			0		
									00140		Mode		and CC2	20 Clear operation	
										CLR2	TN	/12	CC20	of TM2	
									0	0	0 Free runnin		Capture	Not cleared	
									0	1	Interva	al	Capture	Cleared by capture interrupt of CC20	
									1	0	Free r	unning		Not cleared	
									1	1	Interva	al	Compare	Cleared by coincidence interrupt between CC20 & TM2	
									CE2	Controls operation of TM2				of TM2	
								0	Clea	Clears and stops TM2					
									4	TMO a orference counting					

Figure 7-29. Format of Timer Control Register 2

Cautions 1. INTP3 cannot be used as an external interrupt pin when CC20 is used as a compare register (CCM2 = 1).

1

TM2 performs counting

- 2. On hardware, the CC20 incorporates the compare register and capture register separately. Either of the two can be selected by setting the TMC2 register. Writing is only possible to the compare register. Reading of contents is possible from the register which is selected.
- 3. Bits 6 and 5 of the TMC2 register are fixed to "0" by hardware. Even if "1" is written, they remain "0".
- 4. It is prohibited to change the CCM2, CLR2 and PRM22 to PRM20 bits during the operation of TM2 (CE2 = 1).

Remark fclk: internal system clock



(2) External interrupt mode register 1 (INTM1)

External interrupt mode register 1 (INTM1) is an 8-bit register that specifies the valid edges of INTP3 and INTP4, and the capture triggers of CC20 and CT20.

This register can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. INTM1 is cleared to 00H by the $\overline{\text{RESET}}$ input.




Figure 7-30. Format of External Interrupt Mode Register 1

Caution Bits 7 to 4 of the INTM1 register are fixed to "0" by hardware. Even if "1" is written, they remain "0".



(3) Sampling control register 0 (SMPC0)

Sampling control register 0 (SMPC0) is an 8-bit register that specifies the sampling clocks of INTP0, INTP1, and INTP3.

The sampling circuit performs 4-point sampling with the specified sampling clock, and if the results at the 4 points are at the same level, that level is fetched.

This register can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. SMPC0 is cleared to 00H by the $\overline{\text{RESET}}$ input.




Figure 7-31. Format of Sampling Control Register 0

Remark fclk: internal system clock

7.4.3 Operation

(1) Basic operation

Timer 2 (TM2) operates as a 16-bit free-running timer or interval timer.

Enable/disable of the count operation is controlled by the CE2 bit of timer control register 2 (TMC2). The count clock for TM2 can be selected from among 8 kinds of internal clock by the TMC2 register.


After the CE2 bit is set (1), TM2 becomes $0000H \rightarrow 0000H$ by the initial count clock input and becomes 0001H by the 2nd count clock input.


Even if CE2 is set (1) again with CE2 = 1 during the operation of TM2, the count operation continues and the timer is not cleared.

If CE2 = 0 is set, the count operation stops with TM2 = 0000H.

RESET input clears (0) all bits of TM2 and stops the count operation.

Figure 7-32. Basic Operation of Timer 2 (TM2)





If TM2 is operated as an interval timer, set it by the CCM2 and CLR2 bits of the TMC2 register. There are two triggers that clear TM2 as follows and they are differentiated by the setting of the CCM2 and CLR2 bits.

Phase-out/Discontinued

(a) INTCC20 (CCM2 = 1, CLR2 = 1)

INTCC20 is an interrupt generated when CC20 is in the compare mode. TM2 and CC20 always perform compare operations and if they detect a coincidence they generate interrupt signal INTCC20. The result of a compare coincidence is retained by hardware and TM2 is cleared (0000H) with the next count clock after the coincidence. Furthermore, when the next count clock is input TM2 is counted up to 0001H.

Interval cycle = (CC20 value + 1) \times TM2 count clock rate

(b) INTP3 (CCM2 = 0, CLR2 = 1)

If TM2 is set to interval operation while CC20 is in the capture mode, TM2 is cleared (0000H) by the valid edge of external interrupt pin INTP3.

The clear timing is the time when the valid edge of INTP3 is detected. TM2 counts up to 0001H with the next count clock after the coincidence.

Caution INTCC20 and INTP3 share the interrupt vector table.

(3) Free-running operation (CCM2 = 0/1, CLR2 = 0)

TM2 performs a full count from 0000H to FFFFH. After overflow, TM2 is cleared (0000H) with the next count clock and continues counting thereafter.

Free-running cycle = $65536 \times TM2$ count clock rate



(4) Summary of capture/compare operation

Capture/compare operation is controlled by the CCM2 and CLR2 bits of the TMC2 register.

```
<1> CCM2 = 0, CLR2 = 0 (TM2 ... free-running timer, CC20 ... capture)
```





Figure 7-33. Example of TM2 Capture Operation (free-running operation)

Remark The INTP3 (CC20) valid edge is set as the rising edge.




Figure 7-34. Example of TM2 Capture Operation (interval operation)



Note 0000H

Remark The INTP3 (CC20) valid edge is set as the rising edge.








Remark The INTP3 (CC20) valid edge is set as the rising edge.

<4> CCM2 = 1, CLR2 = 1 (TM2 ... interval timer, CC20 ... compare)

Figure 7-36. Example of TM2 Compare Operation (interval operation)



Remark The INTP3 (CC20) valid edge is set as the rising edge.



(5) Operation of sampling circuit

The sampling circuit of the μ PD78362A performs 4-point sampling with the timing specified by the SMPC0 register. If the results are at the same level four consecutive times, that level is fetched inside.





Figure 7-37. Block Diagram of Sampling Circuit (TM2)

Remark fclk: Internal system clock

Figure 7-38. Sampling Timing Chart (TM2)





Judgment of valid signals by the 4-point sampling is carried out with the following timing.

<1> Tin \leq (3 \times Tsmp)... Eliminated as noise<2> (3 \times Tsmp) < Tin < (4 \times Tsmp)... Eliminated as noise or passed as valid signals depending on the timing<3> Tin \geq (4 \times Tsmp)... Passed as valid signals

Tin : Input signal width of INTP3 pin

Tsmp : Sampling timing

Therefore, it is necessary to input a signal of 4 × Tsmp in width for the input signal to pass as a valid signal.



7.5 Timer 3


7.5.1 Configuration

Timer 3 consists of a 16-bit timer 3 (TM3), a 16-bit capture/compare register (CC30), and two 16-bit capture registers (CT30 and CT31).

Each interrupt pin (INTP0, INTP1 and INTP4) is provided with a programmable input sampling circuit, and eliminates interrupt signal noise.


Figure 7-39 shows the block diagram of timer 3.





Remark fclk: internal system clock

Figure 7-40. Block Diagram of INTP0/INTCC30 Generation



Remark When CC30 is used as a compare register (CCM3 = 1), it is not possible to use INTP0 as an external interrupt pin.

(1) 16-bit timer 3 (TM3)

TM3 functions as a 16-bit free running timer or interval timer, and counts the internal clock. When TM3 serves as an interval timer, TM3 is cleared when the capture/compare register (CC30) generates an interrupt (INTP0/INTCC30) as a result of coincidence of its value with the value of the timer. All the bits of TM3 are cleared to 0 by the $\overrightarrow{\text{RESET}}$ input.

(2) 16-bit capture/compare register 30 (CC30)

CC30 is a 16-bit register that latches the value of TM3 when it detects the valid edge of the corresponding interrupt request signal (INTP0) (capture operation).

This register also operates as a compare register that always compares its value with the value of TM3 (compare operation). When the two values coincide, CC30 generates an interrupt (INTCC30), and TM3 is cleared.

The value of CC30 becomes undefined when the RESET signal is input.

(3) 16-bit capture registers 30 and 31 (CT30 and CT31)

CT30 and CT31 are 16-bit registers that latch the value of TM3 when they detect the valid edge of the corresponding interrupt request signal (INTP1, INTP4) (capture operation).

The values of CT30 and CT31 become undefined when the RESET signal is input.



7.5.2 Control registers

(1) Timer control register 3 (TMC3)

Timer control register 3 (TMC3) is an 8-bit register that controls the operation of TM3 and CC30. This register can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. TMC3 is cleared to 00H by the RESET input.

Symbol	7	6	5	4	3	2	1	0		Addres	s	When re	eset R/	W	
TMC3	CE3	0	0	ССМЗ	CLR3	PRM32	PRM31	PRM30		FF7FH		00H	R/	W	
									•						
									PRM32	PRM31	PRM30	Spec	ifies coun	t clock (Hz)) to TM3
									0	0	0	fclк/2 ²			
									0	0	1	fclк/2 ³			
									0	1	0	fclк/2 ⁴			
									0	1	1	fclк/2 ⁵			
									1	0	0	fclк/2 ⁶			
									1	0	1	fclк/2 ⁸			
									1	1	0	0 Setting prohibited		ad a	
									1	1	1			eu	
									ссма	CLR3	Mode of TM3		and CC3	Clear	operation
									CONIS	CERS	TN	13	CC30	(3
									0	0	Free r	unning	Capture	Not cle	ared
									0	1	Interva	al	Capture	Cleared capture interrup	d by e ot of CC30
									1	0	Free r	unning		Not cle	ared
									1	1	Interva	al	Compare		ence ot between
			 						CE3		Con	trols op	eration of	TM3	
									0	Clea	rs and s	tops TN	//3		

Figure 7-41. Format of Timer Control Register 3

Cautions 1. INTP0 cannot be used as an external interrupt pin when CC30 is used as a compare register (CCM3 = 1).

1

TM3 performs counting

- 2. On hardware, the CC30 incorporates the compare register and capture register separately. Either of the two can be selected by setting the TMC3 register. Writing is only possible to the compare register. Reading of contents is possible from the register which is selected.
- 3. Bits 6 and 5 of the TMC3 register are fixed to "0" by hardware. Even if "1" is written, they remain "0".
- 4. It is prohibited to change the CCM3, CLR3 and PRM32 to PRM30 bits during the operation of TM3 (CE3 = 1).

Remark fclk: internal system clock



(2) External interrupt mode registers (INTM0 and INTM1)

External interrupt mode register 0 (INTM0) is an 8-bit register that specifies the valid edges of NMI and INTP0-INTP2.

External interrupt mode register 1 (INTM1) is an 8-bit register that specifies the valid edges of INTP3 and INTP4.

These registers can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. When the $\overrightarrow{\text{RESET}}$ signal is input, INTM0 and INTM1 are cleared to 00H.






Figure 7-42. Format of External Interrupt Mode Register 0





Caution Bit 1 of the INTM0 register and bits 7 to 4 of the INTM1 register are fixed to "0" by hardware. Even if "1" is written, they remain "0".



(3) Sampling control registers (SMPC0 and SMPC1)

Sampling control register 0 (SMPC0) is an 8-bit register that specifies the sampling clocks of INTP0-INTP3. Sampling control register 1 (SMPC1) is an 8-bit register that specifies the sampling clock of INTP4. The sampling circuit performs 4-point sampling with the specified sampling clock and if the results are at the

same level four times, that level is fetched.

These registers can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. SMPC0 and SMPC1 are cleared to 00H by the $\overrightarrow{\mathsf{RESET}}$ input.




Figure 7-44. Format of Sampling Control Register 0

Remark fclk: internal system clock






Figure 7-45. Format of Sampling Control Register 1

Caution Bits 7 to 2 of the SMPC1 register are fixed to "0" by hardware. Even if "1" is written, they remain "0".

Remark fclk: internal system clock

7.5.3 Operation

(1) Basic operation

Timer 3 (TM3) operates as a 16-bit free-running timer or interval timer.

Enable/disable of the count operation is controlled by the CE3 bit of timer control register 3 (TMC3). Six internal clocks can be selected by the TMC3 register as the count clock to TM3.


After the CE3 bit is set (1), TM3 becomes $0000H \rightarrow 0000H$ by the initial count clock input and becomes 0001H by the second count clock input.

Even if CE3 is set (1) again with CE3 = 1 during the operation of TM3, the count operation continues and the timer is not cleared.

If CE3 = 0 is set, the count operation stops with TM3 = 0000H.

RESET input clears (0) all bits of TM3 and stops the count operation.







(2) Interval operation

If TM3 is operated as an interval timer, set it by the CCM3 and CLR3 bits of the TMC3 register. There are two triggers that clear TM3 as follows and they are differentiated by the setting of the CCM3 and CLR3 bits.

(a) INTCC30 (CCM3 = 1, CLR3 = 1)

INTCC30 is an interrupt generated when CC30 is in the compare mode. TM3 and CC30 always perform compare operations and if they detect a coincidence they generate interrupt signal INTCC30. The result of a compare coincidence is retained by hardware and TM3 is cleared (0000H) with the next count clock after the coincidence. Furthermore, when the next count clock is input TM3 is counted up to 0001H.

Interval cycle = (CC30 value + 1) × TM3 count clock rate

(b) INTP0 (CCM3 = 0, CLR3 = 1)

If TM3 is set to interval operation while CC30 is in the capture mode, TM3 is cleared (0000H) by the valid edge of external interrupt pin INTP0.

The clear timing is the time when the valid edge of INTP0 is detected. TM3 counts up to 0001H with the next count clock after the coincidence.

Caution INTCC30 and INTP0 share the interrupt vector table.

(3) Free-running operation (CCM3 = 0/1, CLR3 = 0)

TM3 performs a full count from 0000H to FFFFH, and generate an overflow interrupt INTOV3. After overflow, TM3 is cleared (0000H) with the next count clock and continues counting thereafter.

Free-running cycle = $65536 \times TM3$ count clock rate



(4) Summary of capture/compare operation

Capture/compare operation is controlled by the CCM3 and CLR3 bits of the TMC3 register.

<1> CCM3 = 0, CLR3 = 0 (TM3 ... free-running timer, CC30 ... capture)





Figure 7-47. Example of TM3 Capture Operation (free-running operation)

Remark The INTP0, INTP1 and INTP4 valid edges are set as the rising edges.

<2> CCM3 = 0, CLR3 = 1 (TM3 ... interval timer, CC30 ... capture)


Figure 7-48. Example of TM3 Capture Operation (interval operation)



Note 0000H

Remark The INTP0, INTP1 and INTP4 valid edges are set as the rising edges.








Remark The INTP0, INTP1 and INTP4 valid edges are set as the rising edges.

<4> CCM3 = 1, CLR3 = 1 (TM3 ... interval timer, CC30 ... compare)

Figure 7-50. Example of TM3 Compare Operation (interval operation)



Remark The INTP0, INTP1 and INTP4 valid edges are set as the rising edges.



(5) Operation of sampling circuit

The sampling circuit of the μ PD78362A performs 4-point sampling with the timing specified by the SMPC0 and SMPC1 registers. If the results are at the same level four consecutive times, that level is fetched inside.





Figure 7-51. Block Diagram of Sampling Circuit (TM3)

Remarks 1. fcLK: Internal system clock

2. INTPn (n = 0, 1, 4)





Remark INTPn (n = 0, 1, 4)



Judgment of valid signals by the 4-point sampling is carried out with the following timing.

 $\begin{array}{ll} <1> {\rm Tin} \leq (3 \times {\rm Tsmp}) & \dots {\rm Eliminated} {\rm ~as~noise} \\ <2> (3 \times {\rm Tsmp}) < {\rm Tin} < (4 \times {\rm Tsmp}) & \dots {\rm Eliminated} {\rm ~as~noise} {\rm ~or~passed} {\rm ~as~valid~signals~depending~on~the~timing} \\ <3> {\rm Tin} \geq (4 \times {\rm Tsmp}) & \dots {\rm Passed~as~valid~signals} \end{array}$

Tin : Input signal width of INTPn pin (n = 0, 1, 4) Tsmp : Sampling timing


Therefore, it is necessary to input a signal of 4 × Tsmp in width for the input signal to pass as a valid signal.



7.6 Timer 4

7.6.1 Configuration


Timer 4 consists of a 16-bit timer 4 (TM4) and two 16-bit compare registers (CM40 and CM41). Figures 7-53 and 7-54 show the block diagrams of timer 4.





Remark fclk: internal system clock









(1) 16-bit timer 4 (TM4)

TM4 has the following two operation modes:

(a) General-purpose timer mode

In this mode, timer 4 operates as a 16-bit interval timer, free running timer, or PWM output timer, and counts the internal clock.

When TM4 operates as an interval timer, TM4 is cleared on the next count clock after the coincidence between the timer value and the value of a compare register (CM40).

All the bits of TM4 are cleared to 0 when the RESET signal is input.

(b) Up/down counter mode (UDC mode)

In this mode, timer 4 operates as a 16-bit up/down counter, and counts the internal or external clock. TM4 is cleared on the next count clock after the coincidence between the timer value and the value of a compare register (CM40), or when an external clear signal (TCLRUD) is input. All the bits of TM4 are cleared to 0 when the $\overline{\text{RESET}}$ signal is input.

(2) 16-bit compare registers (CM40 and CM41)

CM40 and CM41 are 16-bit registers that always compare their values with the value of TM4. When the value of a compare register coincides with the value of TM4, a coincidence interrupt signal (INTCM40 or INTCM41) is generated.

The values of CM40 and CM41 become undefined when the RESET signal is input.



7.6.2 Control registers

(1) Timer unit mode register 1 (TUM1)

Timer unit mode register 1 (TUM1) is an 8-bit register that specifies the operation mode of TM4, controls the functions of the P05-P07 pins when they are in the control mode, controls the operation of the timer output pin (TO40), and controls the external triggers (TCLRUD and TIUD).

This register can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. It is cleared to 00H when the $\overline{\text{RESET}}$ signal is input.




Figure 7-55. Format of Timer Unit Mode Register 1

- Cautions 1. Bits 0, 1, and 4-6 are valid only when CMD = 1. Bits 2 and 3 are valid only when CMD = 0.
 - 2. When TM4 is set in mode 4 (specified by TMC4 register), specification of the valid edge of the TIUD pin (TESUD0 and TESUD1 bits) is invalid.
 - It is prohibited to change each bit of the TUM1 register during the operation of TM4 (CE4 = 1).



(2) Timer control register 4 (TMC4)

Timer control register 4 (TMC4) is an 8-bit register that controls the operation of TM4. This register can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. TMC4 is cleared to 00H by the RESET input.

				•							•				
ymbol	7	6	5	4	3	2	1	0		Addres	S	When reset	R/W		
MC4	CE4	ENMD	UDF	OVF	Ū/D	Ī/E	PRM	41 PRM40		FF5EH		00H	R/W		
									1						
												CMD=0	CM	1D=1	
									Ī/E	PRM41	PRM40	Count clock	Count clock	Up/down count	
									0	0	0	fclĸ	f _{cLK} /4		
									0	0	1	fclк/2	fськ/8	Specified	
									0	1	0	fс∟к/4	f/16	Specified by U/D bit	
									0	1	1	fclк/8	- fclк/16		
									1	0	0	fclк/16		Mode 1	
									1	0	1		TIUD (external	Mode 2	
									1	1	0		clock)	Mode 3	
									1	1	1			Mode 4	
										-					
									Ū/D	s	pecifies	up/down co	unt operation	of TM4	
									0	Up c	ount op	eration			
									1	Dow	n count	operation			
									r						
									OVF			Overflow flag	of TM4		
									0			es not occur			
									1	Over	flow oc	curs			
										Т					
									UDF			nderflow flag			
									0				bes not occur		
									I	Unde	erflow o				
										Т	Cont		oration of TM	14	
									ENMD)	Controls clear ope CMD = 0		CMD = 1		
									0	Disa	ibled	Ĵ.	CIVIL		
									1	Enal			Setting pro	hibited	
									[31.5	-	
									CE4		С	ontrols opera	tion of TM4		
									0	TM4	is clear	ed and stopp	bed		

Figure 7-56. Format of Timer Control Register 4

- Cautions 1. The \overline{U}/D bit is valid only when CMD = 1.
 - 2. It is prohibited to change any bit of ENMD, \overline{I}/E , PRM41 and PRM40 during the operation of TM4 (CE4 = 1).

1

TM4 performs count operation

Remark fclk: internal system clock

Each bit of the TMC4 register is described below.

(a) CE4 bit (bit 7)

This bit controls the operation of TM4 as follows:

- When CE4 \leftarrow 0: TM4 stops and does not operate.
- When CE4 ← 1: TM4 performs count operation.

(b) ENMD bit (bit 6)

This bit controls the clear operation of TM4.

- When ENMD ← 0: Disabled TM4 is not cleared.
 When CMD = 0 and ENMD = 0, TM4 performs free running operation.
- When ENMD \leftarrow 1: Enabled

In General-Purpose Timer Mode (CMD = 0)	In UDC Mode (CMD = 1)
TM4 is cleared when TM4 coincides with CM40 (interval operation).	Setting prohibited

(c) UDF bit (bit 5)

This is the underflow flag of TM4, which is cleared on system reset or software reset.

- When UDF \leftarrow 0: TM4 does not underflow.
- When UDF \leftarrow 1: TM4 underflows.

(d) OVF bit (bit 4)

This is the overflow flag of TM4, which is cleared on system reset or software reset.

- When $OVF \leftarrow 0$: TM4 does not overflow.
- When OVF \leftarrow 1: TM4 overflows.

(e) \overline{U}/D bit (bit 3)

This bit specifies the up or down operation of TM4 when TM4 counts the internal clock. When TM4 counts the external clock, the up or down count operation of TM4 can be read through this bit.

This bit is cleared by combination of system reset, resetting of the CE4 bit, software reset, and TIUD and TCUD when the external clock is counted.

- When $\overline{U}/D \leftarrow 0$: TM4 counts up.
- When $\overline{U}/D \leftarrow 1$: TM4 counts down.

Cautions 1. When CMD = 0,

 \rightarrow The U/D bit is fixed to "0" by hardware. Even if "1" is written, it remains "0". If this bit is read, the value read is always "0".

Phase-out/Discontinued

- When CMD = 1 and the internal clock is selected,
- $\rightarrow~$ The U/D bit is write-enabled. If reading operation is applied to it, the written value is read.

When CMD = 1 and the external clock is selected,

- \rightarrow Writing to the U/D bit is not possible by hardware. If reading operation is applied to it, the up/down status of TM4 is read.
- 2. While TM4 is stopped (CE4 = 0), even if "1" is written to the \overline{U}/D bit, it remains "0" and it is not possible to rewrite it (see 7.6.3 (3) (b) Internal clock operation in UDC mode).

(f) $\overline{I/E}$ bit (bit 2)

This bit specifies the count clock of TM4.

<1> In general-purpose timer mode (CMD = 0)

The count clock is fixed to the internal clock in this mode. The clock rate of TM4 is specified by the \bar{I}/E , PRM41, and PRM40 bits.

<2> In UDC mode (CMD = 1)

- When $\overline{I}/E \leftarrow 0$: internal clock
- When $\overline{I/E} \leftarrow 1$: external clock (TIUD)



(g) PRM41 and PRM40 bits (bits 1 and 0)

These bits specify the up or down count operation mode when the clock rate of the internal clock or the external clock is input.

Ī/E	PRM41	PRM40	CMD = 0	CI	/ID = 1		
			Count Clock	Count Clock	Up/Down Count		
0	0	0	fclk	fс∟к/4	Specified by		
0	0	1	fclk/2	fс∟к/8	Ū/D bit		
0	1	0	fс∟к/4	fclk/16			
0	1	1	fс∟к/8				
1	0	0	fclк/16	TIUD	Mode 1		
1	0	1	fclк/ 32	(external	Mode 2		
1	1	0		clock)	Mode 3		
1	1	1			Mode 4		

Operation modes of TM4 when external clock is input

Operation Mode	Operation of TM4
Mode 1	Counts down when TCUD = H. Counts up when TCUD = L.
Mode 2	Counts up when valid edge of TIUD input is detected. Counts down when rising edge of TCUD input is detected.
Mode 3	Automatic selection of TCUD input level when valid edge of TIUD input is detected.
Mode 4	Automatic selection when both edges of TIUD input and both edges of TCUD input are detected.

Caution When TM4 is set in mode 4, specification of the valid edge of the TIUD pin (specified by timer unit mode register 1 (TUM1)) is invalid.

7.6.3 Operation

(1) Basic operation

Timer 4 (TM4) has the following two operation modes:

(a) General-purpose timer mode

In this mode, timer 4 operates as a 16-bit interval timer, free running timer, or PWM output timer. Six internal clocks can be selected as the count clock to TM4 by TMC4 register.

(b) Up/down counter mode (UDC mode)

In this mode, timer 4 operates as a 16-bit up/down counter.

As the count clock to TM4, three internal clocks or external clock input (TIUD) can be selected by TMC4 register.

TM4 can be cleared by external clear input (TCLRUD).


After the CE4 bit is set (1), TM4 becomes $0000H \rightarrow 0000H$ by the initial count clock input and becomes 0001H by the 2nd count clock input. If TM4 is started to down count (UDC mode only), TM4 becomes $0000H \rightarrow 0000H$ by the 1st count clock input and FFFFH by the 2nd count clock input.

Even if CE4 is set (1) again with CE4 = 1 during the operation of TM4, the count operation continues and the timer is not cleared.

If CE4 = 0 is set, the count operation stops with TM4 = 0000H.

RESET input clears (0) all bits of TM4 and stops the count operation.







(2) General-purpose timer mode

If TM4 is to be operated in the general-purpose timer mode, set the CMD bit of the TUM1 register = 0. In this mode, TM4 operates as a 16-bit interval timer, free-running timer and PWM output timer. The count clock for TM4 can be selected from among 6 kinds of internal clock by the TMC4 register.

(a) Interval operation

TM4 and CC40 always perform compare operations and if they detect a coincidence they generate interrupt signal INTCM40. The result of a compare coincidence is retained by the hardware and TM4 is cleared (0000H) with the next count clock after the coincidence. Furthermore, when the next count clock is input TM4 counts up to 0001H.

Interval cycle = (CC40 value + 1) × TM4 count clock rate

(b) Free-running operation

TM4 performs a full count from 0000H to FFFFH. After TM4 sets an overflow flag (OVF) and clears the timer, it continues counting.

Free-running cycle = $65536 \times TM4$ count clock rate

(3) UDC mode

(a) Basic operation of UDC mode

[Setting procedure]

<1> When TM4 is to be operated with an external clock (modes 1 to 4), set pins P05 to P07 to the control mode by the port 0 mode control register (PMC0).

Also in the case of internal clock operation, if external clear (TCLRUD) is to be used, set only P07 to the control mode.

- <2> Set (1) the CMD bit of the TUM1 register to set TM4 to the UDC mode. With this setting, the control pins specified in <1> become the function pins (TCUD, TIUD and TCLRUD) used in the UDC mode.
- <3> Specify the following using the TUM1 register.
 - ECLRUD bit : Enable/disable of TM4 clear by valid edge of TCLRUD pin
 - CESUD1 and 0 bits : Specification of valid edge of TCLRUD pin
 - TESUD1 and 0 bits : Specification of valid edge of TIUD pin
- <4> Specify the following using the TMC4 register.
 - ENMD bit : Be sure to set 0.
 - U/D bit : Specifies TM4 operation only when timer is operated with internal clock in UDC mode.
 - Ī/E bit : Selects either internal or external count clock of TM4.
 - PRM41, 40 bits : Specifies TM4 count clock and operating mode.
- <5> Finally, when the CE4 bit of the TMC4 register is set (1), TM4 starts operating.



[Operation by mode]

When TM4 is to be operated in the UDC mode, set CMD of the TUM1 register = 1. UDC mode operations can be summarized as follows.

TMC4 Register			Operating	TM4 Operation	TM4 Clear	Operation
Ī/E	PRM41	PRM40	Mode		CM40	TCLRUD
					Coincidence	
0	×	×	Internal clock	Up/down setting by \overline{U}/D bit		Enabled:
1	0	0	Mode 1	When TCUD = H, down count		ECLRUD = 1
				When TCUD = L, up count		
1	0	1	Mode 2	Up count by detection of valid	Disabled:	Disabled:
				edge of TIUD input	ENMD = 0	ECLRUD = 0
				Down count by detection of TCUD		
				input rising edge		
1	1	0	Mode 3	Automatic judgment by TCUD		
				input level when valid edge of		
				TIUD input is detected		
1	1	1	Mode 4	Automatic judgment by detection		
				of both edges of TIUD input and		
				both edges of TCUD input		

Table 7-5. List of UDC Mode Operations

Caution ENMD = 1 cannot be set in the UDC mode.


Remarks 1. ENMD bit: Bit 6 of TMC4 register


2. ECLRUD bit: Bit 6 of TUM1 register




[External clear (TCLRUD) operation]

The TCLRUD signal is a timer clear signal that is valid only when TM4 is in the UDC mode (with internal clock and external clock). The valid edge of the TCLRUD pin is specified by the CESUD1 and CESUD0 bits of the TUM1 register, and when the valid edge is detected TM4 is cleared.





Remark The valid edge of TCLRUD is set as the falling edge.



Remark The valid edge of TCLRUD is set as the falling edge.



(b) Internal clock operation in UDC mode

When TM4 is to be operated with an internal clock, set it by the \overline{I}/E , PRM41 and PRM40 bits of the TMC4 register.

Ī/E	PRM41	PRM40	Count Clock
0	0	0	fclк/4
0	0	1	fс∟к/8
0	1	0	fc∟к/16
0	1	1	

Table 7-6. Setting of TMC4 Register (during internal clock operation in UDC mode)

If internal clock operation in the UDC mode is specified, up/down operation is specified by the \overline{U}/D bit of the TMC4 register. Resetting (0) the \overline{U}/D bit starts up count and setting (1) it starts down count.

Caution While TM4 is stopped (CE4 = 0), even if "1" is written to the \overline{U}/D bit, it remains "0" and it is not possible to rewrite it. If it is desired to let TM4 perform a down operation from the beginning, simultaneously set (1) the CE4 bit and \overline{U}/D bit in the TMC4 register by the MOV instruction.

<Example of correct program>

MOV TUM1, #80H ; Sets TM4 to UDC mode. MOV TMC4, #88H ; CE4 = 1, \overline{I}/E = 0, \overline{U}/D = 1

In the following program, TM4 performs an up operation from the beginning.

<Example of wrong program>

MOV TUM1, #80H ; Sets TM4 to UDC mode. MOV TMC4, #08H ; $\overline{I}/E = 0$, $\overline{U}/D = 1$ (TM4 performs down operation with an internal clock.) $\leftarrow <1>$ SET1 TMC4.7 ; CE4 = 1 (TM4 start) $\leftarrow <2>$

<1> Because CE4 = 0 at this time, \overline{U}/D = 0 remains unchanged and can not be rewritten.<2> With \overline{U}/D = 0 TM4 starts an up operation.




Figure 7-60. Internal Clock Operation in UDC Mode

(c) External clock operation in UDC mode

When the external clock is used as the count clock to timer 4 (TM4), the up/down count operation of TM4 can be executed in a mode specified by an external count clock input pin (TIUD) and count operation select signal input pin (TCUD). The following four modes can be selected by the PRM41 and PRM40 bits of timer control register 4 (TMC4):

TMC4 Register			Mode	Operation of TM4		
Ī/E	PRM41	PRM40				
1	0	0	1	Counts down when TCUD = H. Counts up when TCUD = L.		
1	0	1	2	Counts up when valid edge of TIUD input is detected. Counts down when rising edge of TCUD input is detected.		
1	1	0	3	Automatic selection of TCUD input level when valid edge of TIUD input is detected.		
1	1	1	4	Automatic selection when both edges of TIUD input and both edges of TCUD input are detected.		

Table 7-7. Up/Down Count Operation Modes

Caution When TM4 is set in mode 4, specification of the valid edge of the TIUD pin (specified by timer unit mode register 1 (TUM1)) is invalid.



(i) Mode 1 (PRM41 = 0, PRM40 = 0)

In this mode, TM4 counts down the external count clock input (TIUD pin) while the TCUD pin is high, and counts up while the TCUD pin is low.

When the rising edge of the TIUD pin is specified as the valid edge (by the TUM1 register), the operation of TM4 is as shown in Figure 7-61.





Figure 7-61. Example of Operation in Mode 1 (when valid edge of TIUD pin is rising edge)

If TIUD and TCUD change simultaneously, the operation is as follows.

Figure 7-62. Example of Operation in Mode 1 (when valid edge of TIUD pin is rising edge)





(ii) Mode 2 (PRM41 = 0, PRM40 = 1)


In mode 2, TM4 counts up the valid edge input to the TIUD pin (specified by the timer unit mode register 1 (TUM1)) and counts down the rising edge of the TCUD pin.

If the count clock is simultaneously input to the TIUD and TCUD pins, TM4 does not perform counting, but retains the value immediately before.

Figure 7-63 shows the operation of timer 4 (TM4) when the rising edge of the TIUD pin is specified as the valid edge.



TIUD input					
CUD input	f				
	Up count	Retained	Down count	Retained	-
TM4 0000⊢ Count sta CE4←		0003HX0003	знХооо2нХооо1н	I	



TM4

0000H

Mode 3 is the most effective when two signals 90 degrees out of phase, such as those output by the shaft encoder of a servo motor, are input to the TIUD and TCUD pins as the count clocks.

Phase-out/Discontinued


Timer 4 (TM4) detects the relative leading or lagging between these two signals, and automatically selects the up or down count operation.


When the two signals 90 degrees out of phase are input to the TIUD and TCUD pins, the level of the TCUD pin is sampled when the valid edge is input to the TIUD pin.

If the TCUD pin level sampled at the valid edge input to the TIUD pin is low, TM4 counts down when the valid edge is input to the TIUD pin.

If the TCUD pin level sampled at the valid edge input to the TIUD pin is high, TM4 counts up when the valid edge is input to the TIUD pin.

Figure 7-64 shows the operation of TM4 when the rising edge of the TIUD pin is specified as the valid edge.





0001H

0002H


Up count


0003H

0004H

(1) Down count operation

If TIUD and TCUD change simultaneously, the operation is as follows.





(1) Down count operation

(iv) Mode 4 (PRM41 = 1, PRM40 = 1)

Mode 4, like mode 3, is effective when two signals 90 degrees out of phase, such as those output by the shaft encoder of a servo motor, are input to the TIUD and TCUD pins as the count clocks. When the two signals 90 degrees out of phase are input to the TIUD and TCUD pins, TM4 automatically selects up or down operation in the timing as shown in Figure 7-66, and executes counting.

Phase-out/Discontinue

In mode 4, counting is executed at both the rising and falling edges of the two signals input to the TIUD and TCUD pins. Therefore, timer 4 (TM4) counts four times per cycle of an input signal (x4 count).

- Cautions 1. When TM4 is set in mode 4, specification of the valid edge of the TIUD pin (specified by timer unit mode register 1 (TUM1)) is invalid.
 - 2. If the TIUD pin edge and TCUD pin edge are input simultaneously in mode 4, TM4 continues counting while keeping the same up/down operation immediately before the input.




Figure 7-66. Example of Operation in Mode 4

Remark The count value of TM4 is represented in decimal.




(4) PWM output operation

The real-time pulse unit (RPU) is provided with a 16-bit cycle programmable PWM output function that can change the duty factor of an active level in a specific cycle.

When TM4 is set in the general-purpose timer mode by timer unit mode register 1 (TUM1), the TO40 pin can be used for the PWM output operation.

The resolution is 16 bits, and as many as six internal clocks can be selected as the count clock. Figure 7-67 shows the block diagram of timer 4 when it performs the PWM output operation.





(a) Setting procedure

The PWM output operation is executed in the following sequence:

<1> Set the P06 pin in the control mode by using the port 0 mode control register (PMC0) (PMC06 = 1).

Phase-out/Discontinued

- <2> Clear the CMD bit of the TUM1 register to "0" (TM4 is set in the general-purpose timer mode, and the P06 pin serves as the TO40 output pin).
- <3> Set the TOE40 bit of the TUM1 register to 1 to enable the output operation of TO40. Also set the active level of TO40 by using the ALV40 bit.
- <4> Set the operation of TM4 by using the ENMD bit of the timer control register 4 (TMC4) (ENMD = 1), and set the count clock of TM4 with the \bar{I}/E , PRM41, and PRM40 bits.
- <5> When the CE4 bit of the TMC4 register is set to 1, TM4 starts counting, and the PWM signal is output from the TO40 pin.

(b) Operation

CM40 is a compare register that sets the cycle of TO40. If CM40 coincides with TM4, it generates interrupt signal INTCM40. The result of the compare coincidence is retained by the hardware and TM4 is cleared with the next count clock after the coincidence.

CM41 is a compare register that sets the duty factor of the TO40 output. Set the duty factor necessary for each cycle.

When software processing is started by cycle interrupt INTCM40 or interrupt INTCM41 that is generated from CM41, and when the values of CM40 and CM41 are set through software, the PWM output waveform can be efficiently generated from TO40.




Figure 7-68. Example of PWM Output Operation of TO40

Remark If CM40 = CM41 is set, a reset takes precedence, and therefore TO40 outputs the inactive level.



7.7 Real-Time Output Function

The real-time output function is used to output the contents of the real-time output port register (RTP) to P00-P03 in units of 4 bits, in synchronization with the trigger signal from the real-time pulse unit (RPU). With this function, pulses can be synchronously output from two or more channels.

In addition, the output of P00 to P03 can be modulated for PWM.

7.7.1 Configuration

The real-time output port is multiplexed with port 0 (P0). To control the output status, the following two registers are provided:

- Real-time output port mode register (RTPM)
- Real-time output port register (RTP)

The real-time output is changed by the trigger signal specified by the RTRG1 and RTRG0 bits of the RTPM register. As the trigger signal, the signal output by RPU or a software trigger can be selected.




Figure 7-69. Block Diagram of Real-Time Output Port

Caution The RTP register is an 8-bit access register. When the RTP register is read, the data set in the RTP register is placed in the lower 4 bits. The higher 4 bits are fixed to "0" by hardware, and therefore "0" is read.



7.7.2 Control registers

(1) Real-time output port mode register (RTPM)

This is an 8-bit register that specifies the operation mode of the real-time output port. This register can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. When the $\overline{\text{RESET}}$ signal is input, RTPM is cleared to 00H.





Figure 7-70. Format of Real-Time Output Port Mode Register

Caution Bits 7, 6, 3 and 2 of the RTPM register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".



This is an 8-bit register that stores the data output from the real-time output port.

The data written to this register is output to the pin connected to it according to the specification of the realtime output port mode register (RTPM).

Phase-out/Discontinued

If the signal output by the real-time pulse unit (RPU) is specified as the output trigger of the real-time output port, the data written to the RTP register is output to the pin in synchronization with a trigger signal. If the software trigger is specified as the trigger signal, the data written to the RTP register is output to the pin as is.

The RTP register can be read or written by a bit manipulation or 8-bit manipulation instruction.

The contents of this register become undefined when the RESET signal is input.

Caution The higher 4 bits of the RTP register have no latch circuit and are fixed to "0". Therefore, even if "1" is written to the higher 4 bits, they remain "0".

7.7.3 Operation


The value of the real-time output port register (RTP) is set by software. The trigger signal that is used to output the contents of the RTP register to P00-P03 can be selected from three types of interrupts by the real-time output port mode register (RTPM).

To change the pin level directly, write "1" to the RTRG1 and RTRG0 bits of the RTPM register through software. The contents of the RTP register will be directly output to P00-P03.


When P00-P03 are in the control mode (when the real-time output function is specified), the output pattern of each pin can be modulated for PWM. When PWM modulation is performed, the signal transferred from the RTP register to the output latch is ANDed with the PWM signal (PWM0 or PWM1), and the result of this ANDing is output to the P00-P03 pins.

Figure 7-71. Example of Real-Time Output Function Operation (P00 pin)


(a) RTRG1 = RTRG0 = 0 (trigger signal: INTCM03), RTPM1 = RTPM0 = 0 (no PWM modulation)



(b) RTRG1 = RTRG0 = 1 (software trigger), RTPM1 = RTPM0 = 0 (no PWM modulation)



(c) RTRG1 = RTRG0 = 0 (trigger signal: INTCM03), RTPM1 = 0 RTPM0 = 1 (PWM0 modulation)





CHAPTER 8 A/D CONVERTER

Phase-out/Discontinued

The μ PD78362A is provided with a high-speed, high-resolution 10-bit analog-to-digital (A/D) converter, which has eight analog input pins (ANI0-ANI7) through which analog signals are input, and a 10-bit A/D conversion result register (ADCR) which stores the conversion results.

This A/D converter is a successive approximation type, and operates in the following three modes. The operation modes are selected by using the A/D converter mode register (ADM) through software, so that A/D conversion suitable for the application system can be carried out.

Select mode

In this mode, the A/D converter converts data input from one analog input line.

Scan mode

In this mode, two or more sets of analog input data are sequentially converted.

• Mixed mode

Processing in the select and scan modes is executed in combination.

In each mode, the conversion results are stored in the ADCR register each time A/D conversion is executed. When conversion has been completed, an A/D conversion end interrupt (INTAD) occurs, which starts a macro service that executes automatic data transfer, etc.

8.1 Configuration

The configuration of the A/D converter is as shown in Figure 8-1.





Figure 8-1. Block Diagram of A/D Converter

Cautions 1. Connect capacitors to the analog input pins (ANI0-ANI7) and reference voltage input pin (AVREF) to prevent malfunctioning due to noise.





2. Do not apply a voltage exceeding the range of AVss to AVDD to the pin used as the A/D converter input pin.

(1) Input circuit

The input circuit selects an analog input line in accordance with an operation mode specified by the A/D converter mode register (ADM) and sends the signal input from the selected analog line to the sample and hold circuit.

(2) Sample and hold circuit

The sample and hold circuit samples the analog input signals sent from the input circuit one by one, and sends them to the comparator. If A/D conversion is in progress at this time, the analog input signal is retained.

(3) Comparator

The comparator compares the voltage of the analog input signal with the output voltage of the D/A converter.

(4) Resistor string

The resistor string generates a voltage that matches the voltage of the analog input signal. The output voltage of the resistor string is controlled by the SAR register.



The SAR register is a 10-bit register that controls the output value of the resistor string to compare the voltage of the analog input signal.

Phase-out/Discontinued

When A/D conversion has been completed, the contents of the SAR register at that time (conversion result) are stored in the A/D conversion result register (ADCR). After specified A/D conversion has been completed, an A/D conversion end interrupt (INTAD) occurs.

(6) Controller

The controller selects an analog input signal in accordance with the mode specified by the ADM register, generates the operation timing of the sample and hold circuit, and controls the conversion trigger.

(7) ANIO-ANI7 pins

These pins are eight channels of analog input pins of the A/D converter which input analog signals to be converted into digital signals.

Caution Do not apply a voltage exceeding that specified to the ANI0-ANI7 pins. If a voltage higher than V_{DD} or lower than V_{SS} (even if the voltage is within the range of the absolute maximum ratings) is input, the conversion value of that channel is undefined and may influence the conversion values of other channels.

(8) AVREF pin

This pin inputs a reference voltage to the A/D converter.

Based on the voltage applied across the AVREF and AVss pins, the signal input to ANI0-ANI7 is converted into a digital signal.

(9) AVss pin

This is the ground pin of the A/D converter. Input the Vss level to this pin.

(10) AVDD pin

Input the VDD level to this pin.



8.2 A/D Converter Mode Register (ADM)

The A/D converter mode register (ADM) is an 8-bit register that controls the operation of the A/D converter.

This register can be read or written by a bit manipulation instruction or an 8-bit manipulation instruction. If data is written to the ADM register while conversion is in progress, conversion is initialized and started from the beginning. The ADM register is initialized to 00H when the RESET signal is input.

Figure 8-3 shows the format of the ADM register.

Symbol	7	6	5	4	3	2	1		0		Addres	s	When res	et R/W	
ADM	AM2	AM1	AM0	FR	IS	ANIS2	ANI	S1 AN	IS0		FF68H		00H	R/W	
]						
											41104		Selection of analog input		
										ANIS2	ANIS1	ANISU	Select	mode	Scan mode
										0	0	0	AN	10	ANI0
										0	0	1	AN	11	ANIO-ANI1
										0	1	0	AN	12	ANI0-ANI2
										0	1	1	AN	13	ANI0-ANI3
										1	0	0	AN	14	ANI0-ANI4
										1	0	1	AN	15	ANI0-ANI5
										1	1	0	AN	16	ANI0-ANI6
										1	1	1	AN	17	ANI0-ANI7
											6	nocifios	interrupt	signal in mi	vod modo
										IS	(ir	nterrupt	input ope	ration)	xeu moue
										0	INTP	2			
										1	INTC	CM03			
										FR		Se	elects con	version time	9
										0	208 0	clocks (when fc∟ĸ	> 12.5 MHz	:)
										1	169 0	clocks (when fc∟ĸ	≤ 12.5 MHz	.)
										AM2	AM1	AM0	Speci	fies A/D cor	nversion mode
										0	0	0		Software	1-buffer mode
										0	0	1	Mixed	trigger	4-buffer mode
										0	1	0	mode	Interrupt	1-buffer mode
										0	1	1		input	4-buffer mode
										1	0	0	Scan m	ode	
										1	0	1	Setting	prohibited	
										1	1	0	Select n	node	1-buffer mode
										1	1	1	00,0001		4-buffer mode

Figure 8-3. Format of A/D Converter Mode Register

Remarks 1. fclk: internal system clock

- 2. Software trigger is to start A/D conversion by using data written to the ADM register as a trigger.
- 3. In the select and scan modes, A/D conversion is started only by the software trigger.

*



Each bit of the ADM register has the following function:

(1) ANIS2-ANIS0 bits (bits 2-0)

These bits select an analog input signal (ANI0-ANI7) to be converted into a digital signal.

(2) IS bit (bit 3)

This bit selects an A/D conversion start trigger (INTP2 or INTCM03) when the mixed mode (interrupt input operation) is specified by the AM2-AM0 bits.

The software trigger operation in the mixed mode, and the operation of the scan and select modes are not influenced by the IS bit.

(3) FR bit (bit 4)

This bit controls the A/D conversion time.

The FR bit is set (to 1) by an instruction when the internal system clock f_{CLK} \leq 12.5 MHz. The FR bit performs control so that the A/D conversion time is not significantly changed even if the operating frequency of the μ PD78362A is changed.

The time required for one conversion, which is determined by the internal system clock (fcLK) and the FR bit, is expressed as follows:

• When FR = 0, conversion time = $\frac{208}{f_{CLK}}$ (µs)

• When FR = 1, conversion time = $\frac{169}{f_{CLK}}$ (µs)

Table 8-1. Example of Conversion Time Set by FR Bit

Internal system clock fcLK (MHz)	16	12.5
Oscillation frequency fxx, external clock fx (MHz)	8	6.25
FR bit	0	1
Conversion time (µs)	13.0	13.5



(4) AM2-AM0 bits (bits 7-5)

These bits select an operation mode of the A/D converter.

The A/D converter of the μ PD78362A can operate in three modes. In addition, the result of the A/D conversion can be buffered in two modes: 1-buffer and 4-buffer modes. For details of the A/D conversion modes, refer to **8.4 Operation**.

Conversion Mode	Buffer Mode	Conversion Start Trigger
Mixed mode	1-buffer mode	Software trigger/interrupt input
	4-buffer mode	(INTP2/INTCM03)
Scan mode	1-buffer mode	Software trigger
Select mode	1-buffer mode	
	4-buffer mode	

Table 8-2. A/D Conversion Modes

- Caution The A/D converter of the μ PD78362A cannot stop conversion. Therefore, when data has been set to the ADM register, conversion operation continues in the set operation mode, until the contents of the ADM register are rewritten.
- Remark The start trigger of the A/D conversion is a signal that makes the operation mode set by the ADM register valid, and starts A/D conversion. For details, refer to 8.4 Operation.



8.3 A/D Conversion Result Register (ADCR)

The μ PD78362A is provided with eight 10-bit A/D conversion result registers (ADCRs) to store the results of A/D conversion.

Each ADCR register can be read independently of the others by a 16-bit manipulation instruction or 8-bit manipulation instruction.

The result of conversion can be read from an ADCR register in the following two ways:

(1) Word access (execution of 16-bit manipulation instruction)

The lower 10 bits of the read word data are valid.

The higher 6 bits are always "0" when they are read.

Figure 8-4 illustrates word access to an ADCR register.

Figure 8-4. Word Access to ADCR Register

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	R/W
ADCRn	0	0	0	0	0	0	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	R

(n = 0-7)

Symbol	Address	After Reset
ADCR0	FFB0H	Undefined
ADCR1	FFB2H	
ADCR2	FFB4H	
ADCR3	FFB6H	
ADCR4	FFB8H	
ADCR5	FFBAH	
ADCR6	FFBCH	
ADCR7	FFBEH	

Remark AD0-AD9: A/D conversion result



(2) Byte access (execution of 8-bit manipulation instruction)

The higher 8 bits of the A/D conversion result, which is 10-bit data, are read. Figure 8-5 illustrates byte access to an ADCR register.

Figure 8-5. Byte Access to ADCR Register

Symbol	7	6	5	4	3	2	1	0	R/W	
ADCRnH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	R	
(n = 0-7)	(n = 0-7)									
Symbo	I	A	ddres	ss		After Reset				
ADCR0	H	F	FB1	Η	Und	define	d			
ADCR1	H	F	FB3I	4						
ADCR2	Η	F	FB5I	Η						
ADCR3	H	F	FB7I	4						
ADCR4	H	F	FB9I	4						
ADCR5	ADCR5H			Н						
ADCR6	ADCR6H			Н						
ADCR7I	Н	F	FBFI	Η						

Remark AD2-AD9: A/D conversion result (higher 8 bits of 10 bits)

8.4 Operation

8.4.1 Basic operation of A/D converter

A/D conversion is carried out in the following sequence:

- (1) Analog input signal and operation mode are selected by the A/D converter mode register (ADM). If a software trigger is specified and when data is written to the ADM register, A/D conversion is started.
- (2) The voltage generated by the resistor string is compared with the analog input voltage by the comparator for each 1 bit of the SAR register.
- (3) When all 10 bits have been compared, the A/D conversion result remains in the SAR register. This result is transferred to the A/D conversion result register (ADCR) and is latched. At the same time, an A/D conversion end interrupt (INTAD) occurs (refer to Figure 8-6).

Caution Do not apply a voltage exceeding the range of AVss to AVDD to the pin used as the A/D converter input pin.

Operation of the A/D converter is started by one of the three conversion start triggers (software trigger, INTP2, or INTCM03) (the conversion mode set by the ADM register is made valid).

(a) Software trigger

When data is written to the ADM register, A/D conversion is started. A/D conversion can be synchronized by this trigger through software.

This trigger can be used in all the A/D conversion modes (select, scan, and mixed modes).




Figure 8-6. A/D Conversion Basic Operation (in select mode, with software trigger)

(b) External trigger (INTP2, INTCM03)


When the valid edge is input to external interrupt pin INTP2, or when INTCM03 that indicates coincidence between TM0 and CM03 of the real-time pulse unit (RPU) occurs, A/D conversion is started. This trigger can only be used in the mixed mode.

Phase-out/Discontinued

Each time the valid edge is input to INTP2 or INTCM03 occurs, the SAR register is initialized, and A/D conversion is started.


Which of INTP2 or INTCM03 is to be made valid can be specified by the IS bit of the ADM register.

Figure 8-7. A/D Conversion Basic Operation (in mixed mode, with external trigger)



If data is written to the ADM register while A/D conversion is in progress, conversion is initialized and started from the beginning.

Figure 8-8. Rewriting ADM during A/D Conversion (in scan mode, with software trigger)





Caution When performing branch processing directly using the values resulting from the A/D conversion, if a program is created that branches only when the conversion result reaches a specific value, the conversion result may not reach that specific value due to the effect of a conversion error and the program may not be able to branch to the prescribed routine. Therefore, create a program that will branch when the conversion result is within the overall error range.

The following is an example of a program that performs specific processing when an analog input voltage input to the ANI0 pin is 1/2 AVREF.

<Bad example>

CMPW BNE	ADCR0, #01FFH \$UNMATCH	
	·	<1> Processing when A/D conversion result is 1FFH

UNMATCH:

.

.

)			
> <	<2>	Processing when A/D conversion result is other than 1FFF	Η
J			

Program cannot branch to perform processing <1> if conversion result does not become 1FFH due to conversion error.



<Good example>

CMPW BGT CMPW BLT	ADCR0, #0201H \$UNMATCH ADCR0, #01FCH \$UNMATCH
UNMATCH:	
	.)

<2>	Processing when A/D conversion result is outside the above-mentioned
	range

If the conversion result is within the range of 1FCH-201H, processing continues, assuming that an analog voltage of 1/2 AVREF has been input.



8.4.2 Operation mode of A/D converter

The following three modes can be selected as the operation modes of the A/D converter. They are selected by the A/D converter mode register (ADM). A/D conversion is started when data is written to the ADM register (software trigger), and continues until the contents of the ADM register are changed.

- Select mode
- Scan mode
- Mixed mode

(1) Select mode

In this mode, one analog input signal (ANIn: n = 0-7) specified by the ADM register is converted into a digital signal. The result of the conversion is stored in the A/D conversion result register (ADCRn: n = 0-7) corresponding to the analog input signal.

The following two buffer modes can be selected depending on how the conversion result is stored:

- 1-buffer mode
- 4-buffer mode

(a) 1-buffer mode

In this mode, one analog input signal is converted once into a digital signal, which is then stored in an A/D conversion result register (refer to **Table 8-3**). The analog input signal and the A/D conversion result register correspond to each other on a one-to-one basis.

An A/D conversion end interrupt (INTAD) occurs each time conversion has been completed, to indicate the end of the conversion. In this mode, A/D conversion continues even after that.





Figure 8-9. A/D Conversion in Select Mode (1-buffer mode)



Table 8-3. Correspondence Between Analog Input and A/D Conversion Result Registers (ADCRs) (select mode, 1-buffer mode)

Analog Input	ADCR
ANIO	ADCR0
ANI1	ADCR1
ANI2	ADCR2
ANI3	ADCR3
ANI4	ADCR4
ANI5	ADCR5
ANI6	ADCR6
ANI7	ADCR7

Figure 8-10. Example of Operation Timing in Select Mode (1-buffer mode)



(b) 4-buffer mode


In this mode, one analog input signal is converted four times to a digital signal. The resultant four digital signals are stored in four A/D conversion result registers (ADCR0-ADCR3 or ADCR4-ADCR7) (refer to **Table 8-4**).


When the conversion has been executed four times, an A/D conversion end interrupt (INTAD) occurs, to indicate the end of the conversion. In this mode, A/D conversion continues even after that.

This mode is suitable for applications where the average of the A/D conversion results needs to be obtained.




Figure 8-11. A/D Conversion in Select Mode (4-buffer mode)





Analog Input	ADCR
ANI0	ADCR0
ANI1	to
ANI2	ADCR3
ANI3	
ANI4	ADCR4
ANI5	to
ANI6	ADCR7
ANI7	

Figure 8-12. Example of Operation Timing in Select Mode (4-buffer mode)



(2) Scan mode

In this mode, two or more analog input signals specified by the ADM register are sequentially converted into digital signals. Each digital signal is stored in an A/D conversion result register corresponding to the analog input signal (refer to **Table 8-5**). Conversion is started when data is written to the ADM register (software trigger). The end of the conversion can be detected by an A/D conversion end interrupt (INTAD) that occurs when the specified analog input signals have been completely converted (i.e., scanned). In this mode, A/D conversion is repeated by scan operation.

This mode is suitable for applications where two or more analog input signals always need to be monitored.

Figure 8-13. A/D Conversion in Scan Mode




 Table 8-5.
 Correspondence Between Analog Input and

 A/D Conversion Result Registers (ADCRs) (scan mode)

Analog Input	ADCR
ANIO	ADCR0
ANI1	ADCR1
ANI2	ADCR2
ANI3	ADCR3
ANI4	ADCR4
ANI5	ADCR5
ANI6	ADCR6
ANI7	ADCR7




Figure 8-14. Example of Operation Timing in Scan Mode

(3) Mixed mode

This mode is a combination of the select and scan modes.

A/D conversion in the mixed mode can be started by the following three triggers. These triggers are used to start A/D conversion in the select mode (select processing). A/D conversion in the scan mode (scan processing) is then executed.

- Software trigger : Writing data to ADM register
- External trigger : Input of valid edge to INTP2 pin (valid edge is specified by INTM0 register)
- Interrupt trigger from RPU : Interrupt INTCM03 that occurs when TM0 and CM03 coincide

To use the software trigger, select processing is first executed when data is written to the ADM register, followed by scan processing.

When the external trigger or interrupt trigger is used, scan processing is executed first when data is written to the ADM register, and select processing is executed when the external trigger or interrupt trigger is input. When select processing is completed, scan processing is continued.

An A/D conversion end interrupt (INTAD) occurs when select processing has been completed. A/D conversion by scan processing continues until a new trigger is input. If a new trigger is input, select processing is executed again, and when it is completed, scan processing executed before the new trigger was input is resumed. A/D conversion in the mixed mode can be executed in two buffer modes, depending on how the result of select

processing is stored: 1-buffer mode or 4-buffer mode. The analog input signals to be scanned are determined by the buffer mode and the analog input signal selected for processing.



Select Processing		Scan Processing
Buffer Mode	Selection of Analog Input	
1-buffer mode	One of ANI0-ANI7 selected	ANI0-ANI7 scanned
4-buffer mode	One of ANI0-ANI3 selected	ANI4-ANI7 scanned
	One of ANI4-ANI7 selected	ANI0-ANI3 scanned

Table 8-6. Analog Input in Mixed Mode

(a) Select processing in 1-buffer mode

In the select mode, one analog input signal is specified and converted. In the scan mode, all the analog input signals are sequentially converted. After that, A/D conversion (scan processing) is repeatedly executed.

The result of the conversion is stored in the A/D conversion result register corresponding to the analog input signal, as shown in Table 8-7.






Table 8-7.	Correspondence Between Analog Input and A/D Conversion Result Registers (ADCRs)	
	(mixed mode: select processing in 1-buffer mode)	

Analog Input	ADCR	
	Select Mode	Scan Mode
ANI0	ADCR0	Stores result of conversion of all
ANI1	ADCR1	analog inputs (ANI0-ANI7) to ADCR0-
ANI2	ADCR2	ADCR7
ANI3	ADCR3	
ANI4	ADCR4	
ANI5	ADCR5	
ANI6	ADCR6	
ANI7	ADCR7	






Figure 8-16. Example of Operation Timing in Mixed Mode (select processing in 1-buffer mode) (software trigger)

Caution To execute select processing by software trigger and start scan processing again, the A/D conversion executed before the software trigger was input is resumed.




Figure 8-17. Example of Operation Timing in Mixed Mode (select processing in 1-buffer mode) (external trigger or interrupt trigger)

Caution To execute select processing by external trigger or interrupt trigger and to start scan processing again, the A/D conversion executed before the external trigger or interrupt trigger was input is resumed.

(b) Select processing in 4-buffer mode

In the select mode, one analog input signal is specified and converted to a digital signal. The resultant digital signal is stored in four A/D conversion result registers (ADCRs) corresponding to the analog input signal. In the scan mode, four analog input signals excluding the analog signal processed in the select mode (e.g., when ANI2 is selected for select processing, ANI4-ANI7 are processed in the scan mode) are sequentially converted. After that, scan processing is repeated.

Phase-out/Discontinued

The conversion results are stored in the ADCR registers corresponding to the analog input signals, as shown in Table 8-8.




Figure 8-18. A/D Conversion in Mixed Mode (select processing in 4-buffer mode)

- Notes 1. Select processing (4-buffer mode)
 - 2. Scan processing

Table 8-8. Correspondence Between Analog Input and A/D Conversion Result Registers (ADCRs) (mixed mode: select processing in 4-buffer mode)

Analog Input	ADCR		
	Select Processing	Scan Processing	
ANI0	Stores conversion result of	$ANIn \to ADCRn$	
ANI1	specified analog input to	(n = 4-7)	
ANI2	ADCR0-ADCR3		
ANI3			
ANI4	Stores conversion result of	$ANIn \to ADCRn$	
ANI5	specified analog input to	(n = 0-3)	
ANI6	ADCR4-ADCR7		
ANI7			







Figure 8-19. Example of Operation Timing in Mixed Mode (select processing in 4-buffer mode) (software trigger)

Caution To execute select processing by software trigger and start scan processing again, the A/D conversion executed before the software trigger was input is resumed.

Figure 8-20. Example of Operation Timing in Mixed Mode (select processing in 4-buffer mode) (external trigger or interrupt trigger)



Caution To execute select processing by external trigger or interrupt trigger and to start scan processing again, the A/D conversion executed before the external trigger or interrupt trigger was input is resumed.



8.5 How to Read A/D Converter Characteristic Tables

This section describes the technical terms peculiar to the A/D converter.

(1) Resolution

Minimum analog input voltage that can be identified. The ratio of 1 digital output bit to an analog input voltage is said to be 1LSB (Least Significant Bit). The ratio of the full scale to 1LSB is expressed in %FSR (Full Scale Range).

Where the resolution is 10 bits,

 $1LSB = 1/2^{10} = 1/1024$ = 0.098%FSR

The accuracy is independent of the resolution and is determined by the total error.

(2) Total error

Maximum difference between actually measured and theoretical values. Total error of a zero scale error, full scale error, non-linearity error, and combination of these errors.

Note that the total error set forth in the characteristic table does not include the quantized error.


(3) Quantized error

An error of $\pm 1/2$ LSB that inevitably occurs when an analog value is converted into a digital value. Since an A/D converter converts an analog voltage in the range of $\pm 1/2$ LSB into the same digital code, a quantized error is unavoidable.

This error is not included in the total error, zero scale error, full scale error, and non-linearity error set forth in the characteristic table.

Figure 8-21. Total Error

Figure 8-22. Quantized Error



(4) Zero scale error

This is the difference between the actually measured value of an analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0....000 to 0....001. If the measured value is greater than the theoretical value, it is the difference between the actually measured value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0....001 to 0....010.

(5) Full scale error


This is the difference between the actually measured value of an analog input voltage and the theoretical value (full scale - 3/2LSB) when the digital output changes from 1....110 to 1....111.

(6) Non-linearity error


This is the degree to which the conversion characteristics shift from the ideal straight line. It indicates the maximum difference between the measured value and the ideal straight line where the zero scale error and full scale error are 0.



Figure 8-24. Full Scale Error








(7) Conversion time

Time required from when an analog input voltage is given until the digital output is obtained. The conversion time set forth in the characteristics table includes the sampling time.

(8) Sampling time

Time during which an analog switch is ON to load an analog voltage to the sample and hold circuit.






CHAPTER 9 ASYNCHRONOUS SERIAL INTERFACE

The μ PD78362A is provided with a UART (Universal Asynchronous Receiver Transmitter) asynchronous serial interface. This interface transmits or receives 1-byte serial data following a start bit and can perform full duplex operation. A baud rate generator is also provided, so that communication can be established in a wide range of baud rates.

The asynchronous serial interface is independent of the clocked serial interface.



The asynchronous serial interface is controlled by the asynchronous serial interface mode register (ASIM) and asynchronous serial interface status register (ASIS). Receive data is stored in the receive buffer (RXB), and transmit data is written to the transmit shift register (TXS).

The asynchronous serial interface is configured as shown in Figure 9-1.

(1) Asynchronous serial interface mode register (ASIM)

The ASIM register is an 8-bit register that specifies the operation of the asynchronous serial interface. This register can be read or written by an 8-bit manipulation instruction or a bit manipulation instruction. It is initialized to 80H when the $\overrightarrow{\mathsf{RESET}}$ signal is input.

(2) Asynchronous serial interface status register (ASIS)

The ASIS register is a collection of flags that identify the nature of an error in case a reception error occurs. Each flag is set to 1 when a reception error occurs, and is reset to 0 when data is read from the receive buffer (RXB) or when a new, subsequent error is received (if an error occurs in the next data, the corresponding error flag is set).

This register can only be read by an 8-bit manipulation instruction. It is initialized to 00H when the $\overrightarrow{\mathsf{RESET}}$ signal is input.

(3) Reception control parity checking unit

Reception is controlled in accordance with the contents written to the ASIM register. Whether an error, such as a parity error, has occurred is also checked during reception. If an error is detected, a value corresponding to the error is written to the ASIS register.

(4) Receive shift register

This register converts the serial data input to the RxD pin into parallel data. When 1 byte of data is received, it is transferred to the receive buffer.

This register cannot be manipulated directly from the CPU.

(5) Receive buffer (RXB)

This register holds the receive data. Each time 1 byte of data is received, it is transferred from the shift register. When the data length is set to 7 bits, the receive data is transferred to bits 0 to 6 of the RXB, and the MSB of the RXB is always "0".

This register can only be read by an 8-bit manipulation instruction. Its contents are undefined when the RESET signal is input.

(6) Transmit shift register (TXS)

This register sets the data to be transmitted. Data written to the TXS register is transmitted as serial data. When the data length is set to 7 bits, bits 0 to 6 of the data written to the TXS register are treated as transmit data. When data is written to the TXS register, transmission is started. Do not write to the TXS register while transmission is in progress.

Data can only be written to this register by an 8-bit manipulation instruction. The contents of the TXS register are undefined when the $\overrightarrow{\text{RESET}}$ signal is input.

(7) Transmission control parity appending unit

Transmission is controlled by automatically appending a start bit, parity bit and stop bit to the data written to the TXS register, in accordance with the contents written to the ASIM register.

Phase-out/Discontinued




Figure 9-1. Block Diagram of Asynchronous Serial Interface



9.2 Setting Pins for Serial Communication

Since the RxD and TxD pins are multiplexed with general-purpose port pins, they must be set in the control mode before communication is started.

(1) Setting pins for serial communication

The asynchronous serial interface uses the TxD pin for transmission and the RxD pin for reception. These pins, however, are multiplexed with general-purpose port pins P30 and P31, respectively. Therefore, before starting communication, each pin must be set in the control mode by using the port 3 mode control register (PMC3).




Figure 9-2. Format of Port 3 Mode Control Register

Remark ×: don't care

(2) Reading pin level

When port 3 (P3) is set in the control mode by the port 3 mode control register (PMC3), the following statuses can be read when an instruction that reads port 3 (P3) is executed:

(a) TxD/P30 pin


- When bit 0 of the port 3 mode register (PM3) is set to 1, the level of the TxD pin can be read.
- When bit 0 of the port 3 mode register (PM3) is reset to 0, the level of the internal transmit data can be read.


(b) RxD/P31 pin

• When bit 1 of the port 3 mode register (PM3) is set to 1, the level of the RxD pin can be read.

By reading the pin level, contention of the TxD pin can be checked.

The levels of the TxD and RxD pins do not change even if data is written to port 3 (P3) (data is written to the output buffer of port 3).





Remark ×: don't care



9.3 Data Format Setting

The character bit length, parity, and stop bit length are specified by the asynchronous serial interface mode register (ASIM).

(1) Setting data format

Figure 9-4 shows the format of the transmit/receive data. One data frame consists of a start bit, character bits, parity bit, and stop bit(s).

The character bit length, parity, and stop bit length of one data frame are specified by the asynchronous serial interface mode register (ASIM) (refer to **Figure 9-5**).

Figure 9-4. Format of Transmit/Receive Data of Asynchronous Serial Interface



- Start bit ... 1 bit
- Character bits ... 7/8 bits
- Parity bit ... even/odd/0/none
- Stop bit ... 1/2 bits

(2) 0 parity is effective for starting up system

The asynchronous serial interface of the μ PD78362A is provided with a "0 parity" function as a special transmit/ receive data format.

When "0 parity" is selected, "0" is unconditionally appended to the transmit data when serial data is transmitted. Serial data is received regardless of the status of the parity bit appended to it, and a parity error does not occur. The "0 parity" function is useful for executing serial communication when the data format is not determined such as when power is applied to the system.




Figure 9-5. Setting of ASIM Register (data format)

Caution Bit 7 of the ASIM register is fixed to "1" by hardware. Even if "0" is written, it remains "1". Also, bit 1 is fixed to "0" by hardware. Even if "1" is written, it remains "0".

Remark fcLK: internal system clock



9.4 Baud Rate Setting

The output of the baud rate generator or internal clock fcLk/8 can be selected as the serial clock. When the baud rate generator output is selected, communication can be carried out at the specified baud rate, regardless of the operating frequency.

(1) Baud rate = serial clock/16

The asynchronous serial interface samples the level of the RxD pin with the serial clock specified by the asynchronous serial interface mode register (ASIM) divided by 16.

(2) Selecting serial clock

The serial clock is selected by using the SCK bit of the asynchronous serial interface mode register (ASIM) (refer to **Figure 9-6**).

When internal system clock $f_{CLK}/8$ is selected, the baud rate is $f_{CLK}/128$. Therefore, when the internal system clock is 16 MHz, the baud rate is 125 Kbps.

Remark The baud rate generator is shared with the clocked serial interface (refer to 10.3 Baud Rate Setting).

Symbol	7	6	5	4	3	2	1	0	A	ddress	When reset	R/W
ASIM	1	RXE	PS1	PS0	CL	SL	0	SCK	l i	FF88H	80H	R/W
									•			
									SCK		Specifies se	rial clock
									0	Interr	nal baud rate gener	ator output
									1	Interr	nal clock fc⊥κ/8	
									SL	S	pecifies stop bit of t	ransmit/receive data
									0	1 bit		
									1	2 bits	;	
									CL	С	haracter length of t	ransmit/receive data
									0	7 bits	;	
									1	8 bits	;	
									PS1	PS0	Specifies parity b	it of transmit/receive data
									0	0	No parity	
									0	1	Transmission = 0 Reception = No p	parity appended arity error
									1	0	Odd parity	
									1	1	Even parity	
									RXE		Enables or disa	bles reception
									0	Disat	oles reception	

Figure 9-6. Setting of ASIM Register (serial clock)

Caution Bit 7 of the ASIM register is fixed to "1" by hardware. Even if "0" is written, it remains "1". Also, bit 1 is fixed to "0" by hardware. Even if "1" is written, it remains "0".

1

Enables reception

Remark fclk: internal system clock



9.4.1 Baud rate generator configuration

The baud rate generator is controlled by the baud rate generator control register (BRGC) and 8-bit compare register (BRG).

The baud rate generator is configured as shown in Figure 9-7.

(1) Baud rate generator control register (BRGC)

This 8-bit register is used to select the count clock for the 8-bit timer (TMBRG) and control operation of the baud rate generator.

It can be read or written by an 8-bit manipulation instruction or a bit manipulation instruction.

The contents of this register are initialized to 00H when the RESET signal is input.

The format of the BRGC register is shown in Figure 9-8.

(2) Prescaler

The prescaler divides the internal clock (fcLk/2) according to the setting of the BRGC register and generates count clocks.

(3) 8-bit timer (TMBRG)

This 8-bit timer counts the count clock generated by the prescaler.

When a coincidence signal is generated by the 8-bit compare register (BRG), the timer is cleared to 0 by the next count clock.

This timer is started or stopped by the BRGC register.

TMBRG cannot be handled directly from the CPU.

(4) 8-bit baud rate generator compare register (BRG)

This register always compares its value with the contents of the 8-bit timer (TMBRG). When the value written to the register coincides with the value of the timer, the register generates a coincidence signal, which clears the timer to 0.

A signal obtained by dividing this coincidence signal by two is output by the baud rate generator. This register can be read or written by an 8-bit manipulation instruction.

Its contents are undefined when the $\overline{\text{RESET}}$ signal is input.





Figure 9-7. Block Diagram of Baud Rate Generator

Figure 9-8. Format of Baud Rate Generator Control Register





2. n in the PRMB1 and PRMB0 descriptions indicates the set values of bits 1 and 0 of the BRGC register, which are used to calculate the baud rate.



9.4.2 Specific baud rate setting

A specified serial clock can be generated by setting the baud rate generator control register (BRGC) and 8-bit compare register (BRG).

(1) Baud rate = serial clock/16

The asynchronous serial interface samples the level of the RxD pin with the serial clock specified by the asynchronous serial interface mode register (ASIM) divided by 16.

(2) Setting a desired baud rate

The baud rate can be calculated by the following expression. Set the value of the BRG register and the count clock of the 8-bit timer (TMBRG) so that the desired baud rate can be obtained, and start operation of the baud rate generator.

Calculating baud rate

Baud rate (bps) =
$$\frac{f_{CLK}}{2^n} \times \frac{1}{(m+1)} \times \frac{1}{2} \times \frac{1}{2} \times \frac{1}{16}$$

where,

- fcLk: internal system clock (external oscillation frequency fxx \times 2)
- m : set value of BRG register
- n : value corresponding to set value of BRGC register, prescaler value

Table 9-1 shows some typical baud rate settings.

(3) Baud rate error

The asynchronous serial interface samples the level of the RxD pin in synchronization with the start bit. Therefore, if the baud rate error between transmission and reception is greater than the value calculated by the following expression, data including the start and stop bits is shifted more than 0.5 bit, and communication cannot be carried out normally.

Maximum permissible error = $\frac{0.5 \text{ bit}}{1 \text{ data frame length}} = \frac{0.5 \text{ bit}}{12 \text{ bits max.}} = 4.1 \%$

External Oscillation Frequency fxx (MHz)	8.000			6.250			6.144			5.000			4.9165		
Internal System Clock fc∟κ (MHz)	16.000			12.500			12.288			10.000			9.833		
Baud Rate	BRGC	BRG	Error	BRGC	BRG	Error	BRGC	BRG	Error	BRGC	BRG	Error	BRGC	BRG	Error
(bps)	(n)	(m)	(%)	(n)	(m)	(%)	(n)	(m)	(%)	(n)	(m)	(%)	(n)	(m)	(%)
110	_	_	_	3	221	0.02	3	217	0.08	3	177	0.25	3	174	0.26
150	3	207	0.16	3	162	0.15	3	159	0	3	129	0.16	3	127	0
300	2	207	0.16	2	162	0.15	2	159	0	2	129	0.16	2	127	0
600	1	207	0.16	1	162	0.15	1	159	0	1	129	0.16	1	127	0
1200	0	207	0.16	0	162	0.15	0	159	0	0	129	0.16	0	127	0
2400	0	103	0.16	0	80	0.47	0	79	0	0	64	0.16	0	63	0
4800	0	51	0.16	0	40	0.76	0	39	0	0	32	1.36	0	31	0
9600	0	25	0.16	0	19	1.73	0	19	0	0	15	1.73	0	15	0
19200	0	12	0.16	0	9	1.73	0	9	0	0	7	1.73	0	7	0
38400	0	6	7.0 ^{Note}	0	4	1.73	0	4	0	0	3	1.73	0	3	0

Table 9-1. Typical Baud Rate Settings (asynchronous serial interface)

Note Must not be used because error is too much.

Remark BRGC: bits 0, 1 (PRMB0, PRMB1) of baud rate generator control register (BRGC)

BRG : set value of baud rate generator compare register (BRG)



9.5 Transmitting Data

Transmission is started when data is written to the transmit shift register (TXS). The next data is written to the TXS register by the transmission end interrupt (INTST).

(1) Transmitting data

The asynchronous serial interface of the μ PD78362A is always enabled to transmit, and transmission is started when transmit data is written to the transmit shift register (TXS). Start, parity, and stop bits are automatically appended to the transmit data.

When transmission is started, the data in the TXS register is shifted out. When the TXS register becomes empty as a result, a transmission end interrupt (INTST) occurs.

Transmission is aborted unless the data to be transmitted next is written to the TXS register.

(2) Writing transmit data to TXS register


When transmission has been completed once, the communication rate drops, unless the next transmit data is immediately written to the TXS register.

To write transmit data to the TXS register, use of the block transfer mode (BLKTRS) of the macro service is recommended, because the macro service is started as soon as the transmission end interrupt (INTST) occurs, regardless of the priority, thus improving the communication rate.

- Cautions 1. Usually, a transmission end interrupt (INTST) occurs when the transmit shift register (TXS) becomes empty. However, a transmission end interrupt does not occur even if the transmit shift register becomes empty because of RESET input.
 - 2. Data written to the TXS register while transmission is in progress and before INTST occurs is invalid.

Figure 9-9. Asynchronous Serial Interface Transmission End Interrupt Timing

Phase-out/Discontinued



Caution Usually, a transmission end interrupt (INTST) occurs when the transmit shift register (TXS) becomes empty. However, a transmission end interrupt does not occur even if the transmit shift register becomes empty because of RESET input.

233

9.6 Receiving Data

When reception is enabled, sampling of the RxD pin is started. When a start bit is detected, data reception begins. Each time one frame of data has been received, a reception end interrupt (INTSR) occurs. Usually, this interrupt transfers the receive data from the receive buffer (RXB) to memory.

(1) Receiving data


Reception is enabled by setting the RXE bit of the asynchronous serial interface mode register (ASIM) to 1. When reception is enabled, the RxD pin input is sampled with the serial clock specified by the ASIM register. When the RxD pin goes low, the 1/16 counter starts counting. When it counts eight times, a start timing signal for data sampling is output. If the RxD pin is found to be low as a result of sampling the pin again with this start timing signal, the low level is recognized as a start bit. The 1/16 counter is then initialized, counting started and the data sampled. When character data, parity bit, and 1 stop bit are detected after the start bit, reception of one frame of data is completed.

When one frame of data has been received, the data in the receive shift register is transferred to the receive buffer (RXB), and the reception end interrupt (INTSR) occurs.

Even if an error occurs, the receive data that has caused the error is transferred to the receive buffer (RXB), and the reception end interrupt (INTSR) and reception error interrupt (INTSER) occur simultaneously.

If the RXE bit is reset to 0 during reception, reception is stopped immediately. At this time, the contents of the receive buffer (RXB) and the asynchronous serial interface status register (ASIS) remain unchanged, and the reception end interrupt (INTSR) and reception error interrupt (INTSER) do not occur.

Figure 9-10. Asynchronous Serial Interface Reception End Interrupt Timing



Remark INTSR ... vector table address: 001EH macro service control word address: FE1EH




Figure 9-11. Setting of ASIM Register (reception enabled)

Caution Bit 7 of the ASIM register is fixed to "1" by hardware. Even if "0" is written, it remains "1". Also, bit 1 is fixed to "0" by hardware. Even if "1" is written, it remains "0".

Remark fclk: internal system clock

(2) Transferring receive buffer (RXB) contents to memory

An overrun error occurs unless the contents of the receive buffer (RXB) are read before the next data is received. To transfer the receive data to memory, use of the block transfer mode (BLKTRS) of the macro service is recommended, because the macro service is started as soon as the reception end interrupt (INTSR) occurs, regardless of the priority, so that the contents of the receive buffer (RXB) can always be transferred before the next data is received.

Caution Be sure to read the receive buffer (RXB) even if a reception error has occurred. Otherwise, an overrun error occurs when the next data is received, and the reception error status persists.



9.7 Transmitting/Receiving Data Using Macro Service

When transmitting data using a macro service, a vectored interrupt request is issued twice. However, during reception, a vectored interrupt request is issued only once.

• Transmitting/receiving data using a macro service

Data transmission is begun by writing data to the transmit shift register (TXS). If this is performed with a macro service, data is written to TXS and transmitted only the specified number of times. After the end of transmission, a transmission end interrupt (INTST) is issued, and the next data writing macro service is executed. When the last data is written to TXS, the macro service terminates (MSC = 0), and a vectored interrupt request is issued (see **Figure 9-12**, <1>).


Then, when data transmission is terminated (transmission of 1 frame is completed), INTST is newly issued and a vectored interrupt request is issued again (see **Figure 9-12**, <2>).

Therefore, when activating a macro service with INTST as described above, a vectored interrupt may be issued twice by the same vectored interrupt request (in this case, INTST).

On the other hand, during reception, a vectored interrupt request is never issued twice the way it is during transmission. In the case of reception, the reception end interrupt (INTSR) issued when reception is terminated causes execution of the macro service transferring the received data to memory, and therefore, a vectored interrupt request is issued only once upon termination of the macro service.

Figure 9-12. UART Transmitting/Receiving Using Macro Service

(a) Transmitting



237



9.8 If Reception Error Occurs

If a reception error occurs, the nature of the error can be identified by reading the asynchronous serial interface status register (ASIS).

• There are three types of reception errors.

Three types of errors can occur during reception: parity error, framing error, and overrun error. If an error is detected during reception, the error flag in the ASIS register is set. At the same time, the reception error interrupt (INTSER) occurs. Table 9-2 lists the causes of the errors.


Which error has occurred during reception can be checked by reading the contents of the ASIS register during reception error interrupt processing (INTSER) (refer to **Figure 9-14**).

The contents of the ASIS register are reset to 0 when the contents of the receive buffer (RXB) are read or when the next data is received (if an error occurs in the next data, the corresponding error flag is set).

Reception Error	Cause
Parity error	Parity specified during transmission does not match parity of receive data
Framing error	Stop bit is not detected
Overrun error	Next data is received before data is read from receive buffer

Table 9-2. Causes of Reception Errors

Figure 9-13. Reception Error Timing



2. INTSER ... vector table address: 001CH

macro service control word address: FE1CH




Figure 9-14. Format of Asynchronous Serial Interface Status Register

Cautions 1. The contents of the ASIS register are reset (0) when the receive buffer (RXB) is read or when the next data is received. To identify the nature of the error, be sure to read the ASIS register before reading the receive buffer (RXB).

If the received data is transferred to memory using a macro service, the receive buffer (RXB) is read during the reception of serial data, and therefore the ASIS register is reset (0). Thus, it is not possible to know more than the fact that an error has occurred. Be sure to check if there is no problem concerning this point before using the register. An error can be detected when the reception error interrupt request flag (SERIF) is set (1) or by acknowledgment of a reception error interrupt (INTSER).

- 2. Be sure to read the receive buffer (RXB) even if a reception error has occurred. Otherwise, an overrun error occurs when the next data is received, and the reception error status persists.
- 3. Bits 7 to 3 of the ASIS register are fixed to "0" by hardware. Even if "1" is written, they remain "0".







CHAPTER 10 CLOCKED SERIAL INTERFACE

The μPD78362A is provided with two clocked serial interface operation mode: three-wire serial I/O mode and serial bus interface (SBI) mode. Therefore, the microcontroller can be flexibly used for various applications. The clocked serial interface is independent of the asynchronous serial interface.



10.1 Clocked Serial Interface Configuration

The clocked serial interface is controlled by the clocked serial interface mode register (CSIM) and serial bus interface control register (SBIC). The transmit/receive data can be read from or written to the SIO register.

(1) Clocked serial interface mode register (CSIM)

The CSIM register is an 8-bit register that specifies the operation of the clocked serial interface. This register can be read or written by an 8-bit manipulation instruction or a bit manipulation instruction. It is initialized to 00H when the RESET signal is input.

(2) Serial bus interface control register (SBIC)

This is an 8-bit register consisting of bits that control the status of the serial bus, and bits that indicate the various statuses of the data input from the serial bus. It can be used only in the SBI mode and cannot be manipulated in the three-wire serial I/O mode.

To manipulate this register, an 8-bit manipulation or a bit manipulation instruction is used. Some bits of this register can be read/written, and some are read-only or write-only bits. If a write-only bit is read, "0" is read. The contents of the SBIC register are initialized to 00H when the RESET signal is input.

The detection flags ACKD, CMDD, and RELD are cleared when transmission/reception is disabled (by clearing both the CTXE and CRXE bits of the CSIM register to 0).

(3) Shift register (SIO)

The shift register (SIO) is an 8-bit register that converts serial data to parallel data, or vice versa, and is used for both transmission and reception.

Data is shifted in (during reception) or out (during transmission) from the MSB or LSB. Actual transmission/reception is controlled by reading or writing data from or to the SIO register. This register can be read or written by an 8-bit manipulation instruction. Its contents are undefined when the RESET signal is input.

(4) SO latch

The SO latch holds the output level of the SO/SB0 pin. It can be directly controlled by software in the serial bus interface (SBI) mode.

(5) Serial clock selector

This selects the serial clock to be used.

(6) Serial clock control circuit

This circuit controls supply of the serial clock to the shift register. It also controls the clock to be output to the \overline{SCK} pin when the internal clock is used.

Phase-out/Discontinued

(7) Serial clock counter

This counter counts the serial clock output or input during transmission/reception, and checks whether 8-bit data has been transmitted or received.

(8) Interrupt signal generation control circuit

This circuit controls whether an interrupt request is generated when eight serial clocks are counted by the serial clock counter. The interrupt request is generated in the three-wire serial I/O mode when the serial clock counter has counted eight clocks, and when a given condition is satisfied in the SBI mode.

(9) Busy/acknowledge detection circuit and bus release/command/acknowledge detection circuit

These circuits output and detect various control signals in the SBI mode and do not operate in the three-wire serial I/O mode.




Figure 10-1. Block Diagram of Clocked Serial Interface



10.2 Setting Pins for Serial Communication

Since the SO/SB0, SI/SB1, and SCK pins are multiplexed with general-purpose port pins, they must be set in the control mode before communication is executed.

(1) Setting pins for serial communication

The clocked serial interface uses the SO/SB0, SI/SB1, and SCK pins. These pins, however, are multiplexed with P32, P33, and P34 of a general-purpose port, respectively. Therefore, they must be set in the control mode by using the port 3 mode control register (PMC3) before starting communication.

Symbol	7	6	5	4	3	2	1	0	Ad	ldress	When reset	R/W
PMC3	×	×	×	PMC34	PMC33	PMC32	PMC31	PMC30	FF	F43H	×××0 0000B	R/W
									-			
									PMC30		Specifies control	ol mode of P30 pin
									0	I/O por	t mode	
									1	TxD ou	utput mode	
									PMC31		Specifies contro	ol mode of P31 pin
									0	I/O por	t mode	
									1	RxD in	put mode	
									PMC32		Specifies contro	ol mode of P32 pin
									0	I/O por	t mode	
									1	SB0 I/0	O mode/SO outp	ut mode
									PMC33		Specifies contro	ol mode of P33 pin
									0	I/O por	t mode	
									1	SB1 I/0	O mode/SI input	mode
									PMC34		Specifies contro	ol mode of P34 pin
									0	I/O por	t mode	
									1	SCK I/	O mode	

Figure 10-2. Format of Port 3 Mode Control Register

 $\textbf{Remark} \hspace{0.1in} \times: \hspace{0.1in} \text{don't care}$

(2) Reading pin level

When port 3 (P3) is set in the control mode by the port 3 mode control register (PMC3), the following statuses can be read when an instruction that reads port 3 (P3) is executed:

Phase-out/Discontinued

(a) When the corresponding bit of the port 3 mode register (PM3) is set to 1


• Each pin level can be read.

(b) When the corresponding bit of the port 3 mode register (PM3) is reset to 0

• The level of an internal signal is read.

By reading the pin level, contention of the serial bus can be checked.

The level of each pin does not change even if data is written to port 3 (P3) (the data is written to the output buffer of port 3).





Remark ×: don't care



10.3 Baud Rate Setting

The output of the baud rate generator, internal clocks fcLk/8, and fcLk/32, or external clock can be selected as the serial clock. When the baud rate generator output is selected, communication can be carried out at a specified baud rate, regardless of the operating frequency.

(1) Baud rate = serial clock

The clocked serial interface samples the receive data at the rising edge of the serial clock. Therefore, the serial clock serves as the baud rate as is.

(2) Selecting serial clock

The serial clock is selected by the CLS1 and CLS0 bits of the clocked serial interface mode register (CSIM). When the external clock is selected, the $\overline{\text{SCK}}$ pin is used as an input pin, through which the serial clock is input from the device with which the μ PD78362A communicates.

If $f_{CLK}/8$ is selected when the internal system clock is 16 MHz, the communication rate is 2 Mbps. When $f_{CLK}/32$ is selected, the communication rate is 500 Kbps.

Remark The baud rate generator is shared with the asynchronous serial interface (refer to **9.4 Baud Rate Setting**).




Figure 10-4. Setting of CSIM Register (serial clock)

Remark fclk: internal system clock

Caution Selection of the serial clock is made asynchronously with the serial clock. Therefore, if the serial clock is changed during communication, a serial clock with an undefined width may be output. Do not change the serial clock during communication.



10.3.1 Baud rate generator configuration

The baud rate generator is controlled by the baud rate generator control register (BRGC) and 8-bit compare register (BRG).

The baud rate generator is configured as shown in Figure 10-5.

(1) Baud rate generator control register (BRGC)

This 8-bit register is used to select the count clock for the 8-bit timer (TMBRG) and control operation of the baud rate generator.

It can be read or written by an 8-bit manipulation instruction or a bit manipulation instruction.

The contents of this register are initialized to 00H when the RESET signal is input.

The format of the BRGC register is shown in Figure 10-6.

(2) Prescaler

The prescaler divides the internal clock (fcLk/2) according to the setting of the BRGC register and generates count clocks.

(3) 8-bit timer (TMBRG)

This 8-bit timer counts the count clocks generated by the prescaler.

When a coincidence signal is generated by the 8-bit compare register (BRG), the timer is cleared to 0 by the next count clock.

This timer is started or stopped by the BRGC register.

TMBRG cannot be handled directly from the CPU.

(4) 8-bit baud rate generator compare register (BRG)

This register always compares its value with the contents of the 8-bit timer (TMBRG). When the value written to the register coincides with the value of the timer, the register generates a coincidence signal, which clears the timer to 0.

A signal obtained by dividing this coincidence signal by two is output by the baud rate generator. This register can be read or written by an 8-bit manipulation instruction.

Its contents are undefined when the $\overline{\text{RESET}}$ signal is input.




Figure 10-5. Block Diagram of Baud Rate Generator



10.3.2 Specific baud rate setting

A specified serial clock can be generated by setting the baud rate generator control register (BRGC) and 8-bit compare register (BRG).

(1) Baud rate = serial clock

The clocked serial interface samples the receive data at the rising edge of the serial clock. Therefore, the serial clock serves as the baud rate as is.

(2) Setting a desired baud rate

The baud rate can be calculated by the following expression. Set the value of the BRG register and the count clock of the 8-bit timer (TMBRG) so that the desired baud rate can be obtained, then start baud rate generator operation.

Calculating baud rate

Baud rate (bps) =
$$\frac{f_{CLK}}{2^n} \times \frac{1}{(m+1)} \times \frac{1}{2} \times \frac{1}{2}$$

where,

fclk: internal system clock (external oscillation frequency fxx \times 2)

m : set value of BRG register

n : value corresponding to set value of BRGC register, prescaler value

Symbol 7 6 5 4 3 2 1 0 Address When reset R/W BRGC 0 0 CEB0 0 PRMB1 PRMB0 FF84H R/W 0 0 00H PRMB1 PRMB0 Count clock to TMBRG 0 0 fclk/2 (n = 0) 0 1 fclk/4 (n = 1) (n = 2) 1 0 fclk/8 1 1 fclk16 (n = 3)CEB0 Controls operation of baud rate generator 0 Clears and stops counting Enables counting 1

Figure 10-6. Format of Baud Rate Generator Control Register

Remarks 1. fcLK: internal system clock

2. n in the PRMB1 and PRMB0 descriptions indicates the set values of bits 1 and 0 of the BRGC register, which are used to calculate the baud rate.



10.4 Two Operation Modes of Clocked Serial Interface

The three-wire serial I/O mode is effective for communicating with a device containing a conventional clocked serial interface.

The SBI mode is NEC's original communication mode which enables the μ PD78362A to communicate with two or more devices by using two signal lines.


The clocked serial interface of the μ PD78362A can operate in the following two modes:

(1) Three-wire serial I/O mode

In this mode, three signal lines are used to transfer 8-bit data: serial clock (\overline{SCK}), serial input (SI), and serial output (SO) lines. This mode is effective for communicating with devices containing a conventional clocked serial interface, such as peripheral I/Os and display controllers.

To connect two or more devices, handshake lines are necessary.





(Three-wire serial I/O - Three-wire serial I/O)

(2) Serial bus interface mode (SBI mode)

In this mode, two signal lines, serial clock (SCK) and serial data bus (SB0 or SB1), are used to communicate with two or more devices.

Phase-out/Discontinued


This mode conforms to NEC's serial bus format.

In the SBI mode, an "address" which is used to select the target device to communicate, a "command" which gives a direction to the target device, and actual "data" can be output to the serial data bus.

Therefore, handshake lines, which are necessary for connecting two or more devices with the conventional clocked serial interface, are not necessary. Consequently, the I/O ports can be effectively used and software loads reduced.

In the SBI mode, the serial data bus pin (SB0 or SB1) serves as an open-drain output pin; therefore, the serial data bus line is wired-ORed. For this reason, a pull-up resistor must be connected to the serial data bus line.

Figure 10-8. Example of System Configuration of Serial Bus Interface (SBI)





10.5 Three-Wire Serial I/O Mode Setting

The three-wire serial I/O mode is set by the clocked serial interface mode register (CSIM). Since the MSB or LSB can be selected as the first bit for communication, communication can be established with various devices.

(1) Setting three-wire serial I/O mode

The three-wire serial I/O mode is set by using the MOD1 and MOD0 bits of the clocked serial interface mode register (CSIM) (refer to **Figure 10-10**). Because the MSB or LSB can be selected as the first bit, the μ PD78362A can communicate with various devices in this mode.

(2) Operation timing in three-wire serial I/O mode

In the three-wire serial I/O mode, data is transmitted or received in 8-bit units. Each bit of data is transmitted or received in synchronization with the serial clock, with the MSB or LSB first (specified by the CSIM register). The transmit data is output in synchronization with the falling edge of \overline{SCK} . The receive data is sampled at the rising edge of \overline{SCK} . In addition, interrupt request INTCSI occurs at the eighth rising edge of \overline{SCK} . When the internal clock is used as \overline{SCK} , output of \overline{SCK} is stopped at the eighth rising edge and \overline{SCK} remains high until transmission or reception of the next data is started.




Figure 10-9. Timing in Three-Wire Serial I/O Mode

Symbol (7)(6) (5) 4 3 2 0 Address When reset R/W 1 CSIM CTXE CRXE WUP MOD2 MOD1 MOD0 CLS1 CLS0 FF80H 00H R/W CLS1 CLS0 SCK pin Specifies serial clock 0 0 External clock Input 0 1 Baud rate generator/2 Internal clock Output 1 0 fclk/32 1 1 fci k/8 Operation MOD1 MOD0 First bit No. of pins Pins used mode 0 0 3-wire MSB SO/SB0, serial 3 SI/SB1, I/O mode SCK 0 1 LSB SO/SB0, (or SI/SB1), SCK 2 0 SBI mode MSB 1 Setting prohibited 1 1 MOD2 Specifies transmission/reception pin 0 Transmission/reception through SO/SB0 pin (SI/SB1 pin is in high-impedance state) Transmission/reception through SI/SB1 pin 1 (SO/SB0 pin is in high-impedance state) WUP Controls wakeup function 0 Generates interrupt request signal in all modes each time serial transfer is executed 1 Generates interrupt request signal only when address is received in SBI mode. Serial output pin is in high-impedance state CRXE Reception operation 0 Disabled (if serial clock is input, "0" is input to shift register) 1 Enabled СТХЕ Transmission operation Disabled (output buffer of SO/SB0 and SI/SB1 pins 0

Figure 10-10. Setting of CSIM Register (three-wire serial I/O mode)

Remarks 1. fclk: internal system clock

2. The setting of the MOD2 bit is valid only in the SBI mode. This setting is invalid in the 3-wire serial I/O mode.

1

Enabled

is in high-impedance state)



10.5.1 Transmission in three-wire serial I/O mode

When data is written to the SIO register after transmission is enabled by the clocked serial interface mode register (CSIM), transmission is started.

(1) Starting transmission

To start transmission, set the CTXE bit of the clocked serial interface mode register (CSIM) (reset the CRXE bit to "0"), and write the transmit data to the shift register (SIO). The block transfer mode (BLKTRS) of the macro service is useful for writing the transmit data to the SIO register.

When the CTXE bit is reset to 0, the SO pin enters the output high-impedance state.

(2) Transmitting data in synchronization with serial clock


(a) When internal clock is selected as serial clock

When transmission is started, the serial clock is output from the \overline{SCK} pin, and data is sequentially output from SIO to the SO pin in synchronization with the falling edge of the serial clock.

(b) When external clock is selected as serial clock

When transmission is started, data is sequentially output from SIO to the SO pin in synchronization with the falling edge of the serial clock input to the \overline{SCK} pin immediately after transmission has been started. When transmission is not started, shift operation is not performed even if the serial clock is input to the \overline{SCK} pin, and the output level of the SO pin remains unchanged.





Symbol	$\overline{\mathcal{O}}$	6	5	4	3	2	1	0	1	Address	When r	eset	R/W	
CSIM	CTXE	CRXE	WUP	MOE	D2 MOD1	MOD0	CLS1	CLS0]	FF80H	00H	1	R/W	
									-					
									CLS1	CLS0	Spec	ifies seria	al clock	SCK pin
									0	0	External c	lock		Input
									0	1	Internal cl	ook	Baud rate generator/2	
									1	0	internal ci	UCK	fclк/32	- Output
									1	1			fс∟к/8	
									MOD1	I MOD0	Operation mode	First bit	No. of pins	Pins used
									0	0	3-wire serial	MSB	- 3	SO/SB0, SI/SB1,
									0	1	I/O mode	LSB		SCK
									1	0	SBI mode	MSB	2	SO/SB0, (or SI/SB1), SCK
									1	1	Setting pro	hibited		
										-				
				L					MOD2	2	Specifies tra	in		
									0		mission/rec 31 pin is in l) pin		
									1		mission/rec SB0 pin is in			
										-				
									WUP		Contro	ls wakeu	p function	
									0		rates interru time serial t		at signal in all executed	modes
									1	addre	ss is receiv	ed in SBI	t signal only mode. impedance st	
									CRXE		Rec	eption op	eration]
									0		led (if serial		nput, " 0 " is i	nput to shift
									1	Enabl				
									OTVE		Teore	minoion	porotica]
									CTXE	Disab	led (output		SO/SB0 and S	SI/SB1 pins
									1	is in h Enabl	igh-impeda ed	nce state)		
										1				

Figure 10-12. Setting of CSIM Register (transmission enabled)





10.5.2 Reception in three-wire serial I/O mode

When reception is enabled by the clocked serial interface mode register (CSIM) (when CTXE = 0) or when the contents of the SIO register are read with reception enabled, reception is started.

(1) Starting reception

Reception can be started in the following two ways:

- <1> By changing the CRXE bit from 0 (reception disable state) to 1 (reception enable state) when the CTXE bit of the CSIM register is 0; or
- <2> By reading receive data from the shift register (SIO) when the CRXE bit of the CSIM register is 1 (reception enable state).

The block transfer mode of the macro service (BLKTRS) is useful for reading receive data from the shift register (SIO). Reception is not started even when "1" is written to the CRXE bit of the CSIM register which has already been set to 1. Reception is not started when CTXE bit is "1", even if the CRXE bit setting is set to 1 from 0.


(2) Receiving data in synchronization with serial clock


(a) When internal clock is selected as serial clock

When reception is started, the serial clock is output from the SCK pin, and the data of the SI pin is sequentially loaded to SIO in synchronization with the rising edge of the serial clock.

(b) When external clock is selected as serial clock

When reception is started, the data of the SI pin is sequentially loaded to SIO in synchronization with the rising edge of the serial clock input to the \overline{SCK} pin immediately after reception has been started. If reception is not started, shift operation is not performed even if the serial clock is input to the \overline{SCK} pin.








Figure 10-14. Setting of CSIM Register (reception enabled)

Remark fclk: internal system clock



10.5.3 Transmission/reception in three-wire serial I/O mode

When both transmission and reception are enabled by the clocked serial interface mode register (CSIM), transmission and reception can be performed simultaneously.

(1) Starting transmission/reception

Transmission and reception can be performed simultaneously when both the CTXE and CRXE bits of the clocked serial interface mode register (CSIM) are set to 1 (transmission/reception operation).

Transmission/reception can be started by writing transmit data to the shift register (SIO) when both the CTXE and CRXE bits of the CSIM register are 1 (transmission/reception enabled).

Transmission/reception operation is not started even if "1" is written to the CRXE bit of the CSIM register which has already been set to 1.

(2) Transmitting/receiving data in synchronization with serial clock

(a) When internal clock is selected as serial clock

When transmission/reception is started, the serial clock is output from the \overline{SCK} pin, and data is sequentially output from SIO to the SO pin in synchronization with the falling edge of the serial clock. In addition, the data of the SI pin is sequentially loaded to SIO in synchronization with the rising edge of the serial clock.

(b) When external clock is selected as serial clock

When transmission/reception is started, data is sequentially output from SIO to the SO pin in synchronization with the falling edge of the serial clock input to the \overline{SCK} pin immediately after transmission/ reception has been started. The data of the SI pin is sequentially loaded to SIO in synchronization with the rising edge of the serial clock. When transmission/reception is not started, shift operation is not performed even if the serial clock is input to the \overline{SCK} pin, and the output level of the SO pin remains unchanged.




Figure 10-15. Timing in Three-Wire Serial I/O Mode (transmission/reception)

Remark INTCSI ... vector table address: 0022H macro service control word address: FE22H

Figure 10-16. Setting of CSIM Register (transmission/reception enabled)

Symbol	7	6	(5)	4	3	2	1	0		Address	When r	eset	R/W	
CSIM	CTXE	CRXE	WU	р МО	D2 MOD1	MOD0	CLS1	CLS0]	FF80H	00H	ł	R/W	
									-					
									CLS	CLS0	Spec	ifies seria	l clock	SCK pin
									0	0	External cl	ock		Input
									0	1		!-	Baud rate generator/2	
									1	0	Internal clo	JCK	fclк/32	- Output
									1	1			fс∟к/8	
									MOD	1 MOD0	Operation mode	First bit	No. of pins	Pins used
									0	0	3-wire serial I/O mode	MSB LSB	- 3	SO/SB0, SI/SB1, SCK
									1	0	SBI mode	MSB	2	SO/SB0, (or SI/SB1), SCK
									1	1	Setting pro	hibited		
				L					MOD		•		n/reception pi	
									0				ough SO/SB0 dance state)) pin
									1				ough SI/SB1 edance state)	
										-				
			L						WUF	,	Contro	ls wakeup	function	
									0		rates interru time serial t		t signal in all executed	modes
									1	addre	ss is receive	ed in SBI i	t signal only w mode. mpedance st	
									CRXI	=	Rec	eption ope	eration	
									0		led (if serial		nput, " 0 " is ir	nput to shift
									1	Enabl				
										·				
									СТХЕ	=	Trans	mission o	peration	
									0		led (output l igh-impeda		O/SB0 and S	SI/SB1 pins
									1	Enabl	ed			





10.5.4 Corrective action in case shift operation is not synchronized

If the shift operation is not synchronized with the serial clock, synchronization is restored by disabling both transmission and reception.

• Corrective action if shift operation is not synchronized with serial clock

When the external clock is selected as the serial clock, the number of serial clocks may not correctly match the shift operation due to noise. In this case, disable both transmission and reception (by resetting the CTXE and CRXE bits to 0). This initializes the serial clock counter, so that when transmission or reception is enabled the next time, the serial clock input first is treated as the first clock, which is used to restore synchronization between the shift operation and the serial clock.




10.6 SBI Mode Setting

The SBI mode is effective for reducing the number of ports used and lowering software loads because a serial bus can be configured with two signal lines, \overline{SCK} and SB0 (SB1).

· Setting SBI mode

The SBI mode is set by the MOD2, MOD1, and MOD0 bits of the clocked serial interface mode register (CSIM). Since SB0 or SB1 can be selected as a serial data I/O pin, two serial buses can be configured.





- Cautions 1. In the SBI mode, the serial data bus pin (SB0 or SB1) serves as an open-drain output pin. Therefore, the serial data bus line is wired-ORed. For this reason, a pull-up resistor must be connected to the serial data bus line.
 - 2. To exchange a master with a slave, switching between the input and output modes of SCK is asynchronously performed by the master and slave. Therefore, a pull-up resistor must also be connected to SCK.




Figure 10-18. Setting of CSIM Register (SBI mode)

Remarks 1. fcLK: internal system clock

2. The setting of the MOD2 bit is valid only in the SBI mode. This setting is invalid in the 3-wire serial I/O mode.



10.6.1 SBI data format

SBI defines various control signals by using a combination of two signal lines: serial clock SCK and serial data bus SB0 (or SB1).

(1) Control signals used with SBI

SBI defines the following eight signals by using a combination of two signal lines, SCK and SB0 (or SB1):

<1> Bus release signal (REL)

This signal is output by the master to inform a slave that the master is to transmit an address to the slave. The slave is provided with hardware that detects the bus release signal.




Figure 10-19. Bus Release Signal

When the SCK line is high and the SB0 (or SB1) line changes from low to high, SBI recognizes the signal as the bus release signal. Therefore, if the bus change timing becomes off due to the influence of the board capacitance, etc., data signals during data transmission may incorrectly be interpreted as bus release signals.

<2> Command signal (CMD)

This signal is output by the master to inform a slave that the master is to transmit an address or command. The slave is provided with hardware that detects the command.





Figure 10-20. Command Signal

<3> Address

This 8-bit data follows the bus release and command signals. It is output by the master to select a slave. The slave compares the address it has received with its own address through software. If the two addresses coincide, the slave performs processing necessary for establishing communication.


Phase-out/Discontinued



<4> Command

This 8-bit data is output by the master after the command signal. In this case, the bus release signal is not output. How a command is used can be determined arbitrarily.


Figure 10-22. Command



<5> Data

This 8-bit data is output by the master without the bus release and command signals.

Figure 10-23. Data




<6> Acknowledge signal (ACK)

This signal is used to acknowledge reception of data transmitted between the transmission and reception sides. The master is provided with hardware that detects the acknowledge signal. If the acknowledge signal is not returned, reception is judged not to have been correctly carried out.

Phase-out/Discontinued

Figure 10-24. Acknowledge Signal




<7> Busy signal (BUSY)

This signal is output by a slave to indicate that the slave is preparing for data transmission or reception. The master continues outputting the serial clock while the slave is outputting the busy signal, and cannot start the next transmission.

<8> Ready signal (READY)

This signal is output by a slave to inform the master that the slave is now ready for transmitting or receiving data.







(2) Configuration of one data frame of SBI

One data frame of the serial data of SBI is configured as follows:

(REL) + (CMD) + 8-bit data + $\overline{ACK} + (\overline{BUSY})$



Table 10-1. Signals in SBI Mode (1/2)

Signal Name	Output Device	Definition	Timing Chart	Output Condition	Influence on Flag	Meaning of Signal
Bus release signal (REL)	Master	Rising edge of SB0 when SCK = 1	SB0	Setting of RELT	Sets RELD Clears CMDD	End of series of transfer to selected slave
Command signal (CMD)	Master	Falling edge of SB0 when SCK = 1	SCK "H" SB0	Setting of CMDT	Sets CMDD	i) Address is transmitted after output of RELii) REL not output. Command is transmitted
Acknowledge signal (ACK)	Slave	Low-level signal output to SB0 during 1-clock period of SCK after serial clock is received	(Sync busy output)	ACKE = 1 Setting of ACKT	Sets ACKD	End of reception
Busy signal (BUSY)	Slave	[Sync busy signal] Low-level signal output to SB0 following acknowledge signal	SB0 D0 READY	• BSYE = 1	_	Serial reception disabled during processing
Ready signal (READY)	Slave	High-level signal output to SB0 before start or after end of serial transfer		 BSYE = 0 Execution of data write instruction to SIO (transfer start command) 	_	Serial reception enabled

Signal Name	Output Device	Definition	Timing Chart	Output Condition	Influence on Flag	Meaning of Signal
Serial clock (SCK)	Master	Sync clock to output ad- dress, command, data, ACK, and sync BUSY. Address, command, or data is trans- ferred when first eight clocks are output.		Execution of in- struction to write data to SIO when CTXE = 1 (serial transfer start command) ^{Note 3}	Setting of CSIIF ^{Note 1} (rising edge of 8th clock) Note 2	Timing of signal output to serial data bus
Address (A0-A7)	Master	8-bit data transferred in synchronization with SCK after output of REL and CMD signals.		-	Note 2	Address of slave device on serial bus
Command (D0-D7)	Master	8-bit data transferred in synchronization with SCK after output of only CMD signal. REL signal is not output.	<u>SCк</u> <u>1</u> 12 ¹ ⁷ 7_8 SB0 <u>7</u> 2 <u>7</u> <u>7</u> <u>7</u> СMD		None	Command message to slave device
Data (D0-D7)	Master/ slave	8-bit data transferred in synchronization with $\overline{\text{SCK}}$. Both REL and CMD signals are not output.	<u>вск</u> <u>1</u> 12 ⁷⁷ 7_8 sbo <u>XXX</u>		None	Actual data processed by slave or master

Notes 1. An interrupt request flag corresponding to serial transmission/reception interrupt (INTCSI).

2. CSIIF is always set at the rising edge of the eighth clock of \overline{SCK} when WUP = 0.

CSIIF is set only when an address is received when WUP = 1.

3. In **BUSY** status, transfer is not started until READY status is set.



10.6.2 Controlling and detecting status of serial bus

The status of the serial bus can be controlled and detected by using the serial bus interface control register (SBIC).

• Controlling and detecting status of serial bus

SBI has a serial bus interface control register (SBIC) that detects and controls the status of the serial bus. The SBIC register is an 8-bit register consisting of bits that control the status of the serial bus, and flags that indicate various statuses of the data input from the serial bus.

This register can be read or written by an 8-bit manipulation instruction or a bit manipulation instruction. However, some bits are read-only or write-only. If a write-only bit is read, "0" is read.

The contents of the SBIC register are initialized to 00H when the RESET signal is input.

Figure 10-26 shows the format of the SBIC register.

The operations of the respective bits are illustrated in Figures 10-27 through 10-31.

Note that, throughout this section, SB0 is used as the serial data I/O pin. Operation is exactly the same even when SB1 is selected.

Symbol	$\overline{\mathcal{O}}$	6	(5)	4	3	2	1	0	ŀ	Address	When reset
SBIC	BSYE	ACKD	ACKE	ACKT	CMDD	RELD	CMDT	RELT	-	FF82H	00H
									RELT W	Controls	s trigger output of bus release signal (REL) ot output
									1	Outputs	
									CMDT W	- Control	s trigger output of command signal (CMD)
									0	Does no	ot output
									1	Outputs	
									<u> </u>	ouputo	
									RELD		Detects bus release signal (REL)
									0	Does no	t dataat
									1		(serial bus goes high while SCK is high)
										Delecis	(senar bus goes high while SCK is high)
										<u> </u>	
									R		Detects command signal (CMD)
									0	Does no	ot detect
									1	Detects	(serial bus goes low while \overline{SCK} is high)
									ACKT	- Controls	trigger output of acknowledge signal (\overline{ACK})
									0	Does no	ot output
									1	Outputs	
									ACKE R/W	Control (ACK)	s automatic output of acknowledge signal
									0	Disables	S
									1	Enables	
									ACKD R)	Detects acknowledge signal (ACK)
									0	Does no	ot detect
									1	Detects	
									<u> </u>	•	
									BSYE	Controls signal (s automatic output of synchronization busy
									R/W		
									0	Disables	
									1	Enables	

Figure 10-26. Format of Serial Bus Interface Control Register

Remark R/W: read/write

R : read only

W : write only






Figure 10-27. Operations of RELT, CMDT, RELD, and CMDD

Caution Do not manipulate the RELT and CMDT bits during transmission or reception.


Figure 10-28. Operation of ACKT








a. When ACKE = 1 during transfer




b. When ACKE is set immediately after end of transfer



ACKE = 1 at falling edge of next \overline{SCK}

c. When ACKE = 0 at end of transfer



d. When period of ACKE = 1 is short






Figure 10-30. Operation of ACKD


a. When $\overline{\text{ACK}}$ signal is output at 9th clock of $\overline{\text{SCK}}$




b. When \overline{ACK} signal is output after 9th clock of \overline{SCK}



c. Clearing timing when transfer start command is issued during BUSY







10.6.3 Communicating with SBI

Transmit data is written to the shift register (SIO) and transmission/reception is performed after the serial bus has been controlled by the serial bus interface control register (SBIC).

Although the SB0 pin is used in the following description, operation is exactly the same even when the SB1 pin is selected.

(1) Starting transmission

When the transmit data is written to the shift register (SIO) with the CTXE bit of the clocked serial interface mode register (CSIM) set to 1, transmission is started.

The contents of the SIO register are shifted in synchronization with the falling edge of the serial clock (SCK), and output from the SB0 pin with the MSB first. After the transmit data has been transmitted, "0" is written to the SIO register, and interrupt request INTCSI occurs.

(2) Starting reception

Reception can be started in the following two ways:

- <1> By setting the CRXE bit of the CSIM register from 0 to 1, thereby enabling reception when CTXE bit is "0"
- <2> By reading the receive data from the SIO register when the CRXE bit of the CSIM register is set to 1 to enable reception

Reception is not started even if "1" is written to the CRXE bit of the CSIM register which has already been set to "1". Reception is not started when CTXE bit is "1", even if the CRXE bit setting is set to 1 from 0. The 8-bit data input to the SB0 pin is latched to the SIO register with the MSB first, at the rising edge of the serial clock (SCK), and interrupt request INTCSI occurs. When using the wakeup function, interrupt request INTCSI is generated only when an address is received.

(3) Starting transmission/reception

Transmission/reception is started when the transmit data is written to the SIO register with both the CTXE and CRXE bits of the CSIM register set to "1".

The data on the serial bus is input to the SIO register as is. By comparing the transmit data written to the SIO register with the data input from the serial bus, bus contention can be checked.

Remark INTCSI ... vector table address: 0022H

macro service control word address: FE22H

Caution Be sure to specify a pin and serial clock before setting the CTXE and CRXE bits in the SBI mode.




Figure 10-32. Setting of CSIM Register (transmission/reception enabled)

Remark fclk: internal system clock





Figure 10-33. Address Transfer from Master Device to Slave Device





Master device processing (transmission side)





Figure 10-35. Data Transfer from Master Device to Slave Device

Figure 10-36. Data Transfer from Slave Device to Master Device





10.6.4 Operation only when address is received

The processing efficiency of the slave CPU can be enhanced by using the wake-up function that is effected only when an address is received.

• Processing efficiency of slave CPU is enhanced by wake-up function


In the SBI mode, a wake-up function that generates interrupt request INTCSI only when an address has been received can be used.

When the serial interface is configured as shown in Figure 10-37, and when data is transmitted/received with a certain slave CPU, the other slave CPUs can operate independently of serial communication. If the wake-up function is not used, the interrupt occurs each time data is received, and therefore, all the slave CPUs are influenced each time serial communication is executed. The wake-up function can therefore be used to enhance the efficiency of the slave CPUs.

When a slave CPU receives an address, it compares it with its own address during processing of the INTCSI interrupt that has occurred. If the two addresses coincide, the wake-up function is cleared, and the next data is received. If the addresses do not coincide, the wake-up status continues.

Remark INTCSI ... vector table address: 0022H macro service control word address: FE22H

Figure 10-37. Example of System Configuration of Serial Bus Interface (SBI)



Symbol	7	6	(5)	4	3	2	1	0	A	Address	When r	eset	R/W	
CSIM	CTXE	CRXE	WUP	MOD2	MOD1	MOD0	CLS1	CLS0]	FF80H	00H	ł	R/W	
						+			4					
									CLS1	CLS0	Spec	ifies seria	l clock	SCK pin
									0	0	External cl	ock		Input
									0	1			Baud rate generator/2	
									1	0	Internal clo	ock	fclк/32	Output
									1	1			fс∟к/8	
									MOD1	MOD0	Operation mode	First bit	No. of pins	Pins used
									0	0	3-wire serial I/O mode	MSB LSB	3	SO/SB0, SI/SB1, SCK
									1	0	SBI mode	MSB	2	SO/SB0, (or SI/SB1), SCK
									1	1	Setting pro	hibited	11	
														
									MOD2		-		n/reception pi	
									0				ough SO/SB0 dance state)) pin
									1				ough SI/SB1 edance state)	
									WUP		Contro	ls wakeup	function	
									0		rates interru time serial t		t signal in all executed	modes
									1	addre	ss is receive	ed in SBI i	t signal only v mode. mpedance st	
									CRXE	-		eption ope	put, " 0 " is ir	anut ta ahift
									0	regist		CIUCK IS II	iput, o is ii	
									1	Enabl	ed			
									СТХЕ		Trans	mission o	peration	
									0		led (output l igh-impeda		SO/SB0 and S	SI/SB1 pins
									1	Enabl	ed			

Figure 10-38. Setting of CSIM Register (wake-up function)

Remark fclk: internal system clock





CHAPTER 11 PWM SIGNAL OUTPUT FUNCTION

Phase-out/Discontinued

11.1 Configuration

The μ PD78362A has two PWM signal outputs of variable resolution of 8-/9-/10-/12-bit and one 16-bit resolution PWM signal output.

The 16-bit resolution PWM signal output, which is a multifunctional timer output (TO40), is described in CHAPTER

7 REAL-TIME PULSE UNIT. Chapter 11 describes PWM dedicated functions PWM0 and PWM1.

By externally connecting a low-pass filter, a PWM output can be used as a digital-to-analog conversion output. The PWM outputs are most suitable, for example, as a control signal for the actuator of a motor.

Figure 11-1 shows the block diagram of the PWM Unit. Table 11-1 lists PWM signal output repetition frequencies.




Figure 11-1. Block Diagram of PWM Unit

Remark n = 0, 1



Counter			Repetition	Frequency	
Bit Length	Count Clock	fclк = 1	2.5 MHz	fclк =	16.0 MHz
8 bits	fclk	48.83 kHz	20.48 μs	62.50 kHz	16.0 μs
	fclк/2	24.41 kHz	40.96 μs	31.25 kHz	32.0 μs
	fclк/4	12.21 kHz	81.92 μs	15.63 kHz	64.0 μs
	fclк/8	6.10 kHz	163.84 μs	7.81 kHz	128.0 μs
	fclк/16	3.05 kHz	327.68 μs	3.91 kHz	256.0 μs
9 bits	fclк	24.41 kHz	40.96 μs	31.25 kHz	32.0 μs
	fclк/2	12.21 kHz	81.92 μs	15.63 kHz	64.0 μs
	fclк/4	6.10 kHz	163.84 μs	7.81 kHz	128.0 μs
	fclк/8	3.05 kHz	327.68 μs	3.91 kHz	256.0 μs
	fclк/16	1.53 kHz	655.36 μs	1.95 kHz	512.0 μs
10 bits	fclk	12.21 kHz	81.92 μs	15.63 kHz	64.0 μs
	fclк/2	6.10 kHz	163.84 μs	7.81 kHz	128.0 μs
	fclк/4	3.05 kHz	327.68 μs	3.91 kHz	256.0 μs
	fclк/8	1.53 kHz	655.36 μs	1.95 kHz	512.0 μs
	fс∟к/16	763 Hz	1.31 ms	977 Hz	1.02 ms
12 bits	fclk	3.05 kHz	327.68 μs	3.91 kHz	256.0 μs
	fclк/2	1.53 kHz	655.36 μs	1.95 kHz	512.0 μs
	fclк/4	763 Hz	1.31 ms	977 Hz	1.02 ms
	fclк/8	381 Hz	2.62 ms	488 Hz	2.05 ms
	fclк/16	191 Hz	5.24 ms	244 Hz	4.1 ms

Table 11-1. PWM Signal Repetition Frequencies

Remark fclk: internal system clock

11.2 Control Register

11.2.1 PWM control registers (PWMC0, PWMC1)

The PWM control registers control PWM output. Figures 11-2 and 11-3 show the formats of the PWMC0 and PWMC1 registers.

When a RESET signal is input, the PWMC0 and PWMC1 registers are initialized to 00H.

Figure 11-2. Format of PWM Control Register 0

Symbol	\bigcirc	6	5	4	3	2	1	0	Addre	ss W	hen reset	R/W
PWMC0	PWME1	ALV1	PRM11	PRM10	PWME0	ALV0	PRM01	PRM00	FFA0	н	00H	R/W
•									1			
						<u> </u> 			PRMn1	PRMn0	Bit length of $(n = 0, 1)$	f counter and CMP register n
									0	0	8 bits	
									0	1	9 bits	
									1	0	10 bits	
									1	1	12 bits	
								•				
					<u> </u>				ALVn	Specifie (n = 0,		l of PWMn signal output
									0	Low lev	/el	
									1	High le	vel	
								-				
									PWMEn	Control $(n = 0,$		f PWMn signal output
									0	Stopped	(PWM output be	ecomes ALV and remains unchanged)
								ļ	1	Enable	d (PWM outp	ut changes)






Figure 11-3. Format of PWM Control Register 1

Cautions 1. To output PWM signal, be sure to set CNTE bit to 1.

- 2. The PWMC1 register is a control register common to PWM0 and PWM1.
- 3. Bits 4 to 7 of the PWMC1 register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".

Remark fclk: Internal system clock

11.2.2 PWM buffer registers (PWM0, PWM1)

The PWM0 and PWM1 registers are 12-bit registers that set the data for controlling the active signal width of PWM output. Data can be read from or written into the registers in byte or word units by an instruction.

When an overflow occurs in the counter for PWM output control, the contents of the PWM0 or PWM1 register are sent to compare register CMP0 or CMP1.

Comparison operation between the counter and the PWM0/PWM1 register is performed on bits 0-11 regardless of how the PRM00, 01/PRM10, 11 bits are specified. Therefore, if the bit length of the counter, CMP0/CMP1 register is specified as 10 bits or less, write "0" into the high-order bits.

When RESET is input, the PWM buffer register becomes undefined.

- Cautions 1. A byte access/bit access can be made to the low-order part of the PWM0/PWM1 register, but cannot be made to the high-order part.
 - 2. Bits 12 to 15 of the PWM0/PWM1 registers are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".

11.2.3 Compare registers (CMP0, CMP1)

The CMP0 and CMP1 compare registers are 12-bit registers used to detect coincidence between the values of the register and counter for PWM output control.

The registers cannot be directly manipulated by an instruction.

11.3 Operation

The PWM output function is used in the following procedure:


- The PWM output signal period is specified by bits PRM00, 01/PRM10, 11 of the PRMC0 register and bits PRC0-PRC2 of the PWMC1 register.
- Next, set the control data which has the same active width as that of the PWM output to the PWM0/PWM1 register.
- Next, set the CNTE bit of the PWMC1 register to 1.
- Finally, set the PWME0/PWME1 bit of the PWMC0 register to 1.

After these steps are completed, a PWM signal is output from port P04 or P05. The active signal width of PWM output can be changed by rewriting the contents of the PWM0 or PWM1 register.

The PWM output function sends the contents of the PWM0 or PWM1 register to the CMP0 or CMP1 register when the counter for PWM output control overflows. The PWM output signal goes inactive when the contents of the CMP0 or CMP1 register coincide with the value of the counter for PWM output control. The PWM output signal goes active when the counter for PWM output control overflows.

If PWME0 = 0/PWME1 = 0 is set and the PWM operation is halted, the PWM output reaches the inactive level immediately.

Figure 11-4. Operation of PWM Output Function (high-active setting) (1/2)




(1) Normal operation

Figure 11-4. Operation of PWM Output Function (high-active setting) (2/2)

(2) When PWM0/PWM1 = 00H

PWM output 0/1 "L"

(3) When PWM0/PWM1 = 0FH



Note 1 count clock width of PWM counter

CHAPTER 12 WATCHDOG TIMER

Phase-out/Discontinued

12.1 Configuration

The watchdog timer prevents crashes or deadlocks.


If no watchdog timer interrupt occurs, the program or system is running normally. Each module of a program must have an instruction to clear the watchdog timer and to start counting.

If the instruction to clear the watchdog timer is not executed within a specified time period, an overflow occurs in the watchdog timer and a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer can also be used to guarantee a time required for the oscillator to perform stable operation when the STOP mode is released (refer to **14.3.2 STOP mode**).

Figure 12-1 shows a block diagram of the watchdog timer.







12.2 Watchdog Timer Mode Register (WDM)

The watchdog timer mode (WDM) register is an 8-bit register which controls the operation of the watchdog timer.

Data can be written into the WDM register only by a special instruction. This prevents the contents of the WDM register from being rewritten accidentally if the program crashes. The specialized instruction is MOV WDM, #byte instruction, consisting of special codes (4 bytes). Data is written only when the op-codes of bytes 3 and 4 complement each other.

Unless the op-codes of bytes 3 and 4 complement each other, data is not written and an op-code trap interrupt occurs. The address of the instruction causing the trap is saved in the stack area. When an RETB instruction is executed, the program can be restarted from the address of the instruction causing the trap.

If the RETB instruction is executed before a hardware error or other cause of the op-code trap is eliminated, the program enters an infinite loop.

If the watchdog timer is started after a system reset signal (RESET) is entered, the contents of the WDM register cannot be rewritten. Only the system reset signal can stop the watchdog timer. The watchdog timer can be cleared at any time by a special instruction.

The contents of the WDM register can be read at any time by a data transfer instruction.

When a RESET signal is input, the WDM register is initialized to 00H.

Figure 12-2 shows the format of the WDM register.



Symbol	7	6	5	4	3	2	1	0	Addr	ess	When reset	R/W	
WDM	RUN	0	0	PRC	0	WDI2	WDI1	0	FFC	2H	00H	R/W	
·									•				
									WDI2	WDI1	Count	Overflow	time (ms)
									VVDI2	WDIT	clock	fclк = 12.5 MHz	fclк = 16.0 MHz
									0	0	fськ/2 ⁹	10.5	8.2
									0	1	fськ/2 ¹¹	41.9	32.8
									1	0	fськ/2 ¹³	167.8	131.1
									1	1	Setting prohib	bited	
									Remar	k folk	internal syster	n clock frequen	су
									PRC	Specif	ies priority of wa	atchdog timer inte	errupt request
									0	Watch	ndog timer inter	rupt < NMI inter	rupt request
									1	Watch	ndog timer inter	rupt > NMI inter	rupt request
									RUN	Speci	fies operation o	f watchdog time	er
									0	Stops	watchdog time	r	
									1	Clears	s and starts wat	tchdog timer	

Figure 12-2. Format of Watchdog Timer Mode Register

Cautions 1. Data can be written into the WDM register only by a dedicated instruction (MOV WDM, #byte).

- 2. Set the priority of interrupt requests at the time of initialization of the application system such as initialization of the stack pointer, and do not dynamically change it in execution of the program.
- 3. Once it is set (1), the RUN bit cannot be reset to 0 by software.
- 4. The count clock is not reset even when the watchdog timer is cleared by setting the RUN bit to 1.
- If a watchdog timer interrupt and NMI interrupt are generated simultaneously when PRC = 1 (INTWDT > NMI), execute the watchdog timer interrupt service routine after executing the first 1 instruction of the NMI interrupt service routine.

Therefore, when used with PRC = 1 setting, use an NOP instruction as the first instruction of the NMI interrupt service routine.

- 6. Bits 6, 5 and 0 of the WDM register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".
- 7. Be sure to write "0" to bit 3 of the WDM register.



12.3 Application Example

At an early stage in program development, a program is designed without the watchdog timer. After rough debugging is completed, the program is debugged with the watchdog timer.

The watchdog timer must be set in the mode of short overflow time if the response time after a system error is critical.

When the watchdog timer is not required, it can be used for non-maskable time base interrupt.

CHAPTER 13 INTERRUPT FUNCTION

The μ PD78362A is provided with the following three modes for interrupt request processing (see **Table 13-1**). These three processing modes can arbitrarily be set by a program. However, regarding selection of interrupt processing by a macro service, selection is possible only for the interrupt request sources preparing the macro service processing mode shown in Table 13-2. Furthermore, context switching cannot be selected in the case of non-maskable interrupts and operation code trap interrupts.

Interrupt Request Processing Mode	Processing Source	Contents of PC and PSW	Processing Mode
Vectored interrupt	Software	Performs operation of save/restore to stack.	Branches to address specified by vector table and executes interrupt processing routine.
Context switching		Performs operation of save/restore to fixed area in register bank.	Automatically switches to register bank specified by vector table, branches to address specified by fixed area in regis- ter bank, and executes interrupt service routine.
Macro service	Hardware (firmware)	Retained	Executes preset processing such as data transfer from/to memory and I/O.

Table 13-1. Interrupt Request Processing Modes

Furthermore, for maskable vectored interrupts, it is possible to easily perform multiplexed processing control with 4 levels of priority.

Table 13-2. Interrupt Sources

Interrupt	Default			Interrupt Source		Macro	Macro Service	Vector Table
Request Type	Priority	Interrupt Request Signal	Interrupt Request Flag	Source	Unit Requesting Interrupt	Service	Control Word Address	Address
Software	_	-	_	Op-code trap	_	Not	-	003CH
				Execution of BRK instruction		provided		003EH
Non-		NMI	_	Input to NMI pin	External			0002H
maskable		INTWDT	_	Watchdog timer overflow	WDT			0004H
Maskable	0	INTOV3	OVIF3	Timer 3 overflow	RPU	Provided	FE06H	0006H
	1	INTP0/INTCC30	PIF0	INTP0 pin input/CC30 coincidence signal	External/RPU		FE08H	0008H
	2	INTP1	PIF1	INTP1 pin input	External		FE0AH	000AH
	3	INTP2	PIF2	INTP2 pin input			FE0CH	000CH
	4	INTP3/INTCC20	PIF3	INTP3 pin input/CC20 coincidence signal	External/RPU		FE0EH	000EH
	5	INTP4	PIF4	INTP4 pin input	External		FE10H	0010H
	6	INTTM0	TMIF0	Timer 0 underflow	RPU	-	FE12H	0012H
	7	INTCM03	CMIF03	CM03 coincidence signal			FE14H	0014H
	8	INTCM10	CMIF10	CM10 coincidence signal			FE16H	0016H
	9	INTCM40	CMIF40	CM40 coincidence signal			FE18H	0018H
	10	INTCM41	CMIF41	CM41 coincidence signal			FE1AH	001AH
	11	INTSER	SERIF	Serial reception error	UART		FE1CH	001CH
	12	INTSR	SRIF	Serial reception end			FE1EH	001EH
	13	INTST	STIF	Serial transmission end			FE20H	0020H
	14	INTCSI	CSIIF	Serial transmission/reception end	CSI		FE22H	0022H
	15	INTAD	ADIF	A/D conversion end	A/D converter		FE24H	0024H
Reset	-	RESET	_	RESET pin input	_	Not provided	-	0000H

Remark Default priority: priority fixed by hardware



13.1 Interrupt Requests

Interrupt requests for the μ PD78362A can be classified into the following four types.

- Non-maskable interrupt
- Maskable interrupt
- · Software interrupt
- Op-code trap interrupt

Details of each interrupt are given below.

13.1.1 Non-maskable interrupt

A non-maskable interrupt is generated by the NMI pin input or watchdog timer.

A non-maskable interrupt can be acknowledged unconditionally^{Note} even in the interrupt disabled state. It is not subject to priority control and is given the highest priority over all other interrupts.

Note Except when the non-maskable interrupt is being processed and when another non-maskable interrupt with higher priority is being executed.

13.1.2 Maskable interrupt

A maskable interrupt is subject to mask control by interrupt mask flag setting. Furthermore, acknowledgment enable/disable can be specified for all maskable interrupts by the IE flag of PSW.

A maskable interrupt can be acknowledged not only by a normal vectored interrupt but also by context switching or a macro service (see **Table 13-2**).

For maskable interrupts, priority is given as shown in Table 13-2 when multiple interrupt requests with the same priority are generated simultaneously (default priority). Furthermore, it is possible to classify interrupt priority into a group of four levels to control multiplexed processing. However, macro services are acknowledged irrespective of priority control or the IE flag.

13.1.3 Software interrupt

A software interrupt includes a BRK instruction that generates a vectored interrupt and a BRKCS instruction that performs context switching.

A software interrupt can be acknowledged even in the interrupt disabled state. This interrupt is not subject to interrupt priority control.

13.1.4 Op-code trap interrupt

An op-code trap interrupt request is generated when the writing to the watchdog timer mode register (WDM) and standby control register (STBC) has not been carried out normally (see **12.2 Watchdog Timer Mode Register (WDM)** and **14.2 Standby Control Register (STBC)**).

An op-code trap interrupt can also be acknowledged in the DI state. This is not subject to interrupt priority control.

13.2 Interrupt Processing Mode

The μ PD78362A processes interrupts in the following three modes:

- · Vectored interrupt processing
- · Macro service
- Context switching

13.2.1 Vectored interrupt processing

When an interrupt is accepted, the contents of the program counter (PC) and program status word (PSW) are automatically saved to the stack memory, and execution branches to an address indicated by the data stored in the vector table, and an interrupt processing routine is executed.

To return from the interrupt processing routine, use the RETI instruction.

13.2.2 Macro service

When an interrupt is accepted, execution of the CPU is temporarily stopped, and data is transferred by hardware. Because macro service is executed without the CPU, the CPU statuses such as PC and PSW need not to be saved or restored. Therefore, the service time of the CPU can be substantially improved (refer to **13.8 Macro Service Function**).

13.2.3 Context switching

When an interrupt is accepted, a specific register bank is selected by hardware, and execution branches to a vector address which has been set in advance in a register bank. At the same time, the current contents of the PC and PSW are saved to the register bank (refer to 13.5.2 Context switching and 13.6.2 Software interrupt (context switching) acknowledgment operation by BRKCS instruction).

Remark Context means the registers of the CPU that can be accessed from a program that is executed. These registers include the general registers, PC, PSW, and SP (stack pointer).



13.3 Control Registers

Responses to interrupts in the μ PD78362A are controlled according to the interrupt requests. Table 13-3 lists the control registers.

Register Name	Symbol	Function
Interrupt control registers	OVIC3	Registers that record occurrence of each interrupt request, control
	PIC0	mask, specify vectored interrupt processing or macro service
	PIC1	processing, enable/disable context switching function, and specify
	PIC2	priority
	PIC3	
	PIC4	
	TMIC0	
	CMIC03	
	CMIC10	
	CMIC40	
	CMIC41	
	SERIC	
	SRIC	
	STIC	
	CSIIC	
	ADIC	
Interrupt mask flag	MK0	Control masking of maskable interrupt request. Associated with
register		mask control flag of interrupt control registers. Can be accessed in
		byte or word units.
In-service priority register	ISPR	Records priority of interrupt request currently accepted.
Interrupt mode control register	IMC	Controls nesting of maskable interrupt specified to have lowest priority level (level 3).

Table 13-3. Control Registers


A control register is assigned to each interrupt source. The flags of each register are used to specify various types of controls which are determined by the bit positions in the register.

Table 13-4 lists the flags in the interrupt control registers for the interrupt request signals.



Table 13-4. Interrupt Control Register Flags for Interrupt Request Signals

Default	Interrupt	Interrupt Control Register									
Priority	Request Signal	Interrupt Request Flag	Interrupt Mask Flag	Macro Service Enable Flag	Priority Spec- ification Flag	Context Switching Enable Flag					
0	INTOV3	OVIF3	OVMK3	OVISM3	OVPR30 OVPR31	OVCSE3					
1	INTP0/INTCC30	PIF0	PMK0	PISM0	PPR00 PPR01	PCSE0					
2	INTP1	PIF1	PMK1	PISM1	PPR10 PPR11	PCSE1					
3	INTP2	PIF2	PMK2	PISM2	PPR20 PPR21	PCSE2					
4	INTP3/INTCC20	PIF3	PMK3	PISM3	PPR30 PPR31	PCSE3					
5	INTP4	PIF4	PMK4	PISM4	PPR40 PPR41	PCSE4					
6	INTTMO	TMIF0	TMMK0	TMISM0	TMPR00 TMPR01	TMCSE0					
7	INTCM03	CMIF03	CMMK03	CMISM03	CMPR030 CMPR031	CMCSE03					
8	INTCM10	CMIF10	CMMK10	CMISM10	CMPR100 CMPR101	CMCSE10					
9	INTCM40	CMIF40	CMMK40	CMISM40	CMPR400 CMPR401	CMCSE40					
10	INTCM41	CMIF41	CMMK41	CMISM41	CMPR410 CMPR411	CMCSE41					
11	INTSER	SERIF	SERMK	SERISM	SERPR0 SERPR1	SERCSE					
12	INTSR	SRIF	SRMK	SRISM	SRPR0 SRPR1	SRCSE					
13	INTST	STIF	STMK	STISM	STPR0 STPR1	STCSE					
14	INTCSI	CSIIF	CSIMK	CSIISM	CSIPR0 CSIPR1	CSICSE					
15	INTAD	ADIF	ADMK	ADISM	ADPR0 ADPR1	ADCSE					



The interrupt control registers are assigned to different interrupt sources. Each register is used to control priority and masking for its associated interrupt source. Figure 13-1 shows the format of the interrupt control registers.

(1) Priority specification flags (XXPR1, XXPR0)

The priority specification flags specify the priority of the associated interrupt source for the 16 maskable interrupts.

Four priority levels can be specified. More than one interrupt source can have the same priority level. Maskable interrupt sources with level 0 have the highest priority.

If more than one interrupt request is generated and the interrupt sources have the same priority level, the requests are accepted according to the default priority.

The flags are set or reset bit by bit by software.

RESET input sets all bits to 1.

(2) Context switching enable flag (××CSE)

The context switching enable flag specifies whether to respond to a maskable interrupt request with context switching.

The context switching function selects the previously specified register bank on a hardware basis, makes a branch to the vector address stored in the register bank, and also saves the contents of the current program counter (PC) and program status word (PSW) in the register bank.

Context switching can start interrupt service at a higher speed than normal vectored interrupt handling. Context switching is therefore appropriate for real-time processing.

The flag is set or reset bit by bit by software.

RESET input sets all bits to 0.

(3) Macro service enable flag (××ISM)

The macro service enable flag specifies whether to respond to the associated interrupt request with vectored interrupt handling or macro service processing.

If macro service processing is selected, when macro service terminates (when the macro service counter overflows) and a vectored interrupt is generated, the flag is automatically reset to 0 by hardware (vectored interrupt handling).

The flag can be set or reset bit by bit by software.

RESET input sets all bits to 0.



(4) Interrupt mask flag (××MK)

The interrupt mask flag enables or disables vectored interrupt handling or macro service processing for the associated interrupt request.

The interrupt mask flag is not changed by the activation of interrupt handling. The contents of the interrupt mask flag and the contents of the interrupt mask flag register are the same (refer to **13.3.2 Interrupt mask flag registers (MK0)**).

As the macro service request is subject to mask control, the macro service request can also be masked by this flag.

This flag can be set or reset by software.

RESET input sets all bits to 1.

Selected interrupt service mode is determined by setting the interrupt mask flag (××MK) and macro service enable flag (××ISM) in combination.

××MK	××ISM	Interrupt Service Mode
0	0	Vectored interrupt
0	1	Vectored interrupt after macro service processing
1	×	Maskable interrupt request is not acknowledged

(5) Interrupt request flag (××IF)

The interrupt request flag is set to 1 when the associated interrupt request is generated. When the interrupt is accepted, the flag is automatically reset to 0 by hardware.

This flag can be set or reset by software.

RESET input sets all bits to 0.

EI	R 13 I	NTERR	UPT FUNCTION		e-out/Discontinued
	of of l		of Control Dogi	Piller	se-out/Discontineou
1	at of I	nterru	ot Control Regis	sters (1/2)	
	1	0	Address \	When reset	R/W
	OVPR31	OVPR30	FFE0H	43H	R/W
	PPR01	PPR00	FFE1H	43H	R/W
	PPR11	PPR10	FFE2H	43H	R/W
	1				
	PPR21	PPR20	FFE3H	43H	R/W

Figure 13-1. Format

Symbol

OVIC3

 \bigcirc

OVIF3

6

5

OVMK3 OVISM3 OVCSE3

4

3

0

2

0

									1	1				
PIC0	PIF0	PM	K0	PISM0	PCS	E0	0	0	PPR01	PPR00	F	FE1H	43H	R/W
PIC1	PIF1	PM	K1	PISM1	PCS	E1	0	0	PPR11	PPR10] F	FE2H	43H	R/W
PIC2	PIF2	PM	K2	PISM2	PCS	E2	0	0	PPR21	PPR20	F	FE3H	43H	R/W
PIC3	PIF3	PM	K3	PISM3	PCS	E3	0	0	PPR31	PPR30] F	FE4H	43H	R/W
PIC4	PIF4	PM	K4	PISM4	PCS	E4	0	0	PPR41	PPR40] F	FE5H	43H	R/W
TMIC0	TMIF0	TMN	/K0 T	MISM0	тмся	SE0	0	0	TMPR01	TMPR00] F	FE6H	43H	R/W
CMIC03	CMIF03	CMIM	K03 (CMISM03	CMCS	E03	0	0	CMPR031	CMPR030] F	FE7H	43H	R/W
									L					
											××PR1	××PR0	Specifies priority	
											0	0	Priority 0 (highes	t)
											0	1	Priority 1	
											1	0	Priority 2	
											1	1	Priority 3	
											××CSF	Contex	t switching enable	flag
											0		sed by vectored in	
											1		sed by context sw	
											××ISM	Maara	service enable flag	
											0		sed by vectored in	-
											1	Proces	sed by macro serv	lice
											××МК	Enable	s/disables interrup	ot request
											0	Enable	s interrupt process	sing
											1	Disable	es interrupt proces	sing
								ı						
											××IF	Interru	ot request flag	
											0	No interr	upt request. Interrupt r	equest signal is not generated.

Caution Bits 3 and 2 of the interrupt control register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".

1

Interrupt request signal is generated and interrupt is requested.






Figure 13-1. Format of Interrupt Control Registers (2/2)

Caution Bits 3 and 2 of the interrupt control register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".



The interrupt mask flag register (MK0) is comprised of interrupt mask flags corresponding to 16 types of maskable interrupt requests.

The MK0 register is a 16-bit register and can be manipulated not only in 16-bit units but also in 8-bit units as MK0L and MK0H. In addition, each bit of the MK0 register can be manipulated in 1-bit units by a bit manipulation instruction. Each interrupt mask flag controls enable/disable of the corresponding interrupt request.

When an interrupt mask flag is set (1), acknowledgment of the corresponding interrupt request is disabled.

When an interrupt mask flag is reset (0), acknowledgment of the corresponding interrupt request is enabled as a vectored interrupt or macro service.

Each interrupt mask flag in the MK0 register is the same as the interrupt mask flag in the interrupt control register. The MK0 register is provided to perform mask-related control for all interrupts at a time.

RESET input sets each interrupt mask flag to "1" disabling all maskable interrupts.

The interrupt mask flag register format is shown in Figure 13-2.


Figure 13-2. Format of Interrupt Mask Flag Register (1/2)

(Byte access)

Symbol	7	6	5	4	3	2	1	0	A	ddress	When reset	R/W
MK0L	CMMK03	TMMK0	PMK4	PMK3	PMK2	PMK1	PMK0	OVMK3	F	FACH	FFH	R/W
МКОН	ADMK	CSIMK	STMK	SRMK	SERMK	CMMK41	CMMK40	CMMK10	F	FADH	FFH	R/W
									××MK	Enables	/disables interru	upt request
									0	Enables	interrupt	
									1	Disable	s interrupt	

Figure 13-2. Format of Interrupt Mask Flag Register (2/2)

(Word access)



Bit Position Bit Name Interrupt Request Source Bit 0 OVMK3 Overflow of timer 3 (INTOV3) INTP0 pin input/CC30 capture signal (INTP0) Bit 1 PMK0 Coincidence of CC30 (INTCC30) Bit 2 PMK1 INTP1 pin input/CT30 capture signal (INTP1) Bit 3 PMK2 INTP2 pin input (INTP2) Bit 4 PMK3 INTP3 pin input/CC20 capture signal (INTP3) Coincidence of CC20 (INTCC20) Bit 5 PMK4 INTP4 pin input/CT31 capture signal (INTP4) Bit 6 TMMK0 Underflow of timer 0 (INTTM0) Bit 7 CMMK03 Coincidence of CM03 (INTCM03) Bit 8 CMMK10 Coincidence of CM10 (INTCM10) Bit 9 CMMK40 Coincidence of CM40 (INTCM40) CMMK41 Bit 10 Coincidence of CM41 (INTCM41) Bit 11 SERMK Serial error interrupt (INTSER) Bit 12 SRMK Serial reception end interrupt (INTSR) Bit 13 STMK Serial transmission end interrupt (INTST) Bit 14 CSIMK Serial transmission/reception end interrupt (INTCSI) Bit 15 ADMK A/D conversion end interrupt (INTAD)

Relations between each bit and interrupt request source



13.3.3 Interrupt mode control register (IMC)

The interrupt mode control register (IMC) has a PRSL flag. The PRSL flag enables or disables nesting of maskable interrupts for which the lowest priority (level 3) is specified.

Interrupts having the same level if the level is 0, 1, or 2 cannot be nested regardless of the setting of the IMC register.


To manipulate the IMC register, enter the interrupt disable status (DI status) to prevent an error.

The register can be set or reset by software.

RESET input sets the PRSL flag to 1.

Figure 13-3 shows the format of the IMC register.

Figure 13-3. Format of Interrupt Mode Control Register



Caution Bits 6 to 0 of the IMC register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".



13.3.4 In-service priority register (ISPR)

The in-service priority register (ISPR) holds the priority level of the interrupt request being serviced. When the interrupt request is accepted, the bit corresponding to the priority level for the request is set to 1, and the level is held during service.

When the RETI or RETCS instruction is executed, the bit for an interrupt request with the highest priority among the bits that are set to 1 in the ISPR register is reset to 0 automatically by hardware.

The ISPR register contents are not changed by the execution of the RETB or RETCSB instruction.

RESET input sets the register to 00H.

Figure 13-4 shows the format of the ISPR register.




Figure 13-4. Format of In-service Priority Register

- Cautions 1. The ISPR register can be accessed for read only. Writing to the register may cause an error.
 - 2. Bits 7 to 4 of the ISPR register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".



PSW is a register to retain the execution result of an instruction and the current state of interrupt requests. The IE flag that sets enable/disable of a maskable interrupt is mapped onto the lower 8 bits of PSW (PSWL).

PSWL can not only be read/written in 8-bit units but also can be manipulated by a bit manipulation instruction or a dedicated instruction (EI, DI).

When a vectored interrupt is acknowledged or the BRK instruction is executed, it is saved to the stack and the IE flag is reset (0). It is also saved to the stack by the PUSH PSW instruction. It is restored from the stack by the RETI, RETB or POP PSW instruction.

When the context switching or BRKCS instruction is executed, it is saved to a fixed area of the register bank and the IE flag is reset (0). It is restored from the fixed area in the register bank by the RETCS or RETCSB instruction.

A request for a non-maskable interrupt or macro service is acknowledged irrespective of the IE flag. In the case of a macro service, the IE flag contents are unchanged.

RESET input sets PSWL to 00H.




Figure 13-5. Format of Program Status Word (PSWL)



13.4 Non-Maskable Interrupt Acknowledgment Operation


A non-maskable interrupt is acknowledged even in the interrupt disable state. A non-maskable interrupt is always acknowledged except when the same non-maskable interrupt or a non-maskable interrupt with higher priority is being processed.

The priority among non-maskable interrupts is set by the PRC bit of the watchdog timer mode register (WDM) (see **12.2 Watchdog Timer Mode Register (WDM)**).

A non-maskable interrupt request is acknowledged immediately except for the states described in **13.9 Cases** where Interrupt Request and Macro Service are Temporarily Held Pending. After a non-maskable interrupt request is acknowledged, PSW and PC are saved to the stack in that order, the IE flag of PSW is reset (0), the vector table contents are loaded to PC, and a branch is made.

When a non-maskable interrupt is being processed, a request for the same non-maskable interrupt as that being processed or a request for a non-maskable interrupt with priority lower than that being processed is held pending. The pending non-maskable interrupt is acknowledged after the processing of the non-maskable interrupt is completed (after execution of the RETI instruction). However, if the same non-maskable interrupt request is generated twice or more while a non-maskable interrupt is being processed, only one non-maskable interrupt is acknowledged after completion of the non-maskable interrupt is being processed.

- Figure 13-6. Non-Maskable Interrupt Request Acknowledgment Operation (1/2)
- (a) When a new NMI request is generated while NMI interrupt is being processed



(b) When watchdog timer interrupt request is generated while NMI interrupt is being processed (when watchdog timer interrupt has higher priority (PRC bit of WDM register = 1))








Figure 13-6. Non-Maskable Interrupt Request Acknowledgment Operation (2/2)

(c) When watchdog timer interrupt request is generated while NMI interrupt is being processed (when NMI interrupt has higher priority (PRC bit of WDM register = 0))



(d) When two additional NMI requests are generated while NMI interrupt is being processed



- Cautions 1. A macro service request is acknowledged and processed even in a non-maskable interrupt processing routine. If it is desirable not to process a macro service in the non-maskable interrupt processing routine, manipulate the interrupt mask flag register during the non-maskable interrupt processing routine to prevent any macro service from being generated.
 - 2. Be sure to use the RETI instruction for restoring from the non-maskable interrupt. Acknowledgment of subsequent interrupts otherwise would not be carried out normally by other instructions.

3. A non-maskable interrupt is always acknowledged except when another non-maskable interrupt is being processed (unless a non-maskable interrupt request with higher priority is generated while a non-maskable interrupt with lower priority is being processed) and except for a certain period after execution of a specific instruction shown in 13.9. Therefore, a non-maskable interrupt is also acknowledged when the stack pointer value is undefined, especially after release of a reset, etc. In this case, depending on the stack pointer value, the program counter (PC) or program status word (PSW) may be written to the address where writing to the special function register is disabled (see Table 3-4 in 3.2.3 Special function registers (SFR)). This will cause the CPU to deadlock, or an unexpected signal to be output from the pin or PC or PSW to be written to the address where no RAM is mounted, in which case the program cannot return normally from the non-maskable interrupt processing routine to the main routine and it goes into an inadvertent loop.

Therefore, be sure to program as follows after release of RESET.

CSEG AT 0

DW STRT

STRT:

MOVW SP, #imm16



13.5 Maskable Interrupt Acknowledgment Operation

Acknowledgment of a maskable interrupt is enabled when the interrupt request flag is set (1) and the mask flag for the interrupt is reset (0). When processing is carried out by a macro service, a maskable interrupt is acknowledged immediately and processed by the macro service. In the case of a vectored interrupt or context switching, a maskable interrupt is acknowledged if interrupts are enabled (when the IE flag is set (1)) and if the interrupt priority is acknowledgeable-priority.

If multiple maskable interrupt requests are generated simultaneously, the one with high priority specified by the priority specification flag is acknowledged first, followed by others in the order of priority. If the same priority is specified to multiple maskable interrupts, acknowledgement of interrupt requests accords to the default priority.

The pending interrupts are acknowledged when acknowledgment capability is enabled.

The interrupt acknowledgment algorithm is shown in Figure 13-7.




Figure 13-7. Interrupt Acknowledgment Processing Algorithm

13.5.1 Vectored interrupt

If a maskable interrupt request by a vectored interrupt is acknowledged, PSW and PC are saved to the stack in that order, the IE flag is reset (0) (interrupt disabled state), and the bit of the ISPR register corresponding to the priority of the acknowledged interrupt is set (1). Furthermore, data in the vector table specified for each interrupt request is loaded to PC and a branch is made. The restoration from the vectored interrupt is carried out by the RETI instruction.

Caution If a maskable interrupt is acknowledged by a vectored interrupt, be sure to restore the program by the RETI instruction. Operation of subsequent interrupts otherwise would not be carried out normally by other instructions.

13.5.2 Context switching

Setting (1) the context switching enable flag of the interrupt control register (see **Table 13-4** and **Figure 13-1**) enables the context switching function to start.

If an interrupt request that is not masked in the EI state and whose context switching function is enabled is generated, a register bank specified by the lower 3 bits of the lower address (even address) among the corresponding vector table addresses is selected.

The vector address that has been stored beforehand in the selected register bank is transferred to PC and simultaneously the contents of PC and PSW at that time are saved to the register bank and a branch is made to the interrupt processing routine.




Figure 13-8. Context Switching Operation by Generation of Interrupt Request

Restoration from an interrupt using the context switching function is performed by executing the RETCS instruction or RETCSB instruction.

By executing the RETCS instruction the contents of the R4 and R5 registers and the contents of the R6 and R7 registers in the selected register bank are transferred to PC and PSW, respectively at this time. And at the same time, the 16-bit immediate data specified by the 2nd and 3rd op-codes of the RETCS instruction is stored in the R4 and R5 registers in the register bank.

Therefore, if the same register bank is selected again by the context switching function, the 16-bit immediate data specified by the 2nd and 3rd op-codes of the RETCS instruction becomes the branch address.





Figure 13-9. Format of RETCS Instruction

When returning from the branch processing by executing the RETCS instruction, the bit set (1) in the in-service priority register (ISPR) which corresponds to the highest priority is reset (0).

Caution Be sure to use the RETCS instruction for returning from the interrupt by context switching. Operation of subsequent interrupts otherwise would not be carried out normally by other instructions.

Figure 13-10. Restoration Operation from Interrupt Using Context Switching Function by RETCS Instruction





13.5.3 Maskable interrupt priority


The μ PD78362A handles multiplexed interrupt processing by acknowledging an interrupt while processing another interrupt. Multiplexed interrupt can be controlled by priority.


Priority control includes control by the default priority as well as programmable priority control by setting the priority specification flag. In priority control by the default priority, if multiple interrupts are generated simultaneously, interrupts are processed according to the priority assigned to each interrupt request beforehand (default priority) (see **Table 13-2**). In programmable priority control, interrupt requests are classified into four levels by setting the priority specification flag. The interrupt requests to which multiplexed interrupt processing is applicable are shown in Table 13-5.

When an interrupt is acknowledged, the IE flag is automatically reset (0). Therefore, when using multiplexed interrupt processing, execute the EI instruction in the interrupt processing routine, etc., to set (1) the IE flag so as to set the interrupt enabled state.

Priority of Interrupt being Acknowledged	ISPR Value	IE Flag of PSW	PRSL Flag of IMC Register	Acknowledgeable Maskable Interrupt
No interrupt being	00000000	0	×	All macro services only
acknowledged		1	×	All maskable interrupts
3	00001000	0	×	All macro services only
		1	0	All maskable interrupts
		1	1	 All macro services Maskable interrupts with priority specified to 0, 1 and 2
2	0 0 0 0 × 1 0 0	0	×	All macro services only
		1	×	 All macro services Maskable interrupts with priority specified to 0 and 1
1	0 0 0 0 ××1 0	0	×	All macro services only
		1	×	 All macro services Maskable interrupts with priority specified to 0
0	0 0 0 0 ××× 1	×	×	All macro services only

Table 13-5. Multiplexed Interrupt Servicing








Figure 13-11. Examples of Processing an Interrupt Request Generated while Another Interrupt is being Processed (2/3)





Figure 13-11. Examples of Processing an Interrupt Request Generated while Another Interrupt is being Processed (3/3)


- Notes 1. Lower default priority
 - 2. Higher default priority
- Remarks 1. a to z in the figures are fictitious names to distinguish interrupt requests and macro service requests.
 - 2. Higher/lower default priority levels in the figures represent relative priority levels between two interrupt requests.





Remark a to f in the figure are fictitious names to distinguish interrupt requests and macro service requests.

Figure 13-13. Differences in Level 3 Interrupt Acknowledgment Operation by Setting IMC Register



- Notes 1. Lower default priority
 - 2. Higher default priority

Remarks 1. a to f in the figure are fictitious names to distinguish interrupt requests.

2. Higher/lower default priority levels in the figure represent relative priority levels between two interrupt requests.



13.6 Software Interrupt Acknowledgment Operation

Software interrupts are acknowledged by executing the BRK and BRKCS instructions. Software interrupts cannot be disabled.

13.6.1 Software interrupt acknowledgment operation by BRK instruction

When the BRK instruction is executed, PSW and PC are saved to the stack in that order, the IE flag is reset (0), the contents of the vector table (003EH, 003FH) are loaded to PC, and a branch is made.

To return from a software interrupt by the BRK instruction, the RETB instruction is used.

Caution Do not use the RETI instruction to return from a software interrupt executed by the BRK instruction.

13.6.2 Software interrupt (context switching) acknowledgment operation by BRKCS instruction

Executing the BRKCS instruction can activate the context switching function.

The register bank following context switching is specified by the lower 3 bits of immediate data (N_2 to N_0) of the 2nd op-code of the BRKCS instruction.

When the BRKCS instruction is executed, the program branches to the vector address stored beforehand in this register bank and saves the contents of PC and PSW at that time to the register bank.




Figure 13-14. Context Switching Operation by Executing BRKCS Instruction

Restoration from the software interrupt executed by the BRKCS instruction is performed by executing the RETCSB instruction.

By executing the RETCSB instruction, the contents of the R4 and R5 registers and those of the R6 and R7 registers in the register bank selected at this time are transferred to PC and PSW, respectively. At the same time, the 16bit immediate data specified by the 3rd and 4th op-codes of the RETCSB instruction are stored in the R4 and R5 registers in the register bank.

Therefore, if the same register bank is selected again by the context switching function, the 16-bit immediate data specified by the 3rd and 4th op-codes of the RETCSB instruction become the branch address.

Figure 13-15. Format of RETCSB Instruction

1st op-code	00001001
2nd op-code	11100000
3rd op-code	Lower 8-bit immediate data
4th op-code	Higher 8-bit immediate data

Caution If the context switching function is activated by executing the BRKCS instruction, resetting (0) the ISPR register bits by execution of the RETCS instruction may destroy the interrupt nesting control.

Be sure to use the RETCSB instruction to restore from the processing activated by the BRKCS instruction.






Figure 13-16. Restoration Operation from Software Interrupt by BRKCS Instruction (Operation of RETCSB Instruction)

13.7 Op-Code Trap Interrupt Acknowledgment Operation

An op-code trap interrupt is generated when the data obtained by inverting all bits of the 3rd byte of the operands of MOV STBC, #byte instruction, and MOV WDM, #byte instruction, does not match with the 4th byte of the operands. An op-code trap interrupt cannot be disabled.

When an op-code trap interrupt is generated, PSW and the start address of the instruction in which the error occurred are saved to the stack, the IE flag is reset (0), the value of the vector table is loaded to PC, and a branch is made.


Since the address saved to the stack is the start address of the instruction in which the error occurred, simply executing the RETB instruction at the end of the op-code trap interrupt processing routine may not prevent the generation of another op-code trap interrupt.


13.8 Macro Service Function

13.8.1 Outline of macro service

Macro service is an interrupt processing method. In a normal interrupt, the program counter (PC) and program status word (PSW) are saved and the start address of the interrupt service program is loaded to PC. A macro service performs processing (mainly data transfer) differing from this processing. Therefore, it can respond to interrupt requests faster. Furthermore, it can perform transfer processing faster than a program, thus shortening the processing time.

Also, since it generates a vectored interrupt after executing processing a specified number of times, vectored interrupt also can be simplified.





- Notes 1. When register bank switching is used and the initial value has been preset in the register
 - 2. Switching register bank and saving PC and PSW by context switching
 - 3. Restoring register bank, PC and PSW by context switching
 - 4. Saving PC and PSW to stack, loading vector address to PC



Default Priority	Interrupt Request	Interrupt Generation Source	Generation Unit	Macro Service Control Word Address
0	INTOV3	Timer 3 overflow	RPU	FE06H
1	INTP0/INTCC30	INTP0 pin input/CC30 match signal	External/RPU	FE08H
2	INTP1	INTP1 pin input	External	FE0AH
3	INTP2	INTP2 pin input	-	FE0CH
4	INTP3/INTCC20	INTP3 pin input/CC20 match signal	External/RPU	FE0EH
5	INTP4	INTP4 pin input	External	FE10H
6	INTTM0	Timer 0 underflow	RPU	FE12H
7	INTCM03	CM03 match signal	-	FE14H
8	INTCM10	CM10 match signal	-	FE16H
9	INTCM40	CM40 match signal	-	FE18H
10	INTCM41	CM41 match signal	-	FE1AH
11	INTSER	Generation of serial reception error	Asynchronous	FE1CH
12	INTSR	Serial reception end	serial interface	FE1EH
13	INTST	Serial transmission end		FE20H
14	INTCSI	Serial transmission/reception end	Clocked serial interface	FE22H
15	INTAD	A/D conversion end	A/D converter	FE24H

Remark The default priority is a fixed value. It indicates priority when multiple macro service requests are generated simultaneously.

The macro service operation includes the following five modes.

(1) Counter mode: EVTCNT

Every time an interrupt request is generated, the macro service counter (MSC) is incremented (+1) or decremented (-1) and a vectored interrupt request is generated as MSC becomes 00H. This mode can be used to scale the number of interrupt request occurrences, etc.

(2) Block transfer mode: BLKTRS

Every time an interrupt request is generated, 1-byte or 1-word data is transferred between the special function register (SFR) specified by the SFR pointer (SFRP) and the buffer, and when the specified number of data transfers is performed, a vectored interrupt request is generated.

The buffer for the transfer is limited to the main RAM of FE00H to FEFFH.

As this mode has a simple specification method, it is used for small-capacity, high-speed data transfer.

(3) Block transfer mode (with memory pointer): BLKTRS-P

As is the case with the block transfer mode, every time an interrupt request is generated, 1-byte or 1-word data is transferred between the SFR specified by SFRP and the buffer, and when the specified number of data transfers is performed, a vectored interrupt request is generated.

The buffer for the transfer is specified by the memory pointer (MEM.PTR) (memory is an entire space of 64K bytes).

This is a general-purpose type of block transfer mode, and is used for large-volume transfers.

(4) Data difference mode: DTADIF

Every time an interrupt request is generated, the difference between the current value of SFR specified by SFRP and the "previous value" stored in memory is written to the buffer, and this current value is set as the "previous value".

When the specified number of data transfers is performed, a vectored interrupt request is generated. The buffer for the transfer is limited to the main RAM of FE00H to FEFFH.

This mode is used to measure the cycle and the pulse width of input pulses by the capture register.

(5) Data difference mode (with memory pointer): DTADIF-P

As is the case with the data difference mode, every time an interrupt request is generated, the difference between the current value of SFR specified by SFRP and the "previous value" stored in memory is written to the buffer and this current value is set as the "previous value".

When the specified number of data transfers is performed, a vectored interrupt request is generated.

The buffer for the transfer is specified by the memory pointer (MEM.PTR) (memory is an entire space of 64K bytes).


This is a general-purpose type of data difference mode and is used for large-volume data.



The macro service function is used to transfer data on a hardware basis between the special function register area and memory space in response to an interrupt request.

When a macro service request is generated, the CPU temporarily stops program execution, and one- or two-byte data is transferred automatically between special function registers (SFRs) and memory. When data transfer ends, the interrupt request flag is reset to 0, then the CPU restarts program execution. After data transfer is performed as many times as the value set in the macro service counter (MSC), a vectored interrupt request is generated.





Unlike other interrupt processing that is accompanied by the activation of an interrupt service program, macro service is performed automatically. This means that macro service does not require a series of the operations of making a branch to an interrupt service routine, saving and restoring register contents, and returning from the interrupt service routine. It is therefore possible to improve the CPU service time and to reduce the number of program steps.

During macro service processing, the general-purpose registers and instruction queue in the CPU hold the data present immediately before macro service processing is activated.

Interrupt requests for which macro service processing is specified are not influenced by the status of the IE flag in the program status word (PSW). Macro service can be performed even in the interrupt disable status or while the interrupt service program is being executed. Macro service is disabled only when the corresponding bit of the interrupt mask flag register (MK0) is set to 1.

If more than one macro service request is present, the service order is determined by the default priority. Instruction execution is suspended until all of these macro service requests are processed.

The μ PD78362A supports macro service for all included interrupt requests.

Macro service performs the following two basic operations:

- Data transfer from memory to a special function register (SFR)
- · Data transfer from a special function register (SFR) to memory



13.8.3 Operation at completion of macro service

A macro service performs processing the number of times specified during execution of other programs. When processing is performed the specified number of times (when the macro service counter (MSC) becomes 0), the macro service is completed.




Figure 13-19. Operation at Completion of Macro Service

Caution When data is transmitted with UART using a macro service, a vectored interrupt request is issued twice (see 9.7 Transmitting/Receiving Data Using Macro Service).




13.8.4 Macro service control register

(1) Macro service control word

A macro service control word is made up of a macro service mode register which controls the macro service function and a macro service channel pointer. These control words are located in addresses FE06H to FE25H in the main RAM area (refer to **Figure 13-21**).

Figure 13-20 shows the basic structure of a macro service control word.

Figure 13-20. Basic Configuration of Macro Service Control Word



The macro service mode register sets the macro service processing mode, and the macro service channel pointer specifies the address of a macro service channel.

Before macro service processing can be performed, values must be loaded into the macro service mode register and channel pointer corresponding to the interrupt request for which macro service processing can be specified.

Phase-out/Discontinued

Address		Source
FE06H	Mode register	
FE07H	Channel pointer	} INTOV3
FE08H	Mode register	INTP0/INTCC30
FE09H	Channel pointer	
FE0AH	Mode register	INTP1
FE0BH	Channel pointer	JINTPT
FE0CH	Mode register	INTP2
FE0DH	Channel pointer	f INTP2
FE0EH	Mode register	INTP3/INTCC20
FE0FH	Channel pointer	
FE10H	Mode register	INTP4
FE11H	Channel pointer	$\int IINTP4$
FE12H	Mode register	} INTTMO
FE13H	Channel pointer	
FE14H	Mode register	
FE15H	Channel pointer	
FE16H	Mode register	INTCM10
FE17H	Channel pointer	f INTCM10
FE18H	Mode register	
FE19H	Channel pointer	} INTCM40
FE1AH	Mode register	INTCM41
FE1BH	Channel pointer	
FE1CH	Mode register	
FE1DH	Channel pointer	f INTSER
FE1EH	Mode register	
FE1FH	Channel pointer	f INT SR
FE20H	Mode register	
FE21H	Channel pointer	
FE22H	Mode register	
FE23H	Channel pointer	
FE24H	Mode register	
FE25H	Channel pointer	} INTAD

Figure 13-21. Format of Macro Service Control Word

(2) Macro service mode register

The macro service mode registers are 8-bit registers that specify macro service operation. They are mapped as part of the macro service control words in the main RAM area (refer to **Figure 13-20**).



13.8.5 Macro service mode

Operation of the macro service is specified by setting a macro service mode register. The macro service mode is determined by the low-order six bits of the macro service mode register. The modes are classified into two groups: Group 0 and group 1.

- Group 0: Control word only; no channel provided
- Group 1: Control word and channel

The high-order two bits of the macro service mode register function as a subcommand (refer to Table 13-7).

13.8.6 Macro service operation

There are five modes of macro service operation.

Table 13-7. Classification of Macro Service Modes

Group	Macro Service Mode Register	Function	
Group 0	CC000001	Counter mode	EVTCNT
Group 1	CC010011	Block transfer mode	BLKTRS
	CC010100	Block transfer mode (with memory pointer)	BLKTRS-P
	10011001	Data difference mode	DTADIF
	10011010	Data difference mode (with memory pointer)	DTADIF-P

C in the most significant bit (MSB) of a macro service mode register indicates the length of the data to be operated on except for EVTCNT.

- C = 0: Byte data
- C = 1: Word data

For BLKTRS and BLKTRS-P, byte buffer representation is always used. If word specification is made, byte buffers must be replaced by word buffers.

Caution Word buffers must be placed at even addresses.

Phase-out/Discontinued


(1) Counter mode: EVTCNT


[Macro service control word]

M <u>SB</u>		LS	В
Lower address	CC000001		
Higher address	MSC		

[Operation]


Every time the macro service is generated, the macro service counter (MSC) is incremented or decremented by one. When the MSC reaches 00H (overflow), a vectored interrupt request is generated.





In the counter mode, the macro service function operates as a counter to divide the number of interrupt requests.

Example Dividing the number of INTOV3 interrupt requests by five using macro service




[Application]

Event counter, or measurement of the number of capture times



(2) Block transfer mode: BLKTRS

[Macro service control word]



[Operation]

The channel pointer (CH.PTR) specifies the SFR pointer (SFRP). A buffer is addressed by the channel pointer (CH.PTR) and macro service counter (MSC).

Data is transferred between the SFR pointed to by the SFRP and buffers. Data transfer starts from buffer 1.


Every time transfer terminates, the MSC is decremented by one. When the MSC reaches 0, a vectored interrupt request is generated.

Table 13-9.	Specification	of Block Transfer	Mode Operation
-------------	---------------	-------------------	----------------

CC	Operation	Transferred Data	Buffer Address
00	$Buffer \gets SFR$	Byte	(CH.PTR content) – (MSC content) – 1
01	$SFR \gets buffer$		
10	$Buffer \gets SFR$	Word	(CH.PTR content) – (MSC content \times 2) – 1
11	$SFR \gets buffer$		

Phase-out/Discontinued

Example Transferring the contents of port 2 (FF02H) to buffers in response to the INTP0 interrupt request



[Application]


This mode can be used to transmit/receive data with serial interface.

Caution Word buffers must be placed at even addresses.

Phase-out/Discontinued

(3) Block transfer mode (with a memory pointer): BLKTRS-P

[Macro service control word]



[Operation]

The channel pointer (CH.PTR) specifies the SFR pointer (SFRP). Data is transferred between the SFR pointed to by the SFRP and the buffer addressed by MEM.PTR. Data transfer starts from buffer 1. When byte data transfer terminates, the MEM.PTR is incremented by one. When word data transfer terminates, the MEM.PTR is incremented by two.


Every time transfer terminates, the macro service counter (MSC) is decremented by one. When the MSC reaches 0, a vectored interrupt request is generated.

СС	Operation	Transferred Data
00	$Buffer \gets SFR$	Byte
01	$SFR \gets buffer$	Byte
10	$Buffer \gets SFR$	Word
11	$SFR \gets buffer$	Word

Table 13-10.	Specification of Block	Transfer Mode (with	a memory pointer) Operation
--------------	------------------------	---------------------	-----------------------------

Example Transferring the contents of serial receive buffer RXB (FF8CH) to buffer in response to INTSR interrupt request

Phase-out/Discontinued



[Application]

This mode can be used to transmit/receive data with serial interface.


Cautions 1. Word buffers must be placed at even addresses.

2. MEM.PTR must be placed at an even address.



(4) Data difference mode: DTADIF

[Macro service control word]



[Operation]

The channel pointer (CH.PTR) specifies the SFR pointer (SFRP). A buffer is addressed by the channel pointer (CH.PTR) and macro service counter (MSC).

The difference between the current value of the SFR (especially capture register) pointed to by the SFRP and the "previous value" is written to the buffer. The current value of the SFR is then regarded as the new "previous value." Data write starts from buffer 1.


Every time data is written, the MSC is decremented by one. When the MSC reaches 0, a vectored interrupt request is generated.

The buffer address is obtained as follows:

(Buffer address) = (value of CH.PTR) – (value of MSC \times 2) – 3

Example The difference between the current value and previous value of capture/compare register CC30 (FF50H) is written into a buffer with the INTP0 input signal used as the trigger signal. The period of the INTP0 input signal is then measured using the difference by the vectored interrupt service routine.

Phase-out/Discontinued



[Application]

This mode can be used to measure periods or pulse widths using a capture register.


Cautions 1. Don't set 00H in the MSC.

- 2. Buffers must be placed at even addresses.
- 3. The "previous value" must be initialized to dummy data in advance.
- 4. The SFRP can specify 16-bit SFRs only.

Phase-out/Discontinued

(5) Data difference mode (with a memory pointer): DTADIF-P

[Macro service control word]



[Operation]

The channel pointer (CH.PTR) specifies the SFR pointer (SFRP). A buffer is addressed by the MEM.PTR and macro service counter (MSC).

The difference between the current value of the SFR (especially capture register) specified by the SFRP and the "previous value" is written to the buffer. The current value of the SFR is then regarded as the new "previous value." Data write starts from buffer 1.

Every time data is written, the MSC is decremented by one. When the MSC reaches 0, a vectored interrupt request is generated.

The MEM.PTR remains unchanged.

The buffer address is obtained as follows:

(Buffer address) = (value of MEM.PTR) – (value of MSC \times 2) + 2



[Application]

This mode is used to measure periods and pulse widths using a capture register.

Cautions 1. Don't set 00H in the MSC.

- 2. Buffers must be placed at even addresses.
- 3. The MEM.PTR must be placed at an even address.
- 4. The "previous value" must be initialized to dummy data in advance.
- 5. The SFRP can specify 16-bit SFRs only.



13.9 Cases where Interrupt Request and Macro Service are Temporarily Held Pending

(1) Instructions that do not acknowledge interrupt requests

When the following instructions are executed, acknowledgment of interrupts and processing of macro services are temporarily held pending. However, software interrupts are not held pending.

MOV1	PSWL.bit, CY	RETB	
MOV1	PSWH.bit, CY	RETI	
SET1	PSWL.bit	RETCS	!addr16
CLR1	PSWL.bit	RETCSB	!addr16
NOT1	PSWL.bit	POP	PSW
BFSET	PSWL.bit, \$addr16	POPU	post
BFSET	PSWH.bit, \$addr16	EI	
BTCLR	PSWL.bit, \$addr16	DI	
BTCLR	PSWH.bit, \$addr16		
BRK			
BRKCS	RBn		

(2) Instructions that sometimes do not acknowledge interrupt requests

The instructions shown in Table 13-11 are mainly instructions that perform writing to various control registers (INTCreg) for interrupt processing. When these instructions are executed, acknowledgment of interrupts and processing of macro services may be temporarily held pending depending on the CPU condition.

Remark INTCreg: Registers MK0H, MK0L, ISPR, IMC and interrupt control registers (OVIC3, PIC0 to PIC4, TMIC0, CMIC03, CMIC10, CMIC40, CMIC41, SERIC, SRIC, STIC, CSIIC, ADIC)



Instruction Group	Mnemonic	Operand	Condition
		INTCreg, #byte	
		INTCreg, A	
		mem, A	When mem is set to INTCreg address
		[saddrp], A	When saddrp is set to INTCreg address
		!addr16, A	When addr16 is set to INTCreg address
		PSWL, #byte	
		PSWH, #byte	
		PSWL, A	
		PSWH, A	
	ХСН	A, mem	When mem is set to INTCreg address
		A, [saddrp]	When saddrp is set to INTCreg address
16-bit data transfer	MOVW	INTCreg, #word	
		INTCreg, AX	
		!INTCreg, rp1	
		mem, AX	When mem is set to INTCreg address
	XCHW	AX, INTCreg	
		AX, mem	When mem is set to INTCreg address
8-bit operation	ALU	INTCreg, #byte	ALU: ADD, ADDC, SUB, SUBC, AND, OR, XOR
		mem, A	When mem is set to INTCreg address ALU: ADD, ADDC, SUB, SUBC, AND, OR, XOR
16-bit operation	ALUW	INTCreg, #word	ALUW: ADDW, SUBW
Bit manipulation	MOV1	INTCreg. bit, CY	
	BIT	INTCreg. bit	BIT: SET1, CLR1, NOT1
Stack manipulation	POP	INTCreg	
Conditional branch	BTCLR BFSET	INTCreg. bit, \$addr16 INTCreg. bit, \$addr16	
String	STRING	[DE+], A [DE–], A [DE+], [HL+] [DE–], [HL–]	When INTCreg address is set to destination (DE register) STRING: MOVM, MOVBK, XCHM, XCHBK, CMPME, CMPBKE, CMPMNE, CMPBKNE, CMPMC, CMPBKC, CMPMNC, CMPBKNC

Table 13-11. List of Instructions that Sometimes do not Acknowledge Interrupt Requests

Caution 1. When executing polling to the interrupt-related registers by using the BTCLR instruction, etc., ensure that the branch destination of the BTCLR instruction, etc. is not the instruction itself. If a program that branches to the instruction itself is written, all interrupts and macro services will be held pending until a condition is established under which the program does not branch by that instruction.

	CHAPTER 1	3 INTERRUPT FUNCTION Phase-out/Discontinued
LOOP:	Bad example : BTCLR PIC0.7,\$LOOP ××× :	 All interrupts and macro services are held pending until PIC0.7 becomes 1. ← Interrupts and macro services are processed first after execution of the instruction following BTCLR instruction.
LOOP:	Good example (1) : NOP BTCLR PIC0.7,\$LOOP :	← Interrupts and macro services are processed after execution of NOP instruction, and thus interrupts are not held pending for a long time.
LOOP: NEXT:	Good example (2) : BTCLR PIC0.7,\$NEXT BR \$LOOP :	 ← Interrupts and macro services are processed after execution of BR instruction, and thus interrupts are not held pending for a long time.

Caution 2. When a group of the above-mentioned instructions is consecutively used for the same reason and when interrupts and macro services should not be held pending for a long time, insert an NOP instruction, etc. in the interim to create timing for interrupts or macro services to be acknowledged.

13.10 Instructions whose Execution Is Temporarily Suspended by Interrupts and Macro Services

Execution of the following instructions is temporarily suspended by an acknowledgeable interrupt request or macro service request in order to acknowledge the interrupt or macro service. The suspended instructions are restarted after completion of the interrupt processing or processing of the macro service.

<Instructions suspended temporarily> MOVM, XCHM, MOVBK, XCHBK CMPME, CMPMNE, CMPMC, CMPMNC CMPBKE, CMPBKNE, CMPBKC, CMPBKNC SACW

CHAPTER 14 STANDBY FUNCTION

Phase-out/Discontinued

14.1 Function Overview

The μ PD78362A has a standby function to reduce power consumption of the system. With the standby function, two modes are available:

- HALT mode: In this mode, the CPU operation clock is stopped. Intermittent operation, when combined with the normal operation mode, can reduce overall system power consumption.
- STOP mode: In this mode, the oscillator is stopped to stop the entire system. Since only leakage currents may flow in this mode, system power consumption can be minimized.

Each mode is set by software.

Figure 14-1 is the transition diagram of the standby modes (STOP and HALT modes).




Figure 14-1. Transition Diagram of Standby Modes




14.2 Standby Control Register (STBC)

The standby control register (STBC) is an 8-bit register which controls the standby mode.

As the contents of the STBC register can only be changed by a dedicated instruction, it will not be changed by a program crash. The dedicated instruction MOV STBC, #byte is shown below.

Figure 14-2. STBC Register Write Instruction



This instruction has a data check function to prevent the application system stopping unintentionally by a program crash. Data can be written in the STBC register only when the last two bytes of the instruction are the complement of each other, i.e., when $\overline{data0} = data1$.

If they are not complementary, the STBC register is not written to and an op-code trap interrupt occurs. In this case, the address of the instruction which causes the trap is saved in the stack area as return address. Therefore, the program can be restarted from the return address by checking the trap address or executing the RETB instruction (refer to **13.1.4 Op-code trap interrupt**, **13.7 Op-Code Trap Interrupt Acknowledgment Operation**).

However, if the cause of an op-code trap cannot be removed due to a hardware error, the RETB instruction may cause an infinite loop.

The SBF bit of the STBC register is a standby flag. It is used to determine whether to release the STOP mode by the RESET input. This bit is reset to 0 only when the supply voltage (VDD) is supplied (power-on reset). It cannot be reset by software. It is not affected simply by supplying the RESET signal.

The contents of the STBC register can be read by the data transfer instruction at any time.

RESET input sets the STBC register to 0000×000B.

Figure 14-3 shows the format of the STBC register.

Caution After the SBF flag is read, set it to 1. Software can then discriminate a power-on reset from release of the STOP or HALT mode.






Figure 14-3. Format of Standby Control Register

Note If the HALT mode is released by macro service activation, this bit is reset to 0 when a vectored interrupt request is issued at the end of the macro service.

Caution Do not set the STP bit of the standby control register (STBC) to 1 when using the external clock.



14.3 Operation

14.3.1 HALT mode

(1) Setting the HALT mode and operation states in the HALT mode

In the HALT mode, the CPU clock is stopped.

The total power consumption of the system can be reduced by setting the system to the HALT mode during CPU dead time. The system is put in the HALT state by setting the HLT bit in the STBC register to 1. In the HALT mode, the CPU clock and program execution are stopped. Nevertheless, the contents of all registers and internal RAM immediately before the HALT mode is set are retained. On-chip peripheral hardware can operate. Hardware functions enter the states shown in Table 14-1.

Caution If the interrupt request flag (\times ×IF) is set to 1 and the interrupt is not masked (\times ×MK = 0), the system does not enter the HALT mode. When macro service processing (\times ×ISM = 1) is performed, the system enters the HALT mode after the macro service terminates.

Function	Operation State	
Clock generator	Operating	
Internal system clock		
CPU	Stopped	
I/O line	Retained	
On-chip peripheral hardware	Operating	
Internal data	Internal data such as the CPU status, data, and contents of the internal RAM is retained as it was before setting the HALT mode.	

Table 14-1. Operation States in HALT Mode



(2) Releasing the HALT mode

The HALT mode can be released by a non-maskable interrupt request, non-masked maskable interrupt request, non-masked macro service request, or **RESET** input.

(a) Releasing the HALT mode by an interrupt request

The HALT mode is released by a non-maskable interrupt request, a maskable interrupt request which is not masked, or macro service request, regardless of the priority of the request. If the HALT mode is set by the interrupt service routine, however, the following operation takes place (refer to **Table 14-2**).

- (i) When an interrupt request, having higher priority than the interrupt request being handled, is issued, the HALT mode is released, and this new interrupt request is accepted. Such interrupt requests include a non-maskable interrupt request. When the PRSL bit of an interrupt mode control register (IMC) is set to 0, however, the system only accepts multiple interrupt requests having the lowest priority.
- (ii) When an interrupt request, having the same priority as or lower priority than the interrupt request being handled, is issued, the HALT mode is only released. In this case, the new interrupt request is not accepted, and the next instruction is executed. The interrupt request is retained.

Priority of Interrupt Service	Priority and State of Generated Interrupts	
Routines in HALT Mode	Accepted	Retained
0	-	0-3
1	0	1-3
2	0, 1	2, 3
3	0-2, 3 (PRSL = 0)	3 (PRSL = 1)

Table 14-2. Acceptance of Interrupts Generated during Interrupt Servicing



Table 14-3. Operations after HALT Mode Is Released by an Interrupt Request

Releasing Request	EI State	DI State	
Non-maskable interrupt	Branches to the vector address.		
Maskable interrupt	Branches to the vector address or executes the next instruction.	Executes the next instruction.	

Table 14-4. Releasing HALT Mode by a Macro Service Request

Conditions for Vectored	HALT Mode	Operations after Releasing HALT Mode			
Interrupt at End of Macro Service	HALT MODE	EI State	DI State		
Satisfied	Released	Branches to the vector address or executes the next instruction. ^{Note}	Executes the next instruction.		
Not satisfied	System returns to HALT mode.	-	-		

Note If the HALT mode is set by an interrupt service routine then an interrupt request which is not masked and has higher priority is generated, processing branches to the vector address.

(b) Releasing the HALT mode by $\overline{\text{RESET}}$ input

Same as the normal reset operation except that data in the internal RAM before setting the HALT mode is retained.



14.3.2 STOP mode

(1) Setting the STOP mode and operation states in the STOP mode

In the STOP mode, the oscillator is stopped.

Power consumption can be substantially reduced when the entire application system stops. The system is placed in the STOP state by setting the STP bit in the STBC register to 1.

In the STOP mode, generation of the internal clock is stopped when the oscillator stops operating. At the same time, the watchdog timer for reserving the oscillation stabilization time is automatically cleared by the hardware. Although program execution is stopped, the contents of all registers and internal RAM immediately before the STOP mode is set are retained. Hardware functions enter the states shown in Table 14-5.

Function	Operation State
Clock generator	Stopped
Internal system clock	
CPU	
I/O line	Retained when VDD is within the operable range
On-chip peripheral hardware	Stopped
Internal data	Internal data such as the CPU status, data, and contents of the internal RAM is retained as it was before setting the STOP mode when VDD is within the operating range ^{Note} .

Table 14-5. Operation States in STOP Mode

Note Only the contents of internal RAM are retained by keeping the data retention voltage when V_{DD} is lower than the minimum operable voltage.



(2) Releasing the STOP mode

The STOP mode can be released by NMI or RESET input.

The operation after release of the STOP mode depends on the source of the STOP mode release and the condition under which the STOP mode was set.

(a) Releasing the STOP mode by NMI input

The oscillator restarts when a valid edge is applied to the NMI input. While the NMI input is active, the watchdog timer remains cleared and does not start counting. When the NMI input level returns to the inactive level, the watchdog timer starts counting. When the watchdog timer overflows, generation of the internal system clock is started.

Therefore, the μ PD78362A is in the wait state during the following period:

(Active level duration after detecting a valid edge in NMI input)

(Watchdog timer overflow time)

The overflow time for the watchdog timer is specified using the WDM register.

The operation after release of the STOP mode depends on the condition under which the STOP mode was set and the priority of watchdog timer interrupt requests and NMI interrupt requests.

Priority is specified for a watchdog timer interrupt request or NMI interrupt request using the WDM register (refer to **Figure 14-4**).






Figure 14-4. Format of Watchdog Timer Mode Register

- Cautions 1. Data can be written into the WDM register only by a dedicated instruction (MOV WDM, #byte).
 - 2. The priority of interrupt requests should be set at initialization of the application system such as initialization of the stack pointer, and should not be dynamically changed during execution of the program.
 - 3. Once it is set to 1, the RUN bit cannot be reset to 0 by software.
 - 4. The count clock is not reset even when the watchdog timer is cleared by setting the RUN bit to 1.

5. If a watchdog timer interrupt and NMI interrupt are generated simultaneously with PRC
 = 1 (INTWDT > NMI), after the first 1 instruction of the NMI interrupt service routine is executed, the watchdog timer interrupt service routine is executed.

Therefore, when used with PRC = 1 setting, the first instruction of the NMI interrupt service routine should be an NOP instruction.

- 6. Bits 6, 5 and 0 of the WDM register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".
- 7. Be sure to write "0" to bit 3 of the WDM register.




(i) When set to STOP mode in watchdog timer interrupt processing routine

<1> When priority is watchdog timer interrupt request > NMI interrupt request (PRC bit of WDM register = 1)

After the STOP mode is released by NMI input, the program starts execution of the instruction following the instruction by which the STOP mode was set (NMI interrupt request is held pending).

When the RETI instruction is executed during the watchdog timer interrupt service routine, the program restores from the watchdog timer interrupt processing routine. Then, if one instruction is executed, the program branches to the NMI interrupt processing routine.

Figure 14-5. Operation after Release of STOP Mode (1)



<2> When priority is watchdog timer interrupt request < NMI interrupt request (PRC bit of WDM register = 0)</p>

After the STOP mode is released by NMI input, the program branches to the NMI interrupt processing routine immediately.

Phase-out/Discontinued

In the NMI interrupt processing routine, if the RETI instruction is executed, the program returns to the instruction immediately following that by which the STOP mode was set in the watchdog timer interrupt processing routine.

Then, if the RETI instruction is executed, the program restores from the watchdog timer interrupt processing routine.

Main routine INTWDT processing MOV STBC, #byte (STOP mode setting) MOV STBC, #byte (STOP mode release) NMI input (STOP mode release)

Figure 14-6. Operation after Release of STOP Mode (2)





(ii) When set to STOP mode in NMI interrupt processing routine

After the STOP mode is released by NMI input, the program starts execution of the instruction following that by which the STOP mode was set.

When the RETI instruction is executed during the NMI interrupt processing routine, the program restores from the NMI interrupt service routine.

Then, if one instruction is executed, the program branches to the NMI interrupt service routine again.








(iii) When set to STOP mode other than during non-maskable interrupt processing routine

After the STOP mode is released by NMI input, the program immediately branches to the NMI interrupt processing routine.

When the RETI instruction is executed during the NMI interrupt processing routine, the program restores to the instruction following that by which the STOP mode was set.








Release Source	Condition when STOP Mode was Set	PRC ^{Note}	Operation after Release	
RESET input	-	×	Starts operation from reset address.	
NMI input	INTWDT routine	1	Starts execution of instruction following MOV STBC, #byte instruction (NMI interrupt request is held pending). After completion of watchdog timer interrupt processing that set STOP mode, NMI interrupt request is acknowledged (see Figure 14-5).	
		0	Acknowledges NMI interrupt request (see Figure 14-6).	
	NMI routine	×	Starts execution of instruction following MOV STBC, #byte instruction (NMI interrupt request is held pending). After completion of NMI interrupt processing that set STOP mode, NMI interrupt request is acknowledged again (see Figure 14-7).	
	Other than non-maskable interrupt routine	×	Acknowledges NMI interrupt request (see Figure 14-8).	

Table 14-6. Release of STOP Mode and Operation after Release

Note Priority specification flag in watchdog timer mode register (WDM)

 $\label{eq:PRC} \mbox{PRC} = 1 \hdots \mbox{Watchdog timer interrupt request} > \mbox{NMI interrupt request} \\ \mbox{PRC} = 0 \hdots \mbox{Watchdog timer interrupt request} < \mbox{NMI interrupt request} \\ \mbox{PRC} = \times \hdots \mbox{don't care} \\ \end{tabular}$





(b) Releasing by RESET input

The oscillator restarts at the same time RESET input level is changed from high to low to put the system in the reset state.

Apply the $\overline{\text{RESET}}$ active period for the oscillation stabilization time. When $\overline{\text{RESET}}$ goes high, operation starts from the address stored in the reset vector.

CHAPTER 15 RESET FUNCTION

Phase-out/Discontinued

When the signal applied to the RESET pin is low, the system is reset, and each hardware component is placed in the status indicated in Table 15-1.

When the signal applied to the RESET input port goes high, the reset status is released, and program execution starts. The contents of registers must be initialized in the program as required. In particular, the number of cycles specified in the programmable wait control register (PWC) must be changed as required. After resetting, the initial setting in the PWC register is effective: Three wait cycles are added to the bus cycle, and the fetch cycle mode is normal (refer to Figure 3-11 Format of Programmable Wait Control Register).

The RESET pin contains a noise eliminator based on analog delays to prevent abnormal operation due to noise.

Caution When RESET is active, all pins except AVREF, AVDD, AVSS, VDD, VSS, X1, and X2 go into the highimpedance state.





Figure 15-1. Acceptance of Reset Signal



In reset operation at power-on, a time for stabilized operation between power-on and reset acceptance is required as shown in Figure 15-2.







	Status after Reset					
Control register	jister Program counter (PC)			Contents of reset vector table (0000H, 0001H) are set		
	Stack pointer (SP)		Undefined ^{Note 1}		
	Program status	word (PSW)	0000H		
Internal RAM	Data memory			Undefined ^{Note 1}		
	General-purpos	se regis	ster (R0-R15)	_		
Port	Output latch (P	0, P3-F	P5, P8, P9)	Undefined		
	Mode register	(PM0	, PM5)	FFH		
		(PM3)	×××1 1111B		
		(PM8)	××11 1111B		
		(PM9)	×××× ×111B		
	Mode control re	egister	(PMC0)	00H		
			(PMC3)	×××0 0000B		
			(PMC8)	××00 0000B		
	Pull-up resistor	Pull-up resistor option register (PUOL, PUOH)				
	Port read contr	ol regis	ter (PRDC)			
	Memory expan	sion ma	ode register (MM) ^{Note 2}	Note 3		
Real-time output	Real-time outp	ut port	register (RTP)	Undefined		
port (RTP)	Real-time outp	ut port i	mode register (RTPM)	00H		
Real-time pulse	Timer register	(TM0-T	M4)	00H		
unit (RPU)	Timer unit mod	Timer unit mode register (TUM0, TUM1)				
	Timer control r	7				
	Compare regis	Undefined				
	Capture registe					
	Capture/compa					
	Reload register					
	Buffer register					
	Timer out regis	××01 0101B				
	Sampling contr	00H				

Table 15-1. Hardware Statuses after Reset (1/2)

- **Notes 1.** When STOP mode is released by RESET input, the value immediately before the STOP mode is set is retained.
 - 2. Input/output mode setting register for port 4.
 - 3. The status after reset of the MM register varies according to the product.
 - μPD78361A ··· 20H μPD78362A ··· 60H μPD78P364A ··· 00H



	Hardware	9	Status after Reset	
A/D converter	A/D converter mode register	00H		
	A/D conversion result register (ADCR0-ADCR7, ADCR0H-ADCR7H)			
Serial interface	Asynchronous serial interface	e mode register (ASIM)	80H	
	Asynchronous serial interface	e status register (ASIS)	00H	
	Clocked serial interface mod	e register (CSIM)		
	Serial bus interface control re	egister (SBIC)		
	Serial I/O shift register (SIO)		Undefined	
	Serial receive buffer (RXB)			
	Serial transmit shift register (TXS)		
	Baud rate generator compare	e register (BRG)	-	
	Baud rate generator control r	00H		
PWM output	PWM control register (PWMC	C0, PWMC1)	00H	
function	PWM buffer register (PWM0,	Undefined		
Watchdog timer	Watchdog timer mode registe	00H		
Interrupt function	External interrupt mode regis	ter (INTM0, INTM1)	00H	
	Interrupt mode control registe	80H		
	Interrupt mask flag register	(MK0L, MK0H)	FFH	
		(MK0)	FFFFH	
	Interrupt control register (OV CM STI	43H		
	In-service priority register (IS	00H		
Bus cycle control function	Programmable wait control re	COAAH		
CPU control	Standby control register (STE	0000 ×000B		

Table 15-1. Hardware Statuses after Reset (2/2)



CHAPTER 16 PROGRAMMING FOR μ PD78P364A

The μ PD78P364A contains an electrically writable PROM of 49152 \times 8 bits.

Use the MODE/V_{PP} pin to set the μ PD78P364A to the PROM programming mode when programming on the PROM. The μ PD78P364A provides programming characteristics which are compatible with the μ PD27C1001A.

Function	Normal Operating Mode	Programming Mode
Address input	P00-P07, P21, P20, P80-P85, P30	A0-A16
Data input	P40-P47	D0-D7
Program pulse	P92	PGM
Chip enable	P91	CE
Output enable	P90	ŌĒ
Program voltage	MODE/Vpp	

Table 16-1. Pin Functions in Programming Mode



16.1 Operating Mode

When the MODE/V_{PP} pin is set to H, the μ PD78P364A enters the programming write/verify mode. This mode varies to each operating mode shown in Table 16-2 according to how to set the \overline{CE} , \overline{OE} , and \overline{PGM} pins.

Setting the μ PD78P364A to the read mode enables it to read the contents of PROM.

Process the unused pins by referring to 1.4 Pin Configuration (Top View).

Mode	CE	OE	PGM	MODE/Vpp	Vdd	D0-D7
Page data latch	Н	L	Н	+12.5 V	+6.5 V	Data input
Page program	н	Н	L			High impedance
Byte program	L	Н	L			Data input
Program verify	L	L	Н			Data output
Program inhibit	×	L	L			High impedance
	×	Н	Н			
Read	L	L	н	+5 V	+5 V	Data output
Output disable	L	н	×	1		High impedance
Standby	Н	×	×			High impedance

Table 16-2. Operating Modes for PROM Programming

Remark \times indicates L or H.



16.2 Procedure for Writing on PROM (Page Program Mode)

The following is a procedure for writing on PROM (refer to Figure 16-1).

In the page program mode, data is written in units of pages (four bytes). When write data completes midway of a page, latch FFH after the data so that the data fits into pages.


- Always set pin as follows: MODE/VPP = H. Process unused pins by referring to 1.4 Pin Configuration (Top View).
- (2) Apply +6.5 V to the V_DD pin and +12.5 V to the MODE/V_PP pin.
- (3) Input an initial address to the A0 to A16 pins.
- (4) Clear the page counter.
- (5) Data latch mode. Input write data to the D0 to D7 pins and input an active-low pulse to the \overline{OE} pin. Increment the address and the page counter.
- (6) Repeat step (5) for a page (four bytes).
- (7) Input a 0.1 ms program pulse (active low) to the \overline{PGM} pin.
- (8) Verify mode. Checks if data has been written in PROM.

Apply a low level to the \overline{CE} pin, input an active-low pulse to the \overline{OE} pin, and then read the write data from the D0 to D7 pins. Repeat this for a page (four bytes). When verification completes, apply a high level to the \overline{CE} pin.

- If data has been written, go to step (10).
- If not, repeat steps (7) and (8). If no data is written yet after the steps have been repeated 10 times, go to step (9).
- (9) Assume the device to be defective and stop write operation.
- (10) Increment the address.
- (11) Repeat steps (4) to (10) until the address exceeds the last address.

Figure 16-2 is a timing chart of these steps (2) to (9).





Note When write data completes midway of a page, latch FFH after the data so that the data fits into pages.




Figure 16-2. Timing Chart of PROM Write and Verify Operation (page program mode)



16.3 Procedure for Writing on PROM (Byte Program Mode)

The procedure for writing data into PROM is as follows (refer to Figure 16-3).

- (1) Always set pin as follows: MODE/V_{PP} = H. Connect unused pins by referring to **1.4 Pin Configuration (Top View)**.
- (2) Apply +6.5 V to the VDD pin and +12.5 V to the MODE/VPP pin. Input a low level to the CE pin.
- (3) Input an initial address to the A0 to A16 pins.
- (4) Input write data to the D0 to D7 pins.
- (5) Input a program pulse (active low) which has a period of 0.1 ms to the \overline{PGM} pin.
- (6) Verify mode. Check that data has been written in PROM.

Input an active-low pulse to the \overline{OE} pin and read the written data from the D0 to D7 pins.

- When data has been written, go to step (8).
- If not, repeat steps (4) to (6). If no data is written after the steps are repeated ten times, go to step (7).
- (7) Assume the device to be defective and stop write operation.
- (8) Increment the address.
- (9) Repeat steps (4) to (8) until the address exceeds the last address.

Figure 16-4 is a timing chart of steps (2) to (7) above.






Figure 16-3. Flowchart of Procedure for Writing (byte program mode)





16.4 Procedure for Reading from PROM

The contents of PROM can be read out to the external data bus (D0 to D7) in the following steps:

- (1) Always set the MODE/V_{PP} pin to H. Handle other unused pins by referring to **1.4 Pin Configuration (Top View)**.
- (2) Apply +5 V to the VDD and MODE/VPP pins.
- (3) Input the address of data to be read into the A0 to A16 pins.
- (4) Read mode ($\overline{CE} = L$, $\overline{OE} = L$)
- (5) Output the data on the D0 to D7 pins.

Figure 16-5 is a timing chart of these steps (2) to (5).




Figure 16-5. PROM Read Timing Chart



16.5 Screening of One-Time PROM Version

The one-time PROM version (μ PD78P364ACW) cannot be completely tested by NEC for shipment because of its structure. It is therefore recommended that screening is conducted by verifying the PROM after the PROM has been stored under the following conditions:

Storage Temperature	Storage Time
125°C	24 hours

CHAPTER 17 INSTRUCTION SET

Phase-out/Discontinued

This chapter describes each instruction operation of the μ PD78362A.

For details of the operation, the operation code and clock cycles, refer to the μ PD78356 User's Manual Instruction (U12117E).

17.1 Operand Identifier and Description

Operands are coded in the operand field of each instruction as listed in the description column of Table 17-1. For details of the operand format, refer to the relevant assembler specifications. When several coding forms are presented, any one of them is selected. Uppercase letters and the symbols, +, -, #, \$, !, and [], are keywords and must be written as they are.

For immediate data, an appropriate numeric or label must be written. The symbols #, \$, !, and [] must not be omitted when describing labels.

Table 17-1. Operand Identifier and Description

Identifier	Description							
r	R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15							
r1	R0, R1, R2, R3, R4, R5, R6, R7							
r2	С, В							
rp	RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7							
rp1	RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7							
rp2	DE, HL, VP, UP							
sfr	Special function register name (refer to Table 3-4)							
sfrp	Special function register name (16-bit manipulation register; refer to Table 3-4)							
post	RP0, RP1, RP2, RP3, RP4, RP5/PSW, RP6, RP7							
	(Can be coded more than once. However, RP5 can only be used in a PUSH or POP instruction and							
	PSW can only be used in a PUSHU or POPU instruction.)							
mem	[DE], [HL], [DE+], [HL+], [DE–], [HL–], [VP], [UP]: Register indirect mode							
	[DE + A], [HL + A], [DE + B], [HL + B], [VP + DE], [VP + HL]: Based indexed mode							
	[DE + byte], [HL + byte], [VP + byte], [UP + byte], [SP + byte]: Based mode							
	word [A], word [B], word [DE], word [HL]: Indexed mode							
saddr	FE20H-FF1FH Immediate data or label							
saddrp	FE20H-FF1EH Immediate data (bit 0 = 0) or label (for 16-bit manipulation)							
\$addr16	0000H-FDFFH Immediate data or label: Relative addressing							
!addr16	0000H-FDFFH Immediate data or label: Immediate addressing (Data at an address up to							
	FFFH can be coded in an MOV instruction. Data at an address from $FE00H$ to $FEFFH$							
	can be coded in an MOVTBLW instruction.)							
addr11	800H-FFFH Immediate data or label							
addr5	40H-7EH Immediate data (bit $0 = 0$) ^{Note} or label							
word	16-bit immediate data or label							
byte	8-bit immediate data or label							
bit	3-bit immediate data or label							
n	3-bit immediate data (0 to 7)							

Note Do not attempt to access word data at an odd-numbered address (bit 0 = 1).

Remarks 1. The same register name can be specified in rp and rp1, but different codes are generated.

2. Immediate addressing is effective for entire address spaces. Relative addressing is effective for the locations within a displacement range of -128 to +127 from the starting address of the next instruction.

The 8-bit registers (r, r1) and 16-bit register pairs (rp, rp1, post) can be represented by either absolute names (R0-R15, RP0-RP7) or function names. Table 17-2 and Table 17-3 list the absolute names and corresponding function names.

Absolute Name	Function Name		Absolute Name	Function Name			
Absolute Name	RSS = 0	RSS = 1	Absolute Name	RSS = 0	RSS = 1		
R0	Х		R8	VPL	VPL		
R1	А		R9	VРн	VРн		
R2	С		R10	UP∟	UP∟		
R3	В		R11	UРн	UPн		
R4		Х	R12	E	E		
R5		A	R13	D	D		
R6		С	R14	L	L		
R7		В	R15	Н	Н		

 Table 17-2. Absolute Names and Their Corresponding Function Names of 8-bit Register

Table 17-3.	Absolute Names an	d Their Co	responding	Function	Names o	f 16-bit Regi	ster Pair

Absolute Name	Functio	n Name
Absolute Name	RSS = 0	RSS = 1
RP0	AX	
RP1	BC	
RP2		AX
RP3		BC
RP4	VP	VP
RP5	UP	UP
RP6	DE	DE
RP7	HL	HL

RSS stands for the register set selection flag (bit 5 of PSW). Setting or resetting RSS switches function names for correspondence with an absolute name.



17.2 Legend

А		A register; 8-bit accumulator
Х		X register
В		B register
С	:	C register
D	:	D register
E	:	E register
Н	:	H register
L	:	L register
R0-R15	:	Register 0 to register 15 (absolute name)
AX	:	Register pair (AX); 16-bit accumulator
BC	:	Register pair (BC)
DE	:	Register pair (DE)
HL	:	Register pair (HL)
RP0-RP7	:	Register pair 0 to register pair 7 (absolute name)
PC	:	Program counter
SP	:	Stack pointer
UP	:	User stack pointer
PSW	:	Program status word
CY	:	Carry flag
AC	:	Auxiliary carry flag
Z	:	Zero flag
P/V	:	Parity/overflow flag
S	:	Sign flag
TPF	:	Table position flag
RBS	:	Register bank selecting flag
RSS	:	Register set selecting flag
IE	:	Interrupt request enable flag
STBC	:	Standby control register
WDM	:	Watchdog timer mode register
jdisp8	:	Signed 8-bit data (displacement value: -128 to +127)
()	:	Memory contents at an address enclosed in parentheses or at an address indicated in a register
		indicated in parentheses. (+) and (-) indicate that an address or the contents of a register indicated
		in parentheses are incremented and decremented by one after execution of the instruction, respec-
		tively.
(())	:	Memory contents at an address indicated by the memory contents at an address indicated in
		parentheses (()).
××Н	:	Hexadecimal number
\times H, \times L	:	High-order 8 bits and low-order 8 bits of 16-bit register



17.3 Notational Symbols in Flag Operation Field

Symbol	Explanation
(Blank)	No change
0	Cleared to zero.
1	Set to 1.
×	Set or clear according to the result.
Р	P/V flag operates as a parity flag.
V	P/V flag operates as an overflow flag.
R	Saved values are restored.

 Table 17-4.
 Notational Symbols in Flag Operation Field

17.4 Differences between μ PD78362A and μ PD78328 in Instruction Set

The instruction set of the μ PD78362A has the following four additional instructions which are not provided to the μ PD78328. The other instructions are the same as those of the μ PD78328.

- Sum-of-products instruction
- Sum-of-products instruction with saturation function
- Relative operation instruction
- Table shift instruction



17.5 Operations of Basic Instructions

(1) 8-bit data transfer instructions: MOV, XCH

Mnemonic	Operand	Byte	Operation			Flag		
Witterfiorfic	Operand	Dyte	Operation	S	Ζ	AC	P/V	СҮ
MOV	r1, #byte	2	r1 ← byte					
	saddr, #byte	3	$(saddr) \leftarrow byte$					
	sfr ^{Note} , #byte	3	$sfr \leftarrow byte$					
	r, r1	2	$r \leftarrow r1$					
	A, r1	1	$A \leftarrow r1$					
	A, saddr	2	$A \leftarrow (saddr)$					
	saddr, A	2	$(saddr) \leftarrow A$					
	saddr, saddr	3	$(saddr) \leftarrow (saddr)$					
	A, sfr	2	$A \leftarrow sfr$					
	sfr, A	2	$sfr \leftarrow A$					
	A, mem	1-4	$A \leftarrow (mem)$					
	mem, A	1-4	$(mem) \gets A$					
	A, [saddrp]	2	$A \leftarrow ((saddrp))$					
	[saddrp], A	2	$((saddrp)) \leftarrow A$					
	A, !addr16	4	$A \leftarrow (addr16)$					
	!addr16, A	4	$(addr16) \leftarrow A$					
	PSWL, #byte	3	$PSW_{L} \leftarrow byte$	×	×	×	×	×
	PSWH, #byte	3	$PSW_{H} \leftarrow byte$					
	PSWL, A	2	$PSW_L \gets A$	×	×	×	×	×
	PSWH, A	2	PSW _H ← A					
	A, PSWL	2	$A \leftarrow PSW_L$					
	A, PSWH	2	$A \leftarrow PSW_H$					
ХСН	A, r1	1	$A \leftrightarrow r1$					
	r, r1	2	$r \leftrightarrow r1$					
	A, mem	2-4	$A \leftrightarrow (mem)$					
	A, saddr	2	$A \leftrightarrow (saddr)$					
	A, sfr	3	$A \leftrightarrow sfr$					
	A, [saddrp]	2	$A \leftrightarrow ((saddrp))$					
	saddr, saddr	3	$(saddr) \leftrightarrow (saddr)$					

Note If STBC or WDM is coded in sfr, a different instruction having the different byte count is generated.



	Onered	Duta	Orangitan	Flag
Mnemonic	Operand	Byte	Operation	S Z AC P/V CY
MOVW	rp1, #word	3	$rp1 \leftarrow word$	
	saddrp, #word	4	$(saddrp) \leftarrow word$	
MOVW -	sfrp, #word	4	$sfrp \leftarrow word$	
	rp, rp1	2	rp ← rp1	
	AX, saddrp	2	$AX \gets (saddrp)$	
	saddrp, AX	2	$(saddrp) \leftarrow AX$	
	saddrp, saddrp	3	$(saddrp) \leftarrow (saddrp)$	
-	AX, sfrp	2	$AX \gets sfrp$	
	sfrp, AX	2	$sfrp \leftarrow AX$	
	rp1, !addr16	4	$rp1 \leftarrow (addr16)$	
	!addr16, rp1	4	$(addr16) \leftarrow rp1$	
	AX, mem	2-4	$AX \leftarrow (mem)$	
	mem, AX	2-4	$(mem) \gets AX$	
хснw	AX, saddrp	2	$AX \leftrightarrow (saddrp)$	
	AX, sfrp	3	$AX \leftrightarrow sfrp$	
s s r r r r s s s s r r r r r r XCHW	saddrp, saddrp	3	$(saddrp) \leftrightarrow (saddrp)$	
	rp, rp1	2	$rp \leftrightarrow rp1$	
	AX, mem	2-4	$AX \leftrightarrow (mem)$	

(2) 16-bit data transfer instructions: MOVW, XCHW

(3) 8-bit arithmetic/logical instructions: ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP

(1	/2)

Mnemonic	Operand	Byte	operation	Flag						
	Operatio	Dyte		S	Ζ	AC	P/V	′ CY		
ADD	A, #byte	2	A, CY \leftarrow A + byte	×	×	×	V	×		
	saddr, #byte	3	(saddr), CY \leftarrow (saddr) + byte	×	×	×	V	×		
	sfr, #byte	4	sfr, CY \leftarrow sfr + byte	×	×	×	V	×		
	r, r1	2	$r, CY \leftarrow r + r1$	×	×	×	V	×		
	A, saddr	2	A, $CY \leftarrow A + (saddr)$	×	×	×	V	×		
	A, sfr	3	A, CY \leftarrow A + sfr	×	×	×	V	×		
	saddr, saddr	3	(saddr), CY \leftarrow (saddr) + (saddr)	×	×	×	V	×		
	A, mem	2-4	A, CY \leftarrow A + (mem)	×	×	×	V	×		
	mem, A	2-4	(mem), CY \leftarrow (mem) + A	×	×	×	V	×		
ADDC	A, #byte	2	A, CY \leftarrow A + byte + CY	×	×	×	V	×		
	saddr, #byte	3	(saddr), CY \leftarrow (saddr) + byte + CY	×	×	×	V	×		
	sfr, #byte	4	$sfr, CY \leftarrow sfr + byte + CY$	×	×	×	V	×		
	r, r1	2	$r, CY \leftarrow r + r1 + CY$	×	×	×	V	×		
	A, saddr	2	$A, CY \gets A + (saddr) + CY$	×	×	×	V	×		
	A, sfr	3	$A, CY \gets A + sfr + CY$	×	×	×	V	×		
	saddr, saddr	3	$(saddr),CY \leftarrow (saddr) + (saddr) + CY$	×	×	×	V	×		
	A, mem	2-4	A, $CY \leftarrow A + (mem) + CY$	×	×	×	V	×		
	mem, A	2-4	(mem), $CY \leftarrow (mem) + A + CY$	×	×	×	V	×		
SUB	A, #byte	2	A, CY \leftarrow A – byte	×	×	×	V	×		
	saddr, #byte	3	(saddr), CY \leftarrow (saddr) – byte	×	×	×	V	×		
	sfr, #byte	4	$sfr, CY \leftarrow sfr - byte$	×	×	×	V	×		
	r, r1	2	$r, CY \leftarrow r - r1$	×	×	×	V	×		
	A, saddr	2	A, CY \leftarrow A – (saddr)	×	×	×	V	×		
	A, sfr	3	A, CY \leftarrow A – sfr	×	×	×	V	×		
	saddr, saddr	3	(saddr), CY \leftarrow (saddr) – (saddr)	×	×	×	V	×		
	A, mem	2-4	A, CY \leftarrow A – (mem)	×	×	×	V	×		
	mem, A	2-4	(mem), CY \leftarrow (mem) – A	×	×	×	V	×		
SUBC	A, #byte	2	A, $CY \leftarrow A - byte - CY$	×	×	×	V	×		
	saddr, #byte	3	(saddr), CY \leftarrow (saddr) – byte – CY	×	×	×	V	×		
	sfr, #byte	4	$sfr, CY \leftarrow sfr - byte - CY$	×	×	×	V	×		
	r, r1	2	$r, CY \leftarrow r - r1 - CY$	×	×	×	V	×		
	A, saddr	2	A, $CY \leftarrow A - (saddr) - CY$	×	×	×	V	×		
	A, sfr	3	A, $CY \leftarrow A - sfr - CY$	×	×	×	V	×		
ADDC A S ADDC A S S A A A A A A A S S B A A A A A A A	saddr, saddr	3	(saddr), $CY \leftarrow (saddr) - (saddr) - CY$	×	×	×	V	×		
	A, mem	2-4	A, $CY \leftarrow A - (mem) - CY$	×	×	×	V	×		
	mem, A	2-4	(mem), $CY \leftarrow (mem) - A - CY$	×	×	×	V	×		



(2/2)

Mnemonic	Operand	Byte	Operation			Flag	
		,		S	Ζ	AC	P/V C
AND	A, #byte	2	$A \leftarrow A \land byte$	×	×		Ρ
	saddr, #byte	3	$(saddr) \leftarrow (saddr) \land byte$	×	×		Ρ
	sfr, #byte	4	$sfr \leftarrow sfr \land byte$	×	×		Р
	r, r1	2	$r \leftarrow r \land r1$	×	×		Ρ
	A, saddr	2	$A \leftarrow A \ \land \ (saddr)$	×	×		Ρ
	A, sfr	3	$A \leftarrow A \land sfr$	×	×		Р
	saddr, saddr	3	$(saddr) \leftarrow (saddr) \land (saddr)$	×	×		Ρ
	A, mem	2-4	$A \leftarrow A \ \land \ (mem)$	×	×		Ρ
	mem, A	2-4	$(mem) \gets (mem) \ \land \ A$	×	×		Р
OR	A, #byte	2	$A \leftarrow A \lor byte$	×	×		Р
	saddr, #byte	3	$(saddr) \leftarrow (saddr) \lor byte$	×	×		Р
	sfr, #byte	4	$sfr \leftarrow sfr \lor byte$	×	×		Ρ
	r, r1	2	$r \leftarrow r \lor r1$	×	×		Ρ
	A, saddr	2	$A \leftarrow A \lor (saddr)$	×	×		Ρ
	A, sfr	3	$A \leftarrow A \lor sfr$	×	×		Ρ
	saddr, saddr	3	$(saddr) \leftarrow (saddr) \lor (saddr)$	×	×		Ρ
	A, mem	2-4	$A \leftarrow A \lor (mem)$	×	×		Ρ
	mem, A	2-4	$(mem) \gets (mem) \lor A$	×	×		Ρ
XOR	A, #byte	2	$A \leftarrow A \forall byte$	×	×		Ρ
-	saddr, #byte	3	$(saddr) \leftarrow (saddr) \forall byte$	×	×		Ρ
	sfr, #byte	4	$sfr \leftarrow sfr \ \forall \ byte$	×	×		Р
	r, r1	2	$r \leftarrow r \forall r1$	×	×		Р
	A, saddr	2	$A \leftarrow A \ \forall$ (saddr)	×	×		Р
	A, sfr	3	$A \leftarrow A \ \forall \ sfr$	×	×		Р
	saddr, saddr	3	$(saddr) \leftarrow (saddr) \forall (saddr)$	×	×		Р
	A, mem	2-4	$A \leftarrow A \forall$ (mem)	×	×		Р
	mem, A	2-4	(mem) \leftarrow (mem) \forall A	×	×		Р
СМР	A, #byte	2	A – byte	×	×	×	V >
	saddr, #byte	3	(saddr) - byte	×	×	×	V >
	sfr, #byte	4	sfr – byte	×	×	×	V :
	r, r1	2	r – r1	×	×	×	V :
	A, saddr	2	A – (saddr)	×	×	×	V :
	A, sfr	3	A – sfr	×	×	×	V :
	saddr, saddr	3	(saddr) – (saddr)	×	×	×	V
	A, mem	2-4	A – (mem)	×	×	×	V
	mem, A	2-4	(mem) – A	×	×	×	V :



Mnemonic	Operand	Puto	Operation			Flag)	
winemonic	Operand	Byte	Operation	S	Ζ	AC	P/V	CY
ADDW	AX, #word	3	AX, CY \leftarrow AX + word	×	×	×	V	×
	saddrp, #word	4	(saddrp), CY \leftarrow (saddrp) + word	×	×	×	V	×
	sfrp, #word	5	sfrp, CY \leftarrow sfrp + word	×	×	×	V	×
	rp, rp1	2	$rp, CY \leftarrow rp + rp1$	×	×	×	V	×
	AX, saddrp	2	AX, CY \leftarrow AX + (saddrp)	×	×	×	V	×
	AX, sfrp	3	$AX,CY \leftarrow AX + sfrp$	×	×	×	V	×
	saddrp, saddrp	3	$(saddrp),CY \leftarrow (saddrp) + (saddrp)$	×	×	×	V	×
SUBW	AX, #word	3	AX, CY \leftarrow AX – word	×	×	×	V	×
	saddrp, #word	4	(saddrp), CY \leftarrow (saddrp) – word	×	×	×	V	×
	sfrp, #word	5	sfrp, CY \leftarrow sfrp – word	×	×	×	V	×
	rp, rp1	2	$rp, CY \leftarrow rp - rp1$	×	×	×	V	×
	AX, saddrp	2	AX, CY \leftarrow AX – (saddrp)	×	×	×	V	×
	AX, sfrp	3	$AX,CY \leftarrow AX - sfrp$	×	×	×	V	×
	saddrp, saddrp	3	$(saddrp),CY \leftarrow (saddrp) - (saddrp)$	×	×	×	V	×
CMPW	AX, #word	3	AX – word	×	×	×	V	×
	saddrp, #word	4	(saddrp) - word	×	×	×	V	×
	sfrp, #word	5	sfrp – word	×	×	×	V	×
	rp, rp1	2	rp – rp1	×	×	Х	V	×
	AX, saddrp	2	AX – (saddrp)	×	×	×	V	×
	AX, sfrp	3	AX – sfrp	×	×	×	V	×
	saddrp, saddrp	3	(saddrp) - (saddrp)	×	×	×	V	×

(4) 16-bit arithmetic/logical instructions: ADDW, SUBW, CMPW

(5) Multiply/divide instructions: MULU, DIVUW, MULUW, DIVUX

Mnemonic	Operand	Duto	Operation			Flag
winemonic	Operand	Byte	Operation	S	Ζ	AC P/V CY
MULU	r1	2	$AX \leftarrow A \times r1$			
DIVUW	r1	2	AX (quotient), r1 (remainder) \leftarrow AX \div r1			
MULUW	rp1	2	AX (high-order 16 bits), rp1 (low-order 16 bits) \leftarrow AX \times rp1			
DIVUX	rp1	2	AXDE (quotient), rp1 (remainder) \leftarrow AXDE \div rp1			



(6) Signed multiply instruction: MULW

Mnemonic	Operand	Bvte	Operation	Flag
Minemonic	Operand	Буге	Operation	S Z AC P/V CY
MULW	rp1	2	AX (high-order 16 bits), rp1 (low-order 16 bits) \leftarrow AX \times rp1	

(7) Sum-of-products instruction: MACW

Mnemonic	Operand	Byte	Operation			Flag	g	
winemonic	Operand	Буге	Operation	S	Ζ	AC	P/V	CY
MACW	n	3	$AXDE \leftarrow (B) \times (C) + AXDE$	×	×	×	V	×
			$B \leftarrow B + 2, C \leftarrow C + 2, n \leftarrow n - 1$					
			End if $n = 0$ or $P/V = 1$					

(8) Sum-of-products instruction with saturation function: MACSW

Mnemonic	Operand	Byte	Operation			Flag		
winemonic	Operand	Буге	Operation	S	Ζ	AC	P/V	СҮ
MACSW	n	3	$AXDE \leftarrow (B) \times (C) + AXDE$	×	×	×	V	×
			$B \leftarrow B + 2, C \leftarrow C + 2, n \leftarrow n - 1$					
			if overflow $(P/V = 1)$ then					
			$AXDE \leftarrow 7FFFFFFH$					
			if underflow $(P/V = 1)$ then					
			AXDE ← 80000000H					
			end if $n = 0$ or $P/V = 1$					

(9) Relative operation instruction: SACW

Mnemonic	Operand	Byte	Operation			Fla	g	
winemonic	Operand	Буге	Operation	S	Ζ	AC	P/V	CY
SACW	[DE+], [HL+]	4	$\begin{array}{l} AX \leftarrow AX + \mid (DE) - (HL) \mid \\ DE \leftarrow DE + 2, HL \leftarrow HL + 2, C \leftarrow C - 1 \\ end \ if \ C = 0 \ or \ CY = 1 \end{array}$	×	×	×	V	×

(10) Table shift instruction: MOVTBLW

Mnemonic	Operand	Puto	Operation	Flag
winemonic	Operand	Byte	Operation	S Z AC P/V CY
MOVTBLW	!addr16, n	4	$(addr16 + 2) \leftarrow (addr16), n \leftarrow n - 1$	
			addr16 \leftarrow addr16 – 2, End if n = 0	

Remark The addressing range of the table shift instruction is FE00H to FEFFH.



Mnemonic	Operand	Byte	Operation			Flag	I
Winemonic	Operand	Буге	Operation	S	Ζ	AC	P/V CY
INC	r1	1	r1 ← r1 + 1	×	×	×	V
	saddr	2	$(saddr) \leftarrow (saddr) + 1$	×	×	×	V
DEC	r1	1	r1 ← r1 − 1	×	×	×	V
	saddr	2	$(saddr) \leftarrow (saddr) - 1$	×	×	×	V
INCW	rp2	1	$rp2 \leftarrow rp2 + 1$				
	saddrp	3	$(saddrp) \leftarrow (saddrp) + 1$				
DECW	rp2	1	$rp2 \leftarrow rp2 - 1$				
	saddrp	3	$(saddr) \leftarrow (saddrp) - 1$				

(11) Increment/decrement instructions: INC, DEC, INCW, DECW

(12) Shift/rotate instructions: ROR, ROL, RORC, ROLC, SHR, SHL, SHRW, SHLW, ROR4, ROL4

Mnemonic	Operand	Puto	Operation				Flag		
winemonic	Operand	Byte	Operation		S	Ζ	AC	P/V	CY
ROR	r1, n	2	(CY, r17 \leftarrow r10, r1m - 1 \leftarrow r1m) \times n times	n = 0-7				Ρ	×
ROL	r1, n	2	(CY, r1o \leftarrow r17, r1m + 1 \leftarrow r1m) \times n times	n = 0-7				Ρ	×
RORC	r1, n	2	$(CY \leftarrow r1_0, r1_7 \leftarrow CY, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$	n = 0-7				Ρ	×
ROLC	r1, n	2	$(CY \leftarrow r1_{7}, r1_{0} \leftarrow CY, r1_{m+1} \leftarrow r1_{m}) \times n \text{ times}$	n = 0-7				Ρ	×
SHR	r1, n	2	(CY \leftarrow r1o, r17 \leftarrow 0, r1m - 1 \leftarrow r1m) \times n times	n = 0-7	×	×	0	Ρ	×
SHL	r1, n	2	(CY \leftarrow r17, r10 \leftarrow 0, r1m + 1 \leftarrow r1m) \times n times	n = 0-7	×	×	0	Ρ	×
SHRW	rp1, n	2	(CY \leftarrow rp10, rp115 \leftarrow 0, rp1m - 1 \leftarrow rp1m) \times n times	n = 0-7	×	×	0	Ρ	×
SHLW	rp1, n	2	(CY \leftarrow rp115, rp10 \leftarrow 0, rp1m + 1 \leftarrow rp1m) \times n times	n = 0-7	×	×	0	Ρ	×
ROR4	[rp1]	2	$A_{3-0} \leftarrow (rp1)_{3-0}, (rp1)_{7-4} \leftarrow A_{3-0}, (rp1)_{3-0} \leftarrow (rp1)_{7-4}$						
ROL4	[rp1]	2	$A_{3-0} \leftarrow (rp1)_{7-4}, (rp1)_{3-0} \leftarrow A_{3-0}, \\ (rp1)_{7-4} \leftarrow (rp1)_{3-0}$						

Remark n indicates the number of shifts or rotations.



(13) BCD adjustment instructions: ADJBA, ADJBS

Mnemonic	Operand	Byte	Operation			Flag	l	
winemonic	Operand	Буге	Operation	S	Ζ	AC	P/V	CY
ADJBA		2	Decimal Adjust Accumulator	×	×	×	Ρ	×
ADJBS								

(14) Data conversion instruction: CVTBW

Maamania	Operand	Dute	Operation			Flag
Mnemonic	Operand	Byte	Operation	S	Ζ	AC P/V CY
CVTBW		1	When $A_7 = 0, X \leftarrow A, A \leftarrow 00H$			
			When $A_7 = 1, X \leftarrow A, A \leftarrow FFH$			

(15) Bit manipulation instructions: MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1

|--|

Mnemonic	Operand	Byte	Operation	Flag
Willemonic	Operand	Dyte	Орегация	S Z AC P/V CY
MOV1	CY, saddr.bit	3	$CY \gets (saddr.bit)$	×
	CY, sfr.bit	3	$CY \gets sfr.bit$	×
	CY, A.bit	2	$CY \leftarrow A.bit$	×
	CY, X.bit	2	$CY \leftarrow X.bit$	×
	CY, PSWH.bit	2	CY ← PSW _H .bit	×
	CY, PSWL.bit	2	CY ← PSWL.bit	×
	saddr.bit, CY	3	$(saddr.bit) \leftarrow CY$	
	sfr.bit, CY	3	$sfr.bit \leftarrow CY$	
	A.bit, CY	2	A.bit \leftarrow CY	
	X.bit, CY	2	$X.bit \leftarrow CY$	
	PSWH.bit, CY	2	PSW⊢.bit ← CY	
	PSWL.bit, CY	2	PSW∟.bit ← CY	
AND1	CY, saddr.bit	3	$CY \leftarrow CY \land (saddr.bit)$	×
	CY, /saddr.bit	3	$CY \leftarrow CY \land (\overline{saddr.bit})$	×
	CY, sfr.bit	3	$CY \leftarrow CY \land sfr.bit$	×
	CY, /sfr.bit	3	$CY \leftarrow CY \land \overline{sfr.bit}$	×
	CY, A.bit	2	$CY \leftarrow CY \land A.bit$	×
	CY, /A.bit	2	$CY \leftarrow CY \land \overline{A.bit}$	×
	CY, X.bit	2	$CY \leftarrow CY \land X.bit$	×
	CY, /X.bit	2	$CY \leftarrow CY \land \overline{X.bit}$	×
	CY, PSWH.bit	2	$CY \leftarrow CY \land PSW_{H.bit}$	×
	CY, /PSWH.bit	2	$CY \leftarrow CY \land \overline{PSW_{H.bit}}$	×
	CY, PSWL.bit	2	$CY \leftarrow CY \land PSW_L.bit$	×
	CY, /PSWL.bit	2	$CY \leftarrow CY \land \overline{PSW_{L.bit}}$	×
OR1	CY, saddr.bit	3	$CY \leftarrow CY \lor$ (saddr.bit)	×
	CY, /saddr.bit	3	$CY \leftarrow CY \lor (\overline{saddr.bit})$	×
	CY, sfr.bit	3	$CY \leftarrow CY \lor sfr.bit$	×
	CY, /sfr.bit	3	$CY \leftarrow CY \lor \overline{sfr.bit}$	×
	CY, A.bit	2	$CY \leftarrow CY \lor A.bit$	×
	CY, /A.bit	2	$CY \leftarrow CY \lor \overline{A.bit}$	×
	CY, X.bit	2	$CY \leftarrow CY \lor X.bit$	×
	CY, /X.bit	2	$CY \leftarrow CY \lor \overline{X.bit}$	×
	CY, PSWH.bit	2	$CY \leftarrow CY \lor PSW_{H.bit}$	×
	CY, /PSWH.bit	2	$CY \leftarrow CY \lor \overline{PSW_{H.bit}}$	×
	CY, PSWL.bit	2	$CY \leftarrow CY \lor PSW_{L}$ bit	×
	CY, /PSWL.bit	2	$CY \leftarrow CY \lor \overline{PSW_{L.bit}}$	×



(2/2)

Mnemonic	Operand	Puto	Operation	Flag
whemonic	Operand	Byte	Operation	S Z AC P/V CY
XOR1	CY, saddr.bit	3	$CY \gets CY \ \forall \ (saddr.bit)$	×
	CY, sfr.bit	3	$CY \gets CY \ \forall \ sfr.bit$	×
	CY, A.bit	2	$CY \leftarrow CY \ \forall \ A.bit$	×
	CY, X.bit	2	$CY \leftarrow CY \ \forall \ X.bit$	×
	CY, PSWH.bit	2	$CY \leftarrow CY \ \forall \ PSW_{H}.bit$	×
	CY, PSWL.bit	2	$CY \gets CY \ \forall \ PSW_{L}bit$	×
SET1	saddr.bit	2	$(saddr.bit) \leftarrow 1$	
	sfr.bit	3	sfr.bit $\leftarrow 1$	
	A.bit	2	A.bit $\leftarrow 1$	
	X.bit	2	X.bit $\leftarrow 1$	
	PSWH.bit	2	PSW⊦.bit ← 1	
	PSWL.bit	2	PSW∟.bit ← 1	× × × × ×
	CY	1	CY ← 1	1
CLR1	saddr.bit	2	$(saddr.bit) \leftarrow 0$	
	sfr.bit	3	sfr.bit $\leftarrow 0$	
	A.bit	2	A.bit $\leftarrow 0$	
	X.bit	2	X.bit $\leftarrow 0$	
	PSWH.bit	2	PSW⊦.bit ← 0	
	PSWL.bit	2	$PSW_{L}.bit \leftarrow 0$	× × × × ×
	CY	1	$CY \leftarrow 0$	0
NOT1	saddr.bit	3	$(saddr.bit) \leftarrow (\overline{saddr.bit})$	
	sfr.bit	3	$sfr.bit \leftarrow \overline{sfr.bit}$	
	A.bit	2	A.bit $\leftarrow \overline{A.bit}$	
	X.bit	2	X.bit $\leftarrow \overline{X.bit}$	
	PSWH.bit	2	PSW⊣.bit ← PSW⊣.bit	
	PSWL.bit	2	$PSW_{L}.bit \leftarrow \overline{PSW_{L}.bit}$	× × × × ×
	CY	1	$CY \leftarrow \overline{CY}$	×



(16) Call/return instructions: C	CALL, CALLF,	CALLT, BRK, R	ET, RETB, RETI
----------------------------------	--------------	---------------	----------------

Mnemonic	Operand	Byte	Operation			Flag	l	
WITEITIONIC	Operand	Byte	Operation	S Z		AC	P/V	СҮ
CALL	!addr16	3	$(SP - 1) \leftarrow (PC + 3)_{H}, (SP - 2) \leftarrow (PC + 3)_{L},$ PC \leftarrow addr16, SP \leftarrow SP - 2					
	rp1	2	$(SP - 1) \leftarrow (PC + 2)$ H, $(SP - 2) \leftarrow (PC + 2)$ L, PCH \leftarrow rp1H, PCL \leftarrow rp1L, SP \leftarrow SP - 2					
	[rp1]	2	$(SP - 1) \leftarrow (PC + 2)_{H}, (SP - 2) \leftarrow (PC + 2)_{L},$ $PC_{H} \leftarrow (rp1 + 1), PC_{L} \leftarrow (rp1), SP \leftarrow SP - 2$					
CALLF	!addr11	2	$(SP - 1) \leftarrow (PC + 2)_{H}, (SP - 2) \leftarrow (PC + 2)_{L},$ $PC_{15-11} \leftarrow 00001, PC_{10-0} \leftarrow addr11, SP \leftarrow SP - 2$					
CALLT	[addr5]	1	$(SP - 1) \leftarrow (PC + 1)_{H}, (SP - 2) \leftarrow (PC + 1)_{L},$ $PC_{H} \leftarrow (TPF, 00000000, addr5 + 1),$ $PC_{L} \leftarrow (TPF, 00000000, addr5), SP \leftarrow SP - 2$					
BRK		1	$\begin{split} (SP-1) &\leftarrow PSW_{H}, \ (SP-2) \leftarrow PSW_{L}, \\ (SP-3) &\leftarrow (PC+1)_{H}, \ (SP-4) \leftarrow (PC+1)_{L}, \\ PC_{L} &\leftarrow (003EH), \ PC_{H} \leftarrow (003FH), \\ SP &\leftarrow SP-4, \ IE \leftarrow 0 \end{split}$					
RET		1	$PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP+1), SP \leftarrow SP+2$					
RETB		1	$\begin{array}{l} PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP+1), PSW_{L} \leftarrow (SP+2), \\ PSW_{H} \leftarrow (SP-3), SP \leftarrow SP+4 \end{array}$	R	R	R	R	R
RETI		1	$\begin{array}{l} PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP+1), PSW_{L} \leftarrow (SP+2), \\ PSW_{H} \leftarrow (SP+3), SP \leftarrow SP+4, ISPRn \leftarrow 0^{\textbf{Note}} \end{array}$	R	R	R	R	R

Note When using the RETI instruction, reset (0) the interrupt request corresponding bit that has the highest priority among the bits (n = 0 to 3) set (1) in the ISPR register.



Masaasia	Operand	Durte				Flag		
Mnemonic	Operand	Byte	Operation	S	Ζ	AC	P/V	СҮ
PUSH	sfrp	3	$(SP - 1) \leftarrow sfr_{H}, (SP - 2) \leftarrow sfr_{L}, SP \leftarrow SP - 2$					
	post	2	$\{(SP-1) \leftarrow post_{H}, (SP-2) \leftarrow post_{L}, SP \leftarrow SP-2\} \times n \text{ times}$					
	PSW	1	$(SP - 1) \leftarrow PSW_{H}, (SP - 2) \leftarrow PSW_{L}, SP \leftarrow SP - 2$					
PUSHU	post	2	$\{(UP-1) \leftarrow post_{H}, (UP-2) \leftarrow post_{L}, UP \leftarrow UP-2\} \times n \text{ times}$					
POP	sfrp	3	$sfr_{L} \leftarrow (SP), sfr_{H} \leftarrow (SP + 1), SP \leftarrow SP+2$					
	post	2	$\{\text{post}_{\!\!\!L} \leftarrow (\text{SP}), \text{post}_{\!\!\!H} \leftarrow (\text{SP + 1}), \text{SP} \leftarrow \text{SP + 2}\} \times n \text{times}$					
	PSW	1	$PSW_{L} \gets (SP), PSW_{H} \gets (SP + 1), SP \gets SP + 2$	R	R	R	R	R
POPU	post	2	$\{\text{post}_{L} \leftarrow (\text{UP}), \text{post}_{H} \leftarrow (\text{UP + 1}), \text{UP} \leftarrow \text{UP + 2}\} \times n \text{ times}$					
MOVW	SP, #word	4	$SP \gets word$					
	SP, AX	2	$SP \leftarrow AX$					
	AX, SP	2	$AX \leftarrow SP$					
INCW	SP	2	$SP \leftarrow SP + 1$					
DECW	SP	2	$SP \leftarrow SP - 1$					

(17) Stack manipulation instructions: PUSH, PUSHU, POP, POPU, MOVW, INCW, DECW

Remark n indicates the number of registers specified in post.

(18) Special instructions: CHKL, CHKLA

Mnemonic	Operand	Byte	Operation			Flag
winemonic	Operand	Буге	Operation	S	Ζ	AC P/V CY
CHKL	sfr	3	(Pin level) \forall (Signal level before output buffer)	×	×	Р
CHKLA	sfr	3	$A \leftarrow \{(Pin \ level) \ \forall \ (Signal \ level \ before \ output \ buffer)\}$	×	×	Р

(19) Unconditional branch instruction: BR

Mnemonic	Operand	Duto	Operation			Flag
whemonic	Operand	Byte	Operation	S	Ζ	AC P/V CY
BR	!addr16	3	$PC \leftarrow addr16$			
	rp1	2	$PC_{H} \gets rp1_{H}, PC_{L} \gets rp1_{L}$			
	[rp1]	2	$PC_{H} \leftarrow (rp1 + 1), PC_{L} \leftarrow (rp1)$			
	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8$			



(20) Conditional branch instructions: BC, BL, BNC, BNL, BZ, BE, BNZ, BNE, BV, BPE, BNV, BPO, BN, BP, BGT, BGE, BLT, BLE, BH, BNH, BT, BF, BTCLR, BFSET,

DBNZ

<i>,</i>	

(1/2)

Mnemonic	Operand	Byte	Operation			Flag
		2,10		S	Ζ	AC P/V CY
BC	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 1$			
BL						
BNC	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8$ if $CY = 0$			
BNL						
BZ	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8$ if $Z = 1$			
BE						
BNZ	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			
BNE						
BV	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8$ if $P/V = 1$			
BPE						
BNV	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8$ if $P/V = 0$			
BPO						
BN	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8$ if $S = 1$			
BP	\$addr16	2	$PC \leftarrow PC + 2 + jdisp8 \text{ if } S = 0$			
BGT	\$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (P/V \ \forall \ S) \ \lor \ Z = 0$			
BGE	\$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } P/V \ \forall S = 0$			
BLT	\$addr16	3	$PC \leftarrow PC + 3 + jdisp8$ if $P/V \forall S = 1$			
BLE	\$addr16	3	$PC \gets PC + 3 + jdisp8 \text{ if } (P/V \ \forall \ S) \ \lor \ Z = 1$			
BH	\$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } Z \lor CY = 0$			
BNH	\$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } Z \lor CY = 1$			
вт	saddr.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8$ if (saddr.bit) = 1			
	sfr.bit, \$addr16	4	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1			
	A.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1			
	X.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8$ if X.bit = 1			
	PSWH.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8$ if $PSW_{H.bit} = 1$			
	PSWL.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } PSW_L.bit = 1$			
BF	saddr.bit, \$addr16	4	$PC \leftarrow PC + 4 + jdisp8$ if (saddr.bit) = 0			
	sfr.bit, \$addr16	4	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 0			
	A.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 0			
	X.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8$ if X.bit = 0			
	PSWH.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8$ if $PSW_{H.bit} = 0$			
	PSWL.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8$ if PSW_L .bit = 0			



(2/2)

						Fla	g	
Mnemonic	Operand	Byte	Operation	S	Ζ	AC	; P/V	′ CY
BTCLR	saddr.bit, \$addr16	4	$PC \leftarrow PC + 4 + jdisp8$ if (saddr.bit) = 1 then reset (saddr.bit)					
	sfr.bit, \$addr16	4	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1 then reset sfr.bit					
	A.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 1$ then reset A.bit					
	X.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } X.bit = 1$ then reset X.bit					
	PSWH.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8$ if PSWH.bit = 1 then reset PSWH.bit					
	PSWL.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } PSW_bit = 1$ then reset PSW_bit	×	×	×	×	×
BFSET	saddr.bit, \$addr16	4	$PC \leftarrow PC + 4 + jdisp8$ if (saddr.bit) = 0 then set (saddr.bit)					
	sfr.bit, \$addr16	4	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 0 then set sfr.bit					
	A.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } A.bit = 0$ then set A.bit					
	X.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } X.bit = 0$ then set X.bit					
	PSWH.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } PSW_{H}.bit = 0$ then set PSW_H.bit					
	PSWL.bit, \$addr16	3	$PC \leftarrow PC + 3 + jdisp8 \text{ if } PSW_{L}bit = 0$ then set $PSW_{L}bit$	×	×	×	×	×
DBNZ	r2, \$addr16	2	$r2 \leftarrow r2 - 1$, then PC \leftarrow PC + 2 + jdisp8 if $r2 \neq 0$					
	saddr, \$addr16	3	(saddr) ← (saddr) – 1 then PC ← PC + 3 + jdisp8 if (saddr) \neq 0					



(21) Context switching instructions: BRKCS, RETCS, RETCSB

Mnemonic	Operand Byte	Byte	e Operation	Flag					
WITEHTOTIC	Operand	Dyne Operation	S	Ζ	AC	P/V	СҮ		
BRKCS	RBn	2	$\begin{array}{l} RBS2-0\leftarrown,PCH\leftrightarrowR5,PCL\leftrightarrowR4,R7\leftarrowPSW_{H},\\ R6\leftarrowPSW_{L},RSS\leftarrow0,IE\leftarrow0 \end{array}$						
RETCS	!addr16	3	$\begin{array}{l} PC_{H} \leftarrow R5, PC_{L} \leftarrow R4, \\ R5 \leftarrow addr16_{H}, R4 \leftarrow addr16_{L}, \\ PSW_{H} \leftarrow R7, PSW_{L} \leftarrow R6 \end{array}$	R	R	R	R	R	
RETCSB	!addr16	4	$\begin{array}{l} PC_{H} \leftarrow R5, PC_{L} \leftarrow R4, \\ R5 \leftarrow addr16_{H}, R4 \leftarrow addr16_{L}, \\ PSW_{H} \leftarrow R7, PSW_{L} \leftarrow R6 \end{array}$	R	R	R	R	R	

(22) String instructions: MOVM, MOVBK, XCHM, XCHBK, CMPME, CMPBKE, CMPMNE, CMPBKNE, CMPBKNE,

Mnemonic	Operand	Byte	Operation	Flag				
		Operation	s	Ζ	AC	P/V	CY	
MOVM	[DE+], A	2	$(DE+) \leftarrow A, C \leftarrow C - 1$, End if $C = 0$					
	[DE–], A	2	$(DE-) \leftarrow A, C \leftarrow C - 1$, End if $C = 0$					
MOVBK	[DE+], [HL+]	2	$(DE+) \leftarrow (HL+), C \leftarrow C - 1, End if C = 0$					
	[DE–], [HL–]	2	(DE–) \leftarrow (HL–), C \leftarrow C – 1, End if C = 0					
ХСНМ	[DE+], A	2	(DE+) \leftrightarrow A, C \leftarrow C – 1, End if C = 0					
	[DE–], A	2	(DE–) \leftrightarrow A, C \leftarrow C – 1, End if C = 0					
ХСНВК	[DE+], [HL+]	2	(DE+) \leftrightarrow (HL+), C \leftarrow C – 1, End if C = 0					
	[DE–], [HL–]	2	(DE–) \leftrightarrow (HL–), C \leftarrow C – 1, End if C = 0					
CMPME	[DE+], A	2	(DE+) – A, C \leftarrow C – 1, End if C = 0 or Z = 0	×	×	Х	V	×
	[DE–], A	2	(DE–) – A, C \leftarrow C – 1, End if C = 0 or Z = 0	×	×	×	V	×
CMPBKE	[DE+], [HL+]	2	(DE+) – (HL+), C \leftarrow C – 1, End if C = 0 or Z = 0	×	×	×	V	×
	[DE–], [HL–]	2	(DE–) – (HL–), C \leftarrow C – 1, End if C = 0 or Z = 0	×	×	×	V	×
CMPMNE	[DE+], A	2	(DE+) – A, C \leftarrow C – 1, End if C = 0 or Z = 1	×	×	×	V	×
	[DE–], A	2	(DE–) – A, C \leftarrow C – 1, End if C = 0 or Z = 1	×	×	×	V	×
CMPBKNE	[DE+], [HL+]	2	$DE+) - (HL+), C \leftarrow C - 1, End \text{ if } C = 0 \text{ or } Z = 1$		×	×	V	×
	[DE–], [HL–]	2	(DE–) – (HL–), C \leftarrow C – 1, End if C = 0 or Z = 1	×	×	×	V	×
СМРМС	[DE+], A	2	(DE+) – A, C \leftarrow C – 1, End if C = 0 or CY = 0	×	×	×	V	×
	[DE–], A	2	(DE–) – A, C \leftarrow C – 1, End if C = 0 or CY = 0	×	×	×	V	×
СМРВКС	[DE+], [HL+]	2	(DE+) – (HL+), C \leftarrow C – 1, End if C = 0 or CY = 0	×	×	×	V	×
	[DE–], [HL–]	2	(DE–) – (HL–), C \leftarrow C – 1, End if C = 0 or CY = 0	×	×	×	V	×
CMPMNC	[DE+], A	2	$(DE+) - A, C \leftarrow C - 1$, End if $C = 0$ or $CY = 1$	×	×	×	V	×
	[DE–], A	2	(DE–) – A, C \leftarrow C – 1, End if C = 0 or CY = 1	×	×	×	V	×
CMPBKNC	[DE+], [HL+]	2	(DE+) – (HL+), C \leftarrow C – 1, End if C = 0 or CY = 1	×	×	×	V	×
	[DE–], [HL–]	2	(DE–) – (HL–), C \leftarrow C – 1, End if C = 0 or CY = 1	×	×	×	V	×



(23) CPU control instructions: MOV, SWRS, SEL, NOP, EI, DI

Mnemonic	Operand By	Puto	Operation		Flag	
		Буге	Operation		Ζ	AC P/V CY
MOV	STBC, #byte	4	$STBC \gets byte^{\mathbf{Note}}$			
	WDM, #byte	4	$WDM \gets byte^{Note}$			
SWRS		1	$RSS \leftarrow \overline{RSS}$			
SEL	RBn	2	$RBS2 - 0 \leftarrow n, RSS \leftarrow 0$			
	RBn, ALT	2	$RBS2 - 0 \gets n, RSS \gets 1$			
NOP		1	No operation			
EI		1	$IE \leftarrow 1$ (Enable interrupt)			
DI		1	$IE \leftarrow 0$ (Disable interrupt)			

Note An op-code trap interrupt occurs if an invalid op-code is specified in an STBC or WDM register manipulation instruction.

 $\begin{array}{ll} \text{Trap operation:} & (\text{SP}-1) \leftarrow \text{PSW}\text{H}, \ (\text{SP}-2) \leftarrow \text{PSW}\text{L}, \\ & (\text{SP}-3) \leftarrow (\text{PC}-4)\text{H}, \ (\text{SP}-4) \leftarrow (\text{PC}-4)\text{L}, \\ & \text{PCL} \leftarrow (003\text{CH}), \ \text{PCH} \leftarrow (003\text{DH}), \\ & \text{SP} \leftarrow \text{SP}-4, \ \text{IE} \leftarrow 0 \end{array}$





CHAPTER 18 INSTRUCTION EXECUTION RATE

18.1 Memory Space and Access Speed

18.1.1 Main RAM and peripheral RAM

The internal RAM^{Note 1} of the μ PD78362A is divided into two large groups, main RAM and peripheral RAM, according to the access speed.

Main RAM is in the execution unit (EXU) and allows access at the highest speed.

- Main RAM (FE00H to FEFFH): 1 clock per word
- Peripheral RAM^{Note 2} : 3 + n clocks per word (When a word access to even addresses is executed.)

Notes 1. μPD78362A: FC00H-FEFFH (768 bytes), μPD78361A and 78P364A: F700H-FEFFH (2048 bytes)
 2. μPD78362A: FC00H-FDFFH, μPD78361A and 78P364A: F700H-FDFFH

Caution When a word access to the main RAM area (FE00H to FEFFH) (containing stack handling) is executed, addresses specified in operands are limited to even addresses.

Remark n is the number of wait cycles set by the programmable wait control register (PWC).

18.1.2 Memory access

(1) Op-code fetch

(a) Access range

The μ PD78361A, 78362A, and 78P364A allow op-code fetch in the area between 0000H and FDFFH. However, the areas 8000H through F0FHH of μ PD78361A, 6000H through FBFFH of the μ PD78362A, and C000H through F6FFH of the μ PD78P364A cannot be used, and therefore op-code fetch is not allowed in them (refer to **Figure 18-1**). Also, op-code fetch is not allowed in the area between FE00H and FFFFH.

(b) Number of clocks required for access

The number of clocks required for op-code fetch can be specified by the PWC register in units of 16K bytes. The number of clocks depends on the area to be accessed.

Area to Be	Accessed	Access Cycle				
Peripheral RAM	Normal fetch	3 + n clocks per word				
	High-speed fetch	2 clocks per word				
Internal ROM	Normal fetch	3 + n clocks per word				
	High-speed fetch	2 clocks per word				

Table 18-1. Number of Clocks Required for Op-Code Fetch


Remark n is the wait count specified by the PWC register.

Caution The whole space of the PWC register is set in the normal fetch cycle mode after reset.


Figure 18-1. Concept of Memory Access in Op-Code Fetch (1/2)

(1) μ**PD78362A**

*




(2) µPD78362A



Remark n is the wait count specified by the PWC register.

Figure 18-1. Concept of Memory Access in Op-Code Fetch (2/2)

(3) µPD78P364A



Remark n is the wait count specified by the PWC register.

(2) Data access

While instructions such as MOV A,[HL] and SUB [DE+], A are being executed, data is read from or written into memory.

Phase-out/Discontinued

(a) Access range

The μ PD78361A, 78362A, and 78P364A allow data access to the whole 64K-byte range. However, the areas 8000H through F6FFH of μ PD78361A 6000H through F8FFH of the μ PD78362A, and C000H through F6FFH of the μ PD78P364A cannot be used, and therefore data access to them is not allowed (refer to **Figure 18-2**).

(b) Number of clocks required for access

The number of clocks required for data access depends on the area to be accessed.

Area to Be Accessed	Address	Read Access	Write Access
Main RAM	FE00H-FEFFH	1 clock per word	1 clock per word
SFR	FF00H-FFFFH	4 clocks per word	4 clocks per word
Internal ROM	0000H-7FFFH (μPD78361A) 0000H-5FFFH (μPD78362A) 0000H-BFFFH (μPD78P364A)	3 + n clocks per word	_
Peripheral RAM	FC00H-FDFFH (μPD78362A) F700H-FDFFH (μPD78361 and 78P364A)		1 clock per word ^{Note}

Table 18-2. Number of Clocks Required for Data Access

Remark n is the wait count specified by the PWC register.


Note One clock is required to execute data write access to peripheral RAM, in which only the address and data are passed to the bus control unit (BCU). However, the bus is occupied for the same time period as in data read access (3 + n clocks). When data access to this area is executed continuously after data write access, more clocks than indicated in the table may be required.

Write access	Read access						
Write access instruction	Instruction A	Instruction B	Read access instruction			Instruction A	Instruction B
Address and data			Address	- 	Data		
BCU]	BCU				

1

Figure 18-2. Concept of Memory Access in Data Access (1/2)

(1) μ**PD78362A**



(2) µPD78362A







Figure 18-2. Concept of Memory Access in Data Access (2/2)

(3) µPD78P364A



Remark n is the wait count specified by the PWC register.



18.2 Interrupt Execution Rate

The following tables list interrupt execution rates. The time required to determine the priority is ignored in the tables. The priority is determined every two clocks. The time required to determine the priority ranges from zero to two clocks, depending on when the interrupt occurs.

n is the wait count specified by the PWC register.

(1) Vectored interrupt processing

Stack	Number of Clocks
Main RAM (FE00H-FEFFH)	21 + 2n
Peripheral RAM ^{Note 1}	25 + 2n/33 + 2n ^{Note 2}

Notes 1. μ PD78362A: FC00H-FDFFH, μ PD78361A and 78P364A: F700H-FDFFH

2. Even address/odd address

(2) Context switching processing

Number of clocks: 17 + 2n clocks

(3) Macro service processing

Maara Comiss	Number	of Clocks	
Macro Service	Byte Operation	Word Operation	
EVTCNT		12	
$BLKTRS\;mem\toSFR$		18	19
$BLKTRS\;SFR\tomem$	17	18	
$BLKTRS\text{-}P mem \to SFR$	(IRAM)	20	21
	(PRAM)	22	23/27 ^{Note}
	(EMEM)	22 + n	27 + 2n
$BLKTRS\text{-}P\;SFR\tomem$	(IRAM)	20	21
	(PRAM)	22	23/27 ^{Note}
	(EMEM)	22 + n	27 + 2n
DTADIF		-	22
DTADIF-P (IRAM)		_	26
	(PRAM)		
	(EMEM)		32 + 2n

Note Even address/odd address



18.3 Calculating Number of Execution Clocks

This section describes the procedure for calculating the number of instruction execution clocks.

(1) Calculating number of basic clocks

- (a) In high-speed fetch mode
 - $\rightarrow\,$ The total number of clocks is the number of basic clocks.
- (b) In normal fetch mode
 - \rightarrow The larger value of the following two is taken as the number of basic clocks:
 - Total number of clocks
 - Total number of bytes of executed instruction × (3 + n) n is the wait count specified by the PWC register.

Example of calculation µPD78362A (Internal clock of 16 MHz, wait 0, main RAM specified by [HL])

		Number of bytes	Number of clocks
MOV	A, [HL]	1	6
ADD	А, В	2	3
MOV	[HL], A	1	5
		4	14

The time to execute this program is calculated as follows:

(a) In high-speed fetch mode

Number of execution clocks: 14 $14 \times 0.0625 \ \mu s = 0.875 \ \mu s$

(b) In normal fetch mode

Number of execution clocks: $4 \times 3 = 12 < 14$

Taking the number of execution clocks as 14, the calculation shown in (a) above is performed. The calculated execution time is 0.875 μ s.



(2) Adding a correction factor to the number of basic clocks

(a) Accessing the SFR area (FF00H to FF1FH) by an instruction having saddr or saddrp as an operand

 $\rightarrow~$ Each time an access is made four clocks are added.

Table 18-3. Number of saddr Accesses by Instruction (1/2)

	Instruction	Number of Accesses
MOV	saddr, #byte	1
	A, saddr	
	saddr, A	
	saddr, saddr	1/2 ^{Note 2}
	A, [saddrp]	1
	[saddrp], A	
ХСН	A, saddr	2
	A, [saddrp]	1
	saddr, saddr	2/4Note 2
MOVW	saddrp, #word	1
	AX, saddrp	
	saddrp, AX	
	saddrp, saddrp	1/2 ^{Note 2}
XCHW	AX, saddrp	2
	saddrp, saddrp	2/4Note 2
ALUNote 1	saddr, #byte	2
	A, saddr	1
	saddr-D, saddr-S	1/2/3 ^{Note 3}
СМР	saddr, #byte	1
	A, saddr	
	saddr, saddr	1/2 ^{Note 2}

Notes 1. ALU: ADD, ADDC, SUB, SUBC, AND, OR, XOR

- 2. When either or both are in the SFR area
- 3. When only the source (saddr-S), only the destination (saddr-D), or both are in the SFR area

	Instruction	Number of Accesses
ADDW, SUBW	saddrp, #word	2
	AX, saddrp	1
	saddrp-D, saddrp-S	1/2/3 ^{Note 1}
CMPW	saddrp, #word	1
	AX, saddrp	
	saddrp-D, saddrp-S	1/2 ^{Note 2}
INC, DEC	saddr	2
INCW, DECW	saddrp	2
MOV1	CY, saddr.bit	1
	saddr.bit, CY	2
AND1, OR1	CY, saddr.bit	1
	CY, /saddr.bit	
XOR1	CY, saddr.bit	1
SET1, CLR1, NOT1	saddr.bit	2
BT, BF	saddr.bit, \$addr16	1
BTCLR, BFSET	saddr.bit, \$addr16	2
DBNZ	saddr.bit, \$addr16	2

Table 18-3.	Number o	f saddr	Accesses	by	Instruction	(2/2)
-------------	----------	---------	----------	----	-------------	-------

- Notes 1. When only the source (saddr-S), only the destination (saddr-D), or both are in the SFR area2. When either or both are in the SFR area
 - (b) To access the following SFR area by an instruction having operand sfr or sfrp Correction value = number of clocks increased per access × access count

Accessed SFR	No. of Clocks Increased per Access		
Accessed SFR	At Read	At Write	
MM	n/0 ^I	Note	
PWC	0/1 ^{Note}		

Note At normal fetch/high-speed fetch

Remark n is the wait count specified by the PWC register.



(c) Branch instruction and CALL instruction

A branch or CALL instruction clears the instruction queue. Before the instruction following the branch instruction is executed, the additional clocks shown below are required:

In the high-speed fetch mode: 7 to 8 clocks In the normal fetch mode : 7 to 10 + n clocks

The number of clocks to be added depends on when op-code fetch is executed and varies in the range shown above.

CHAPTER 19 CAUTIONS

Phase-out/Discontinued

This chapter collects the cautions described in each chapter. Read this chapter before developing application products. The number enclosed in parentheses represents the page on which the caution is initially described.

19.1 Cautions for CHAPTER 2 PIN FUNCTIONS

- (1) When the RESET signal is input, pins P00-P07 (Port 0), P30-P34 (Port 3), P40-P47 (Port 4), P50-P57 (Port 5), P80-P85 (Port 8), and P90-92 (Port 9) are set in the input port mode (output high impedance). At this time, the contents of the output latch become undefined. (p.16, 18-20)
- (2) Be sure to connect the MODE pin directly to VDD or Vss. (p.20)
- (3) The μ PD78361A, 78362A, and 78P364A cannot be set in the ROM-less mode. (p.20)

19.2 Cautions for CHAPTER 3 CPU ARCHITECTURE

- (1) The μ PD78361A, 78362A, and 78P364A cannot be set in the ROM-less mode. (p.25)
- (2) When a word access to the main RAM area (FE00H to FEFFH) (containing stack handling) is executed, addresses specified in operands are limited to even addresses. (p.26, 27, 28, 41, 51, 52, 53)
- (3) When a word access to the main RAM area (FE00H to FEFFH) (containing stack handling) is executed, the access operation varies, depending on whether the reference address is even or odd. Therefore, if an access to an even address and an access to an odd address are mixed, an error is caused. Specify only even reference addresses. To execute a 16-bit data transfer instruction, specify even addresses in operands. If odd addresses are specified, an error occurs in the assembler package (RA78K3). (p.30)
- (4) Do not make a word access across the peripheral RAM area and main RAM area. (p.30)
- (5) Unmapped addresses of the special function register should not be accessed. (p.34)
- (6) Write 0 or 1 into any bit of the special function register (SFR) correctly whenever it is predetermined to be so. (p.45)
- (7) Do not write data into the register which is only used for data reading. Writing data into such registers may result in an error. (p.45)
- (8) The SFR area addresses (FF00H to FFFFH) to which a special function register is not assigned cannot be accessed. Accessing these addresses may result in an error. (p.45)
- (9) When the read data is used as byte data, handle undefined bits before the data is used. (p.45)
- (10) The timer out register (TOUT) and serial transmission shift register (TXS) are write-only registers. Do not read from them. (p.45)

- (11) Bits 0, 1 and 4 of the serial bus interface control register (SBIC) are write-only bits. If these bits are read, the value read is 0. (p.45)
- (12) Be sure to set bits 1 and 2 of the memory expansion mode register (MM) to 0. If they are set to 1, malfunctions may occur. Bits 3, 4, and 7 are fixed to 0 on the hardware. Even if they are set to 1, their value remains 0. (P.56)
- (13) The number of cycles shown in Figure 3-11 is when no address wait cycle is appended. If an address wait cycle is appended, one cycle must be added. (p.57)
- (14) Instruction fetch from and data access to the peripheral RAM area (FC00H-FDFFH for µPD78362A, F700H-FDFFH for µPD78361A and 78P364A) are enabled, but wait specification by setting the programmable wait control register (PWC) is invalid. The peripheral RAM area operates with a 16-bit bus. Instruction fetch becomes high-speed fetch. (p.57)
- (15) Instructions cannot be fetched from the main RAM area (FE00H-FEFFH). Wait specification by setting the PWC register during data access is invalid. The main RAM area is accessed in a 16-bit units (For bus cycles, special two bus cycles are started). (p.57)
- (16) To make a word access to the main RAM area (containing stack handling), addresses specified in operands are limited to even addresses. (p.57)
- (17) The internal ROM area operates with 16-bit bus regardless how the PWC register is set. Wait specification can be set in the PWC register. (p.57)
- (18) To access the internal memory in the high-speed fetch mode, set "0" in the AW0 and AW1 bits of the PWC register. (p.58)
- (19) Bits 8 to 13 of the PWC register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".(p.58)

19.3 Cautions for CHAPTER 5 PORT FUNCTIONS

- (1) The pins functioning as input pins in the control mode may operate erroneously if the corresponding bits of the port mode control register are rewritten during the operation. Therefore, write into the port mode control register when the system is initialized, etc. Do not rewrite dynamically during the operation. (p.67)
- (2) Bits 7 to 1 of the port read control register (PRDC) are fixed to "0" by hardware. Even if "1" is written to them, they remain "0". (p.70)
- (3) If the PRDC register is in the pin access mode (PRDC0 = 1), no bit manipulation instruction for a port operates normally. After a port check is completed, be sure to reset the mode to the normal mode (PRDC0 = 0). (p.71)

- (4) If an interrupt occurs when the PRDC register is in the pin access mode, a bit manipulation instruction may be executed in the same mode. This will cause an error. Before starting a check, be sure to set the DI state. In addition, do not use macro services that manipulate ports. (p.71)
- (5) Non-maskable interrupts are unavoidable if the PRDC register is in the pin access mode. So, the following provisions should be made in the program as required: (p.71)
 - Do not perform port manipulation in the non-maskable interrupt routine.
 - The level of PRDC.0 is to be saved at the start of the non-maskable interrupt routine, then is restored when control is returned.
- (6) Pin access mode is a function to access the pin state to the output port. When reading the pin set to the input port mode (PMXn = 1) in the pin access mode (PRDC0 = 1), "0" is always read regardless of the input level. (p.71)
- Use the CHKL and CHKLA instructions only when the PRDC0 bit of the PRDC register is set to 0 (normal mode).
 (p.72)
- (8) In the case of those input/output port pins that are set to the input port mode, the results of the CHKL or CHKLA instruction always match regardless of the setting of the port/control mode. In the case of the dedicated input port, because it is not provided with an output latch, the input pin level is read when the CHKL or CHKLA instruction is executed. Therefore, the CHKL or CHKLA instruction is actually invalid for the dedicated input port and these instructions should not be used. (p.72)
- (9) If the CHKL or CHKLA instruction is executed with port 4 set to the input port mode, a mismatch may be generated (a mismatch is generated if the pin level changes during execution of the CHKL or CHKLA instruction). Therefore, while port 4 is set to the input port mode, do not execute these instructions. (p.72)
- (10) Set control output pins to the input mode before executing the CHKL or CHKLA instruction to check the output level of the pin of a port where control and port output pins are used together (The output level of a control pin cannot be checked with the CHKL or CHKLA instruction because the output level varies asynchronously). (p.72)
- (11) Be sure to set bits 1 and 2 of the memory expansion mode register (MM) to 0. If they are set to 1, malfunctions may occur. Bits 3, 4, and 7 are fixed to 0 on the hardware. Even if they are set to 1, their value remains 0. (P.56)
- (12) The P20/NMI pin does not contain a pull-up resistor on hardware. Therefore, even if PUO2 is set to 1, no internal pull-up resistor is set in the P20/NMI pin. (p.81)
- (13) When emulating the μPD78362A with the IE-78350-R, the internal pull-up resistors of ports 4, 5, and 9 are invalid, even if the PUO4, PUO5, and PUO9 bits of the pull-up resistor option registers (PUOL, PUOH) are set to "1". To use the pull-up resistor, set the corresponding bit to "1" to share the software between the IE-78350-R and μPD78362A, and connect an external pull-up resistor. (p.82)
- (14) Bits 7 and 6 of the PUOL register and bits 7 to 2 of the PUOH register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0". (p.82)



19.4 Cautions for CHAPTER 6 CLOCK GENERATOR

- (1) To use the external clock, do not set the STOP mode. (p.83)
- (2) When using the system clock oscillation circuit, run wires according to the following rules to avoid effects such as stray capacitance: (p.84)
 - Minimize the wiring.
 - Never cause the wires to cross other signal lines or run near a line carrying a large varying current.
 - Cause the grounding point of the capacitor of the oscillation circuit to have the same potential as Vss. Never connect the capacitor to a ground pattern carrying a large current.
 - · Never extract a signal from the oscillation circuit.
- (3) Take it into consideration that no capacitive load among wiring is applied to the X2 pin when inputting an external clock. (p.84)

19.5 Cautions for CHAPTER 7 REAL-TIME PULSE UNIT

- The condition under which the timer out register (TOUT) data is output to port 8 is that port 8 is in control mode (TO00 to TO05 outputs) and that TM0 is in the general-purpose interval timer mode or PWM mode 1. Otherwise, the TOUT data is not output to port 8 and therefore it is not possible to read the TOUT contents. (p.95)
- (2) The specification of the ALVTO bit of timer unit mode register 0 (TUM0) is valid only for the pins set to the control mode (TO00 to TO05) by the port 8 mode control register (PMC8) when TM0 is in PWM mode 0 (symmetrical triangular wave, asymmetrical triangular wave, toothed wave). (p.98)
- (3) The ICME bit of the TUM0 register is valid only when TM0 is in the general-purpose interval timer mode (TMOD02 = 0). (p.98)
- (4) It is prohibited to change bits RMOD, TMOD02 through TMOD00 and ALVTO of the TUM0 register during the operation of TM0 (CE0 = 1) and DTM0 to DTM2 (CED = 1). (p.98)
- (5) After an NMI valid edge is generated, a valid edge generation signal is retained for about 20 system clocks. When the TODIS0 bit changes from "0" to "1" during this period, the TO00-TO05 pin becomes off at the previously generated NMI.
 It is recommended to manipulate the TODIS0 bit in the NMI routine except for system initialization setting. (p.99)
- (6) Bit 6 of the timer control register 0 (TMC0) is fixed to "0" by hardware. Even if "1" is written, it remains "0". (p.101)
- (7) It is prohibited to change bits B3TR and PRM02 through PRM00 of the TMC0 register during the operation of TM0 (CE0 = 1). (p.101)
- (8) When CE0 is set to 0 (TM0 stop), the \overline{U}/D flag is cleared to 0. (p.101)
- (9) The CED bit of the timer control register 1 (TMC1) controls the three dead time timers (DTM0-DTM2). (p.102)

- (10) Bits 6 to 4 and 2 of the TMC1 register are fixed to "0" by hardware. Even if "1" is written, they remain "0".
 (p.102, 136)
- (11) It is prohibited to change the CED bit of the TMC1 register during the operation of TM0 (CE0 = 1). (p.102)
- (12) Bit 1 of the INTM0 register is fixed to "0" by hardware. Even if "1" is written, it remains "0". (p.103, 154)
- (13) Setting of CM03 = 0000H is prohibited. (p.105, 107, 114, 123, 131)
- (14) If values are set such that the active width of the positive phase or negative phase becomes "0" or "minus" according to the above expressions, pins TO00 to TO05 output a waveform with "0" active width and fixed at the inactive level. (p.109, 116, 125)
- (15) When timer 0 is in PWM mode 0 (toothed modulation), the status of F/F does not change during the first cycle even if CM00 to CM02 coincide. Therefore, the positive-phase pins (TO00, TO02, TO04) of the output remain inactive level and the negative-phase pins (TO01, TO03, TO05) remain active level. The PWM waveform can be output from the second cycle. The active level is set by the ALVTO bit of the TUM0 register. (p.123)
- (16) SBUF0 to SBUF5 and MBUF0 to MBUF5 are 8-bit access registers. However, only the lower 6 bits are output to TO00 to TO05. The higher 2 bits are ignored (fixed to "0" by hardware). (p.131)
- (17) It is prohibited to change the PRM11 and PRM10 bits of the TMC1 register during the operation of TM1 (CE1 = 1). (p.136)
- (18) INTP3 cannot be used as an external interrupt pin when CC20 is used as a compare register (CCM2 = 1).
 (p.141)
- (19) On hardware, the CC20 incorporates the compare register and capture register separately. Either of the two can be selected by setting the timer control register 2 (TMC2). Writing is only possible to the compare register. Reading of contents is possible from the register which is selected. (p.141)
- (20) Bits 6 and 5 of the TMC2 register are fixed to "0" by hardware. Even if "1" is written, they remain "0". (p.141)
- (21) It is prohibited to change the CCM2, CLR2 and PRM22 to PRM20 bits of the TMC2 register during the operation of TM2 (CE2 = 1). (p.141)
- (22) Bits 7 to 4 of the INTM1 register are fixed to "0" by hardware. Even if "1" is written, they remain "0". (p.142, 154)
- (23) INTCC20 and INTP3 share the interrupt vector table. (p.145)
- (24) INTP0 cannot be used as an external interrupt pin when CC30 is used as a compare register (CCM3 = 1).
 (p.153)
- (25) On hardware, the CC30 incorporates the compare register and capture register separately. Either of the two can be selected by setting the timer control register 3 (TMC3). Writing is only possible to the compare register. Reading of contents is possible from the register which is selected. (p.153)

- (26) Bits 6 and 5 of the TMC3 register are fixed to "0" by hardware. Even if "1" is written, they remain "0". (p.153)
- (27) It is prohibited to change the CCM3, CLR3 and PRM32 to PRM30 bits of the TMC3 register during the operation of TM3 (CE3 = 1). (p.153)
- (28) Bits 7 to 2 of the SMPC1 register are fixed to "0" by hardware. Even if "1" is written, they remain "0". (p.156)
- (29) INTCC30 and INTP0 share the interrupt vector table. (p.158)
- (30) Bits 0, 1, and 4-6 of the timer unit mode register 1 (TUM1) are valid only when CMD = 1. Bits 2 and 3 are valid only when CMD = 0. (p.168)
- (31) When TM4 is set in mode 4 (specified by TMC4 register), specification of the valid edge of the TIUD pin (specified by TUM1 register) is invalid. (p.168, 173, 180, 185)
- (32) It is prohibited to change each bit of the TUM1 register during the operation of TM4 (CE4 = 1). (p.168)
- (33) The U/D bit of timer control register 4 (TMC4) is valid only when CMD = 1. (p.170)
- (34) It is prohibited to change the ENMD, I/E, PRM41 and PRM40 bits of timer control register 4 (TMC4) during the operation of TM4 (CE4 = 1). (p.170)
- (35) The TMC4 register's manipulation of the U/D bit varies depending on the setting of the CMD bit of the TUM1 register as follows. (p.172)
 - When CMD = 0,
 - → The U/D bit is fixed to "0" by hardware. Even if "1" is written, it remains "0". If this bit is read, the value read is always "0".
 - When CMD = 1 and the internal clock is selected,
 - \rightarrow The U/D bit is write-enabled. If reading operation is applied to it, the written value is read.
 - When CMD = 1 and the external clock is selected,
 - → Writing to the U/D bit is not possible by hardware. If reading operation is applied to it, the up/down status of TM4 is read.
- (36) While TM4 is stopped (CE4 = 0), even if "1" is written to the U/D bit, it remains "0" and it is not possible to rewrite it. If it is desired to let TM4 perform a down operation from the beginning, simultaneously set (1) the CE4 bit and U/D bit of the TMC4 register by the MOV instruction. (p.172, 179)
- (37) ENMD = 1 cannot be set in the UDC mode. (p.177)
- (38) If the TIUD pin edge and TCUD pin edge are input simultaneously in mode 4 of TM4, TM4 continues counting while keeping the same up/down operation immediately before the input. (p.185)
- (39) The real-time output port register (RTP) is an 8-bit access register. When the RTP register is read, the data set in the RTP register is placed in the lower 4 bits. The higher 4 bits are fixed to "0" by hardware, and therefore "0" is read. (p.189)
- (40) Bits 7, 6, 3 and 2 of the real-time output port mode register (RTPM) are fixed to "0" by hardware. Even if "1" is written to them, they remain "0". (p.190)



(41) The higher 4 bits of the RTP register have no latch circuit and are fixed to "0". Therefore, even if "1" is written to the higher 4 bits, they remain "0". (p.191)

19.6 Cautions for CHAPTER 8 A/D CONVERTER

- (1) Connect capacitors to the analog input pins (ANI0-ANI7) and reference voltage input pin (AVREF) to prevent malfunctioning due to noise. (p.195)
- (2) Do not apply a voltage exceeding the range of AVss to AVDD to the pin used as the A/D converter input pin. (p.195, 203)
- (3) Do not apply a voltage exceeding that specified to the ANI0-ANI7 pins. If a voltage higher than V_{DD} or lower than V_{SS} (even if the voltage is within the range of the absolute maximum ratings) is input, the conversion value of that channel is undefined and may influence the conversion values of other channels. (p.196)
- (4) The A/D converter of the μPD78362A cannot stop conversion. Therefore, when data has been set to the ADM register, conversion operation continues in the set operation mode, until the contents of the ADM register are rewritten. (p.200)
- (5) When performing branch processing directly using the values resulting from the A/D conversion, if a program is created that branches only when the conversion result reaches a specific value, the conversion result may not reach that specific value due to the effect of a conversion error and the program may not be able to branch to the prescribed routine. Therefore, create a program that will branch when the conversion result is within the overall error range. (p.206)
- (6) To execute select processing by software trigger and start scan processing again, the A/D conversion executed before the software trigger was input is resumed. (p.213, 215)
- (7) To execute select processing by external trigger or interrupt trigger and to start scan processing again, the A/D conversion executed before the external trigger or interrupt trigger was input is resumed. (p.213, 215)

19.7 Cautions for CHAPTER 9 ASYNCHRONOUS SERIAL INTERFACE

- (1) Bit 7 of the asynchronous serial interface mode register (ASIM) is fixed to "1" by hardware. Even if "0" is written, it remains "1". Also, bit 1 is fixed to "0" by hardware. Even if "1" is written, it remains "0". (p.225, 227, 235)
- (2) Usually, a transmission end interrupt (INTST) occurs when the transmit shift register (TXS) becomes empty. However, a transmission end interrupt does not occur even if the transmit shift register becomes empty because of RESET input. (p.232, 233)
- (3) Data written to the TXS register while transmission is in progress and before INTST occurs is invalid. (p.232)
- (4) Be sure to read the receive buffer (RXB) even if a reception error has occurred. Otherwise, an overrun error occurs when the next data is received, and the reception error status persists. (p.235, 239)

(5) The contents of the asynchronous serial interface status register (ASIS) are reset (0) when the receive buffer (RXB) is read or when the next data is received. To identify the nature of the error, be sure to read the ASIS register before reading the receive buffer (RXB).

If the received data is transferred to memory using a macro service, the receive buffer (RXB) is read during the reception of serial data, and therefore the ASIS register is reset (0). Thus, it is not possible to know more than the fact that an error has occurred. Be sure to check if there is no problem concerning this point before using the register.

An error can be detected when the reception error interrupt request flag (SERIF) is set (1) or by acknowledgment of a reception error interrupt (INTSER). (p.239)

(6) Bits 7 to 3 of the ASIS register are fixed to "0" by hardware. Even if "1" is written, they remain "0". (p.239)

19.8 Cautions for CHAPTER 10 CLOCKED SERIAL INTERFACE

- Selection of the serial clock is made asynchronously with the serial clock. Therefore, if the serial clock is changed during communication, a serial clock with an undefined width may be output. Do not change the serial clock during communication. (p.247)
- (2) In the SBI mode, the serial data bus pin (SB0 or SB1) serves as an open-drain output pin. Therefore, the serial data bus line is wired-ORed. For this reason, a pull-up resistor must be connected to the serial data bus line. (p.264)
- (3) To exchange a master with a slave in the SBI mode, switching between the input mode and output mode of SCK is asynchronously performed by the master and slave. Therefore, a pull-up resistor must also be connected to SCK. (p.264)
- (4) When the SCK line is high and the SB0 (or SB1) line changes from low to high, SBI recognizes the signal as the bus release signal. Therefore, if the bus change timing becomes off due to the influence of the board capacitance, etc., data signals during data transmission may incorrectly be interpreted as bus release signals.
- (5) Do not manipulate the RELT and CMDT bits of the serial bus interface control register (SBIC) during transmission or reception. (p.274)
- (6) Be sure to specify a pin and serial clock before setting the CTXE and CRXE bits in the SBI mode. (p.278)

19.9 Cautions for CHAPTER 11 PWM SIGNAL OUTPUT FUNCTION

- (1) To output PWM signal, be sure to set CNTE bit of PWM control register 1 (PWMC1) to 1. (p.288)
- (2) The PWMC1 register is a control register common to PWM0 and PWM1. (p.288)
- (3) Bits 4 to 7 of the PWMC1 register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0". (p.288)
- (4) A byte access/bit access can be made to the low-order part of the PWM0/PWM1 register, but cannot be made to the high-order part. (p.288)
- (5) Bits 12 to 15 of the PWM0/PWM1 registers are fixed to "0" by hardware. Even if "1" is written to them, they remain "0". (p.288)



19.10 Cautions for CHAPTER 12 WATCHDOG TIMER

- (1) Data can be written into the watchdog timer mode register (WDM) only by a dedicated instruction (MOV WDM, #byte). (p.293)
- (2) Set the priority of interrupt requests by the WDM register at the time of initialization of the application system such as initialization of the stack pointer, and do not dynamically change it in execution of the program. (p.293)
- (3) Once it is set (1), the RUN bit of the WDM register cannot be reset to 0 by software. (p.293)
- (4) The count clock is not reset even when the watchdog timer is cleared by setting the RUN bit of the WDM register to 1. (p.293)
- (5) If a watchdog timer interrupt and NMI interrupt are generated simultaneously when PRC = 1 (INTWDT > NMI), execute the watchdog timer interrupt service routine after executing the first 1 instruction of the NMI interrupt service routine. Therefore, when used with the PRC = 1 setting, use an NOP instruction as the first instruction of the NMI interrupt service routine. (p.293)
- (6) Bits 6, 5 and 0 of the WDM register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0". (p.293)
- (7) Be sure to write "0" to bit 3 of the WDM register. (p.293)

19.11 Cautions for CHAPTER 13 INTERRUPT FUNCTION

- (1) Bits 3 and 2 of the interrupt control register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0". (p.303, 304)
- (2) Bits 6 to 0 of the interrupt mode control register (IMC) are fixed to "0" by hardware. Even if "1" is written to them, they remain "0". (p.307)
- (3) The in-service priority register (ISPR) can be accessed for read only. Writing to the register may cause an error. (p.308)
- (4) Bits 7 to 4 of the ISPR register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0".
 (p.308)
- (5) A macro service request is acknowledged and processed even in a non-maskable interrupt processing routine. If it is desirable not to process a macro service in the non-maskable interrupt processing routine, manipulate the interrupt mask flag register during the non-maskable interrupt processing routine to prevent any macro service from being generated. (p.313)
- (6) Be sure to use the RETI instruction for restoring from the non-maskable interrupt. Acknowledgment of subsequent interrupts otherwise would not be carried out normally by other instructions. (p.313)

(7) A non-maskable interrupt is always acknowledged except when another non-maskable interrupt is being processed (unless a non-maskable interrupt request with higher priority is generated while a non-maskable interrupt with lower priority is being processed) and except for a certain period after execution of a specific instruction shown in **13.9**. Therefore, a non-maskable interrupt is also acknowledged when the stack pointer value is undefined, especially after release of a reset, etc. In this case, depending on the stack pointer value, the program counter (PC) or program status word (PSW) may be written to the address where writing to the special function register is disabled (see **Table 3-4** in **3.2.3 Special function registers (SFR)**). This will cause the CPU to deadlock, or an unexpected signal to be output from the pin or PC or PSW to be written to the address where no RAM is mounted, in which case the program cannot return normally from the non-maskable interrupt processing routine to the main routine and it goes into an inadvertent loop. Therefore, be sure to program as follows after release of RESET. (p.313)

CSEG AT 0 DW STRT STRT: MOVW SP, #imm16

- (8) If a maskable interrupt is acknowledged by a vectored interrupt, be sure to restore the program by the RETI instruction. Operation of subsequent interrupts otherwise would not be carried out normally by other instructions. (p.316)
- (9) Be sure to use the RETCS instruction for returning from the interrupt by context switching. Operation of subsequent interrupts otherwise would not be carried out normally by other instructions. (p.317)
- (10) Do not use the RETI instruction to return from a software interrupt executed by the BRK instruction. (p.324)
- (11) If the context switching function is activated by executing the BRKCS instruction, resetting (0) the ISPR register bits by execution of the RETCS instruction may destroy the interrupt nesting control.
 Be sure to use the RETCSB instruction to restore from the processing activated by the BRKCS instruction. (p.326)
- (12) When data is transmitted with UART using a macro service, a vectored interrupt request is issued twice. (p.333)
- (13) Word buffers must be placed at even addresses in the block transfer mode. (p.339)
- (14) Word buffers must be placed at even addresses in the block transfer mode (with a memory pointer). (p.341)
- (15) MEM.PTR must be placed at an even address in the block transfer mode (with a memory pointer). (p.341)
- (16) Don't set 00H in the MSC in the data difference mode. (p.343)
- (17) Buffers must be placed at even addresses in the data difference mode. (p.343)
- (18) The "previous value" must be initialized to dummy data in advance in the data difference mode. (p.343)
- (19) The SFRP can specify 16-bit SFRs only in the data difference mode. (p.343)



- (20) Don't set 00H in the MSC in the data difference mode (with a memory pointer). (p.345)
- (21) Buffers must be placed at even addresses in the data difference mode (with a memory pointer). (p.345)
- (22) The MEM.PTR must be placed at an even address in the data difference mode (with a memory pointer). (p.345)
- (23) The "previous value" must be initialized to dummy data in advance in the data difference mode (with a memory pointer). (p.345)
- (24) The SFRP can specify 16-bit SFRs only in the data difference mode (with a memory pointer). (p.345)
- (25) When executing polling to the interrupt-related registers by using the BTCLR instruction, etc., ensure that the branch destination of the BTCLR instruction, etc. is not the instruction itself. If a program that branches to the instruction itself is written, all interrupts and macro services will be held pending until a condition is established under which the program does not branch by that instruction. (p.347)

	Bad example		
	÷		
LOOP:	BTCLR PIC0.7, \$LOOP		All interrupts and macro services are held pending until PIC0.7 becomes 1.
	XXX	\leftarrow	Interrupts and macro services are processed first after execution of the instruction following the BTCLR instruction.
	:		
	Good example (1)		
	÷		
LOOP:	NOP		
	BTCLR PIC0.7, \$LOOP	\leftarrow	Interrupts and macro services are processed after execution of NOP instruction, and thus interrupts are not held pending for a
	÷		long time.
	Good example (2)		
LOOP:	: BTCLR PIC0.7, \$NEXT		
LOOF.	BR \$LOOP	\leftarrow	Interrupts and macro services are processed after execution of
	•		BR instruction, and thus interrupts are not held pending for a long
			time.
NEXT:	:		

(26) When a group of the above-mentioned instructions is consecutively used for the same reason as (25) and when interrupts and macro services should not be held pending for a long time, insert an NOP instruction, etc. in the interim to create timing for interrupts or macro services to be acknowledged. (p.348)



19.12 Cautions for CHAPTER 14 STANDBY FUNCTION

- (1) After the SBF flag in the standby control register (STBC) is read, set it to 1. Software can then discriminate a power-on reset from release of the STOP or HALT mode. (p.350)
- (2) Do not set the STP bit of the standby control register (STBC) to 1 when using the external clock. (p.351)
- (3) If the interrupt request flag (××IF) is set to 1 and the interrupt is not masked (××MK = 0), the system does not enter the HALT mode. When macro service processing (××ISM = 1) is performed, the system enters the HALT mode after the macro service terminates. (p.352)
- (4) Data can be written into the watchdog timer mode register (WDM) only by a dedicated instruction (MOV WDM, #byte). (p.357)
- (5) The priority of interrupt requests should be set by the WDM register at initialization of the application system such as initialization of the stack pointer, and should not be dynamically changed during execution of the program. (p.357)
- (6) Once it is set to 1, the RUN bit of the WDM register cannot be reset to 0 by software. (p.357)
- (7) The count clock is not reset even when the watchdog timer is cleared by setting the RUN bit of the WDM register to 1. (p.357)
- (8) If a watchdog timer interrupt and NMI interrupt are generated simultaneously with PRC = 1 (INTWDT > NMI), after the first 1 instruction of the NMI interrupt service routine is executed, the watchdog timer interrupt service routine is executed. Therefore, when used with PRC = 1 setting, the first instruction of the NMI interrupt service routine should be an NOP instruction. (p.357)
- (9) Bits 6, 5 and 0 of the WDM register are fixed to "0" by hardware. Even if "1" is written to them, they remain "0". (p.357)
- (10) Be sure to write "0" to bit 3 of the WDM register. (p.357)

19.13 Cautions for CHAPTER 15 RESET FUNCTION

When RESET is active, all pins except AVREF, AVDD, AVss, VDD, Vss, X1, and X2 go into the high-impedance state. (p.363)



19.14 Cautions for CHAPTER 18 INSTRUCTION EXECUTION RATE

- (1) When a word access to the main RAM area (FE00H to FEFFH) (containing stack handling) is executed, addresses specified in operands are limited to even addresses. (p.399)
- (2) The whole space of the PWC register is set in the normal fetch cycle mode after reset. (p.400)



424

Phase-out/Discontinued



APPENDIX A DIFFERENCE BETWEEN μ PD78362A AND μ PD78328

The following table shows the differences between the μ PD78366A Subseries (μ PD78361A, 78362A, 78P364A) and the μ PD78328 Subseries (μ PD78327, 78328, 78P328):



Function List (1/2)

Parameter	Part Number	μPD78361A	μPD78362A	μPD78P364A		
Minimum instruction	execution time	125 ns (internal clock: 16 MHz, external clock: 8 MHz)				
Internal memory ROM		32 Kbytes	32 Kbytes 24 Kbytes -			
	PROM	-	_	48 Kbytes		
	RAM	2 Kbytes	768 bytes	2 Kbytes		
Memory space	1	64 Kbytes (not externally e	xpandable, single-chip mod	e only)		
General-purpose reg	isters	8-bit $ imes$ 16 $ imes$ 8 banks				
Basic instructions		115				
Instruction set		Bit manipulationString	b bits \times 16 bits, 32 bits \div 16 on (16 bits \times 16 bits + 32 bit			
I/O line	Input	14 (8 multiplexed with anal	og inputs)			
	I/O	38				
Real-time pulse unit		 16-bit compare register × 7 16-bit capture register × 3 16-bit capture/compare register × 2 Two output modes selectable Mode 0 set/reset output: 6 channels Mode 1 buffer output: 6 channels 16-bit resolution PWM output: 1 channel 				
Real-time output port	t	4 (buffer output in 4-bit units)				
PWM unit		8-/9-/10-/12-bit resolution variable PWM output: 2 channels				
A/D converter		10-bit resolution, 8 channels				
Serial interface		With dedicated baud rate generator UART: 1 channel Clock-synchronized serial interface/SBI: 1 channel				
Interrupt function		 External: 6, internal: 14 (2 multiplexed with external sources) Four priority levels selectable via software Three interrupt processing modes selectable (vectored interrupt/macro service/context switching) 				
Test		None				
ROM-less mode		None				
External expansion fu	unction	None				
PLL control circuit		Available (External 8 MHz \rightarrow Internal 16 MHz)				
Package	without window	64-pin plastic shrink DIP (750 mil)				
	with window	None				
Others		Watchdog timer incorporStandby function (HALT				



Function List (2/2)

Parameter	Part Number	μPD78327	μPD78328	μPD78P328		
Minimum instruction	execution time	250 ns (internal clock: 8 MHz, external clock: 16 MHz)				
Internal memory ROM		– 16 Kbytes –				
	PROM	-	-	16 Kbytes		
	RAM	512 bytes				
Memory space	-	64 Kbytes (externally expan	ndable)			
General-purpose reg	ose registers 8-bit × 16 × 8 banks					
Basic instructions		111				
Instruction set		 16-bit transfer/operation Multiplication/division (16 Bit manipulation String 	bits \times 16 bits, 32 bits \div 16 bit	ts)		
I/O line	Input	11 (8 multiplexed with analog	og inputs)			
	I/O	23	41			
		 16-bit compare register × 14 16-bit capture/compare register × 1 Two output modes selectable Mode 0 set/reset output: 6 channels, toggle output: 1 channel Mode 1 buffer output: 8 channels 				
Real-time output por	t	4/8 (buffer output in 4-/8-bit units)				
PWM unit		8-bit resolution PWM output: 1 channel				
A/D converter		10-bit resolution, 8 channel	S			
Serial interface		With dedicated baud rate g UART: 1 channel Clocked serial interface/S				
Interrupt function		 External: 4, internal: 17 Three priority levels selectable via software Three interrupt processing modes selectable (vectored interrupt/macro service/context switching) 				
Test		Internal: 1				
ROM-less mode		ROM-less version	Available			
External expansion f	unction	Available				
PLL control circuit		None				
Package	without window	 64-pin plastic shrink DIP (750 mil) 64-pin plastic QFP (14 × 20 mm) 				
	with window	None		64-pin ceramic shrink DIP with window (750 mil		
Others		Watchdog timer incorpora Standby function (HALT)		1		



428

Phase-out/Discontinued

APPENDIX B TOOLS

B.1 Development Tools

The following tools are provided for developing a system that uses the μ PD78362A:

Language Processor

78K/III series relocatable assembler (RA78K3)	Relocatable assembler that can be commonly used with 78K/III series. Provided with macro function, this assembler enhances development efficiency. Structured assembler that explicitly describes program control structure is also supplied to improve program productivity and maintainability.				
	Host machine	Γ	1	Part number (Product name)	
		OS	Distributed media	(Product name)	
	PC-9800 series	MS-DOS TM	3.5"2HD	μS5A13RA78K3	
			5"2HD	μS5A10RA78K3	
	IBM PC/AT and its	PC DOS [™]	3.5"2HC	μS7B13RA78K3	
	compatibles		5"2HC	μS7B10RA78K3	
	HP9000 series 700 TM	HP-UX [™]	DAT	μS3P16RA78K3	
	SPARC station TM	SunOS™	Cartridge tape	μS3K15RA78K3	
	NEWS TM	NEWS-OS [™]	(QIC-24)	μS3R15RA78K3	
78K/III series C compiler (CC78K3)	C compiler that can be commonly used with 78K/III series, and that converts program written in C language into object code that can be executed by microcontroller. When using this compiler, 78K/III series relocatable assembler (RA78K3) is necessary.				
	Host machine	Host machine			
		OS	Distributed media	(Product name)	
	PC-9800 series	MS-DOS	3.5"2HD	μS5A13CC78K3	
			5"2HD	μS5A10CC78K3	
	IBM PC/AT and its	PC DOS	3.5"2HC	μS7B13CC78K3	
	compatibles		5"2HC	μS7B10CC78K3	
	HP9000 series 700	HP-UX	DAT	μS3P16CC78K3	
	SPARCstation	SunOS	Cartridge tape	μS3K15CC78K3	
	NEWS	NEWS-OS	(QIC-24)	μS3R15CC78K3	

Remark The operation of the relocatable assembler and C compiler is guaranteed with the above host machines and operating systems only.




PROM Writing Tools

Hardware	PG-1500	PROM programmer that can program single-chip microcontroller with PROM in standalone mode or under control of host machine when connected with supplied accessory board and optional programmer adapter. It can also program representative PROMs including 256K-bit models and 4M-bit models.						
	PA-78P364CW	PROM programmer adapter to write program to μPD78P364A on general-purpose PROM programmer such as PG-1500. PA-78P364CW for μPD78P364ACW						
Software	PG-1500 controller	Connects PG-1500 to host machine with serial and parallel interfaces and controls PG-1500 on host machine.						
		Host machine			Part number			
			OS	Distributed media	(Product name)			
		PC-9800 series MS-DOS 3.5"2HD μS5A						
			μS5A10PG1500					
		IBM PC/AT and its	3.5"2HD	μS7B13PG1500				
		compatibles 5"2HC µS7B1						

Debugging Tools (When using IE controller)

Hardware	IE-78350-R	In-circuit emulator connected to host machine to develop and debug application system.						
	IE-78365-R-EM1	I/O emulation board	to emulate periphera	al functions of μ PD78362A	A such as I/O ports.			
	EP-78327CW-R	Emulation probe that connects IE-78350-R to target system.						
Software	IE-78350-R control program (IE controller)	Program that control automatically, to enh		st machine. Can execute ciency.	commands			
		Host machine	Host machine		Part number			
			OS	Distributed media	(Product name)			
		PC-9800 series	MS-DOS	3.5"2HD	μS5A13IE78365A			
				5"2HD	μS5A10IE78365A			
		IBM PC/AT and its	PC DOS	3.5"2HC	μS7B13IE78365A			
		compatibles		5"2HC	μS7B10IE78365A			

Remark The operation of PG-1500 controller and IE controller is guaranteed with the above host machines and operating systems only.



Development Tool Configuration (when using IE controller)

Note Use a commercially available socket.


- Remarks 1. The host machine and the PG-1500 can also be connected directly using an RS-232-C cable.
 - 2. This diagram assumes that software is provided through 3.5-inch floppy disks.



Debugging Tools (When using integrated debugger)

IE-78365-R-EM1 I/O emulation board to perform emulation of peripheral functions such as target device input/output ports EP-78327CW-R Emulation probe to connect IE-784000-R to target system IE-70000-98-IF-B Interface adapter used when PC-9800 series (except notebook personal computer) is used as host machine IE-70000-98-IF-B Interface adapter and cable used when PC-9800 series notebook personal computer is used as host machine IE-70000-PC-IF-B Interface adapter used when IBM PC/AT is used as host machine IE-783827CW-R Emulation probe to connect IE-784000-R to target system IE-70000-98-IF-B Interface adapter and cable used when PC-9800 series notebook personal computer is used as host machine IE-70000-PC-IF-B Interface adapter and cable used when EWS is used as host machine Software Integrated debugger (ID78K3) Program to control 78K/III series in-circuit emulator. Used in combination with device file (DF78365). It can perform source-program level debugging for programs written in C language, structured assembly language, and assembly language. With its capability of displaying various types of information simultaneously by dividing the host machine screen, efficient debugging is possible. Host machine Part number (Product name) PC-9800 series MS-DOS+Windows TM 3.5"2HD #SAA13ID78K3 5"2HC #SAB13ID78K3 <	Hardware	IE-784000-R	In-circuit emulator that can be used for development and debugging of the application system. It performs debugging with host machine connected to it.					
output ports EP-78327CW-R Emulation probe to connect IE-784000-R to target system IE-70000-98-IF-B Interface adapter used when PC-9800 series (except notebook personal computer) is used as host machine IE-70000-98N-IF Interface adapter and cable used when PC-9800 series notebook personal computer is used as host machine IE-70000-PC-IF-B Interface adapter and cable used when EWS is used as host machine IE-70000-R-SV3 Interface adapter and cable used when EWS is used as host machine IE-70000-R-SV3 Interface adapter and cable used when EWS is used as host machine IE-70000-R-SV3 Interface adapter and cable used when EWS is used as host machine INPRATING Program to control 78K/III series in-circuit emulator. Used in combination with device file (DF78365). (ID78K3) It can perform source-program level debugging for programs written in C language, structured assembly language, and assembly language. With its capability of displaying various types of information simultaneously by dividing the host machine screen, efficient debugging is possible. Host machine PC-9800 series IBM PC/AT and its compatibles (Japan nese Windows) BM PC/AT and its compatibles (Japan nese Windows) IBM PC/AT and its compatibles (English Windows) S'2HC µSB131D78K3 Device file (DF78365) File that contains device-specific information.		IE-78350-R-EM-A	Emulation board to perform emulation of peripheral functions such as target device input/ output ports					
IE-70000-98-IF-B Interface adapter used when PC-9800 series (except notebook personal computer) is used as host machine IE-70000-98-IF-B Interface adapter and cable used when PC-9800 series notebook personal computer is used as host machine IE-70000-PC-IF-B Interface adapter used when IBM PC/AT is used as host machine IE-70000-PC-IF-B Interface adapter and cable used when EWS is used as host machine IE-78000-R-SV3 Interface adapter and cable used when EWS is used as host machine Software Integrated debugger (ID78K3) Program to control 78K/III series in-circuit emulator. Used in combination with device file (DF78365). It can perform source-program level debugging for programs written in C language, structured assembly language, and assembly language. With its capability of displaying various types of information simultaneously by dividing the host machine screen, efficient debugging is possible. Host machine PC-9800 series MS-DOS+Windows TM 3.5°2HD µSAA13ID78K3 IBM PC/AT and its compatibles (Japa- nese Windows) PC DOS+Windows 3.5°2HC µSBB13ID78K3 Softace File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3). Part number (Product name) Device file (DF78365) File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K		IE-78365-R-EM1				as target device input/		
IE-70000-98N-IF Interface adapter and cable used when PC-9800 series notebook personal computer is used as host machine IE-70000-PC-IF-B Interface adapter used when IBM PC/AT is used as host machine IE-78000-R-SV3 Interface adapter and cable used when EWS is used as host machine Software Integrated debugger (ID78K3) Program to control 78K/III series in-circuit emulator. Used in combination with device file (DF78365). It can perform source-program level debugging for programs written in C language, structured assembly language, and assembly language. With its capability of displaying various types of information simultaneously by dividing the host machine screen, efficient debugging is possible. Host machine Part number (Product name) PC-9800 series MS-DOS+Windows TM 3.5°2HC µSAA10D78K3 IBM PC/AT and its compatibles (Japa- nese Windows) PC DOS+Windows 3.5°2HC µSAB10D78K3 JBM PC/AT and its compatibles (LEGIISH Windows) File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3). Part number (Product name) Device file (DF78365) File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3). Part number (Product name) PC-9800 series MS-DOS 3.5°2HD µSSA110F78365		EP-78327CW-R	Emulation probe to connect IE-784000-R to target system					
IE-70000-PC-IF-B Interface adapter used when IBM PC/AT is used as host machine IE-78000-R-SV3 Interface adapter and cable used when EWS is used as host machine Software Integrated debugger (ID78K3) Program to control 78K/III series in-circuit emulator. Used in combination with device file (DF78365). It can perform source-program level debugging for programs written in C language, structured assembly language, and assembly language. With its capability of displaying various types of information simultaneously by dividing the host machine screen, efficient debugging is possible. Host machine Part number (Product name) PC-9800 series MS-DOS+Windows TM IBM PC/AT and its compatibles (Lapa- nese Windows) PC DOS+Windows IBM PC/AT and its compatibles (English Windows) PC DOS+Windows S'2HC µSAA10ID78K3 S'2HC µSBB13ID78K3 S'2HC µSBB13ID78K3 Bits (DF78365) File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3). Host machine Part number (Product name) OS Distributed media Device file (DF78365) File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3). Host machine <t< td=""><td></td><td>IE-70000-98-IF-B</td><td colspan="6">Interface adapter used when PC-9800 series (except notebook personal computer) is used as host machine</td></t<>		IE-70000-98-IF-B	Interface adapter used when PC-9800 series (except notebook personal computer) is used as host machine					
IE-78000-R-SV3 Interface adapter and cable used when EWS is used as host machine Software Integrated debugger (ID78K3) Program to control 78K/III series in-circuit emulator. Used in combination with device file (DF78365). It can perform source-program level debugging for programs written in C language, structured assembly language, and assembly language. With its capability of displaying various types of information simultaneously by dividing the host machine screen, efficient debugging is possible. Host machine Part number (Product name) PC-9800 series MS-DOS+Windows TM PC-9800 series MS-DOS+Windows TM IBM PC/AT and its compatibles (Japa- nese Windows) PC DOS+Windows IBM PC/AT and its compatibles (Leglish Windows) PC DOS+Windows S'2HC µSAB10ID78K3 5'2HC µSBB10ID78K3 5'2HC µSBB10ID78K3 S'2HC µSBB10ID78K3 BF1el that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3). Host machine Part number (Product name) PC-9800 series MS-DOS IBM PC/AT and its compatibles PC DOS PC-9800 series MS-DOS S'2'HD µS5A13DF78365		IE-70000-98N-IF	Interface adapter and cable used when PC-9800 series notebook personal computer is used as host machine					
Software (ID78K3) Integrated debugger (ID78K3) Program to control 78K/III series in-circuit emulator. Used in combination with device file (DF78365). It can perform source-program level debugging for programs written in C language, structured assembly language, and assembly language. With its capability of displaying various types of information simultaneously by dividing the host machine screen, efficient debugging is possible. Host machine Part number (Product name) PC-9800 series MS-DOS+Windows TM 3.5"2HD µSAA13ID78K3 5"2HD µSAA13ID78K3 5"2HC µSAA13ID78K3 5"2HC µSAB13ID78K3 5"2HC µSAB13ID78K3 5"2HC µSAB13ID78K3 5"2HC µSAB13ID78K3 5"2HC µSAB13ID78K3 5"2HC µSBB13ID78K3 5"2HC µSBB13ID78K3 5"2HC µSBB13ID78K3 5"2HC µSBB13ID78K3 5"2HC µSBB13ID78K3 5"2HC µSBB13ID78K3 5"2HC µSBB10ID78K3 5"2HC µSBB10ID78K3 5"2HC µSBB10ID78K3 5"2HC µSB13ID78K3 5"2HC µSB13ID78K3 5"2HD µSA13DF78365 5"2HD µSSA13DF78365 5"2HD µSSA13DF78365 5"2HD µSSA13DF78365 5"2HD µSSA13DF78365 5"2HD µSSA13DF78365 5"2HD µSSA13DF78365 5"2HD µSSA13DF78365 5"2HD		IE-70000-PC-IF-B	Interface adapter used when IBM PC/AT is used as host machine					
(ID78K3) (DF78365). It can perform source-program level debugging for programs written in C language, structured assembly language, and assembly language. With its capability of displaying various types of information simultaneously by dividing the host machine screen, efficient debugging is possible. Host machine Part number (Product name) PC-9800 series MS-DOS+Windows TM 3.5"2HD µSAA13ID78K3 5"2HD µSAA10ID78K3 5"2HC µSAB13ID78K3 BIM PC/AT and its compatibles (Japanese Windows) PC DOS+Windows 3.5"2HC µSAB13ID78K3 BIM PC/AT and its compatibles (English Windows) PC DOS+Windows 3.5"2HC µSBB13ID78K3 Device file (DF78365) File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3). Part number (Product name) PC-9800 series MS-DOS 3.5"2HD µSSA10DF78365 File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3). Part number (Product name) PC-9800 series MS-DOS 3.5"2HD µSSA10DF78365 BIM PC/AT and its compatibles		IE-78000-R-SV3	Interface adapter and cable used when EWS is used as host machine					
OS Distributed media (Product name) PC-9800 series MS-DOS+Windows TM 3.5"2HD µSAA13ID78K3 IBM PC/AT and its compatibles (Japanese Windows) PC DOS+Windows 3.5"2HC µSAB13ID78K3 IBM PC/AT and its compatibles (English Windows) PC DOS+Windows 3.5"2HC µSAB10ID78K3 Device file (DF78365) File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3). Part number (Product name) Host machine OS Distributed media Part number (Product name) PC-9800 series MS-DOS 3.5"2HD µS5A13DF78365 IBM PC/AT and its compatibles PC DOS 3.5"2HD µS5A13DF78365 IBM PC/AT and its compatibles PC DOS 3.5"2HD µS5A13DF78365	Software	0 00	It can perform source-program level debugging for programs written in C language, structured assembly language, and assembly language. With its capability of displaying various types of information simultaneously by dividing the host machine screen, efficient					
PC-9800 series MS-DOS+Windows TM 3.5"2HD µSAA13ID78K3 IBM PC/AT and its compatibles (Japanese Windows) PC DOS+Windows 3.5"2HC µSAB13ID78K3 IBM PC/AT and its compatibles (Lapanese Windows) PC DOS+Windows 5"2HC µSAB10ID78K3 IBM PC/AT and its compatibles (English Windows) S"2HC µSBB10ID78K3 Device file (DF78365) File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3). Part number (Product name) Host machine OS Distributed media µS5A13DF78365 PC-9800 series MS-DOS 3.5"2HD µS5A13DF78365 IBM PC/AT and its compatibles (PC DOS 0S Distributed media Part number (Product name) IBM PC/AT and its compatibles PC DOS 3.5"2HD µS5A13DF78365 IBM PC/AT and its compatibles PC DOS 3.5"2HD µS5A13DF78365			Host machine			Part number		
IBM PC/AT and its compatibles (Japa- nese Windows)PC DOS+Windows5"2HDμSAA10ID78K3IBM PC/AT and its compatibles (English Windows)PC DOS+Windows3.5"2HCμSAB10ID78K3IBM PC/AT and its compatibles (English Windows)3.5"2HCμSBB13ID78K3Device file (DF78365)File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3).Part number (Product name)Host machineOSDistributed mediaPart number (Product name)PC-9800 seriesMS-DOS3.5"2HDμS5A13DF78365IBM PC/AT and its compatiblesPC DOS3.5"2HCμS7B13DF78365				OS	Distributed media	(Product name)		
IBM PC/AT and its compatibles (Japa- nese Windows)PC DOS+Windows3.5"2HC μ SAB13ID78K3IBM PC/AT and its compatibles (English Windows)IBM PC/AT and its compatibles (English Windows)3.5"2HC μ SBB13ID78K3Device file (DF78365)File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3).Part number (Product name)Host machineOSDistributed mediaPart number (Product name)PC-9800 seriesMS-DOS3.5"2HD μ SSA13DF78365IBM PC/AT and its compatiblesPC DOS3.5"2HC μ S7B13DF78365			PC-9800 series	MS-DOS+Windows TM	3.5"2HD	μSAA13ID78K3		
Compatibles (Japanese Windows)PC DOS+Windows3.5 2HCµSAB13D78K3IBM PC/AT and its compatibles (English Windows)IBM PC/AT and its compatibles (English Windows)3.5"2HCµSBB13ID78K3Device file (DF78365)File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3).Host machinePart number (Product name)PC-9800 seriesMS-DOS3.5"2HDµS5A13DF78365IBM PC/AT and its compatiblesPC DOS3.5"2HDµS5A10DF78365IBM PC/AT and its compatiblesPC DOS3.5"2HCµS7B13DF78365					5"2HD	μSAA10ID78K3		
nese Windows)5"2HCμSAB10ID78K3IBM PC/AT and its compatibles (English Windows)3.5"2HCμSBB13ID78K3Device file (DF78365)File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3).Part number (Product name)Host machineOSDistributed mediaPart number (Product name)PC-9800 seriesMS-DOS3.5"2HDμS5A13DF78365IBM PC/AT and its compatiblesPC DOS3.5"2HCμS7B13DF78365			compatibles (Japa- nese Windows) IBM PC/AT and its compatibles (English	PC DOS+Windows	3.5"2HC	μSAB13ID78K3		
compatibles (English Windows) 3.5 2 HC µSBB13D76K3 Device file (DF78365) File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3). Part number (Product name) Host machine OS Distributed media Part number (Product name) PC-9800 series MS-DOS 3.5"2HD µS5A13DF78365 IBM PC/AT and its compatibles PC DOS 3.5"2HC µS7B13DF78365					5"2HC	μSAB10ID78K3		
Windows)5"2HCμSB10ID78K3Device file (DF78365)File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3).Part number (Product name)Host machineOSDistributed mediaPart number (Product name)PC-9800 seriesMS-DOS3.5"2HDμS5A13DF78365IBM PC/AT and its compatiblesPC DOS3.5"2HCμS7B13DF78365					3.5"2HC	μSBB13ID78K3		
(DF78365) C compiler (CC78K3) and integrated debugger (ID78K3). Host machine Part number (Product name) PC-9800 series MS-DOS 3.5"2HD µS5A13DF78365 IBM PC/AT and its compatibles PC DOS 3.5"2HC µS7B13DF78365					5"2HC	μSBB10ID78K3		
OS Distributed media (Product name) PC-9800 series MS-DOS 3.5"2HD μS5A13DF78365 IBM PC/AT and its compatibles PC DOS 3.5"2HC μS7B13DF78365			File that contains device-specific information. Used in combination with assembler (RA78K3), C compiler (CC78K3) and integrated debugger (ID78K3).					
PC-9800 series MS-DOS Distributed media IBM PC/AT and its PC DOS 3.5"2HD μS5A13DF78365 IBM PC/AT and its PC DOS 3.5"2HC μS7B13DF78365			Host machine					
IBM PC/AT and its compatibles PC DOS 3.5"2HC µS7B13DF78365				OS	Distributed media	(Product name)		
IBM PC/AT and its PC DOS 3.5"2HC µS7B13DF78365			PC-9800 series	MS-DOS	3.5"2HD	μS5A13DF78365		
compatibles					5"2HD	μS5A10DF78365		
compatibles 5"2HC µS7B10DF78365				PC DOS	3.5"2HC	μS7B13DF78365		
					5"2HC	μS7B10DF78365		

Remark The operation of the integrated debugger and device file is guaranteed with the above host machines and operating systems only.



Development Tool Configuration (when using integrated debugger)

Note Use a commercially available socket.

Remarks 1. This diagram assumes that the host machine is a desktop PC.

2. This diagram assumes that software is provided through 3.5-inch floppy disks.



B.2 Embedded Software

The following embedded software is provided for efficient program development and maintenance.

Real-time Operation System

Real-time OS (RX78K/III) ^{Note}	The RX78K/III is intended to provide a multitask environment for a control field where real- time operation is required. The CPU idle time can be assigned to other processing for performance improvement of the entire system. The RX78K/III provides system call conforming to the μ ITRON specifications. The RX78K/III package provides a tool (configurator) to create information tables and RX78K/III nucleus.			
	Host machine			Part number
		OS	Distributed media	(Product name)
	PC-9800 series	MS-DOS	3.5"2HD	Undetermined
			5"2HD	Undetermined
	IBM PC/AT and its	PC DOS	3.5"2HC	Undetermined
	compatibles		5"2HC	Undetermined

Note Under development

- Caution To purchase the real-time operation system, enter on purchase application form and make a written agreement for use before purchasing it.
- **Remark** The RA78K3 assembler package (option) is required to use the RX78K/III Real-time operation system.



Fuzzy Inference Development Support System

Fuzzy knowledge data preparation tool	A program which supports editing and simulation of fuzzy knowledge data (fuzzy rules and membership functions).				
	Host machine	Part number			
		OS	Distributed media	(Product name)	
	PC-9800 series	MS-DOS	3.5"2HD	μS5A13FE9000	
			5"2HD	μS5A10FE9000	
	IBM PC/AT and its	PC DOS+Windows	3.5"2HC	μS7B13FE9200	
	compatibles		5"2HC	μS7B10FE9200	
Translator (FT78K3) ^{Note}	A program which converts fuzzy knowledge data prepared with the fuzzy knowled data preparation tool into an assembler source program for RA78K3.				
	Host machine			Part number	
		OS	Distributed media	(Product name)	
	PC-9800 series	MS-DOS	3.5"2HD	μS5A13FT78K3	
			5"2HD	μS5A10FT78K3	
	IBM PC/AT and its	PC DOS	3.5"2HC	μS7B13FT78K3	
	compatibles		5"2HC	μS7B10FT78K3	
Fuzzy inference module (FI78K/III) ^{Note}	A program which executes fuzzy inference. It is linked with the fuzzy knowledge data converted by the translator, thereby executing fuzzy inference.				
	Host machine			Part number	
		OS	Distributed media	(Product name)	
	PC-9800 series	MS-DOS	3.5"2HD	μS5A13FI78K3	
			5"2HD	μS5A10FI78K3	
	IBM PC/AT and its	PC DOS	3.5"2HC	μS7B13FI78K3	
	compatibles		5"2HC	μS7B10FI78K3	
Fuzzy inference debugger (FD78K/III)		Support software for evaluating or adjusting fuzzy knowledge data at the hardware level with in-circuit emulator.			
	Host machine	nachine			
		OS	Distributed media	(Product name)	
	PC-9800 series	MS-DOS	3.5"2HD	μS5A13FD78K3	
			5"2HD	μS5A10FD78K3	
	IBM PC/AT and its	PC DOS	3.5"2HC	μS7B13FD78K3	
	compatibles		5"2HC	μS7B10FD78K3	

Note Under development



[MEMO]

Phase-out/Discontinued

APPENDIX C REGISTER INDEX

C.1 Register Index (In Alphabetical Order with Respect to Register Name)

[A]

A/D conversion result register: ADCR ... 201A/D converter mode register: ADM ... 197Asynchronous serial interface mode register: ASIM ... 220Asynchronous serial interface status register: ASIS ... 220

[B]

Baud rate generator compare register: BRG ... 228, 248 Baud rate generator control register: BRGC ... 228, 248 Buffer register CM00-CM03: BFCM00-BFCM03 ... 94

[C]

Capture register 20: CT20 ... 139 Capture register 30: CT30 ... 151 Capture register 31: CT31 ... 151 Capture/compare register 20: CC20 ... 139 Capture/compare register 30: CC30 ... 151 Clocked serial interface mode register: CSIM ... 242 Compare register 00: CM00 ... 94 Compare register 01: CM01 ... 94 Compare register 02: CM02 ... 94 Compare register 03: CM03 ... 94 Compare register 10: CM10 ... 135 Compare register 40: CM40 ... 160

[E]

External interrupt mode register 0: INTM0 ... 103, 154 External interrupt mode register 1: INTM1 ... 142, 154

[I]

In-service priority register: ISPR ... 299, 308 Interrupt control register ... 299, 301 Interrupt mask flag register: MK0L, MK0H ... 299, 305 Interrupt mode control register: IMC ... 299, 307



[M]

Master buffer register: MBUF0-MBUF5 ... 95 Memory expansion mode register: MM ... 55, 77

[P]

Port 0: P0 ... 74 Port 0 mode control register: PMC0 ... 78 Port 0 mode register: PM0 ... 75 Port 2: P2 ... 74 Port 3: P3 ... 74 Port 3 mode control register: PMC3 ... 79, 222, 244 Port 3 mode register: PM3 ... 75, 223, 245 Port 4: P4 ... 74 Port 5: P5 ... 74 Port 5 mode register: PM5 ... 76 Port 7: P7 ... 74 Port 8: P8 ... 74 Port 8 mode control register: PMC8 ... 80 Port 8 mode register: PM8 ... 76 Port 9: P9 ... 74 Port 9 mode register: PM9 ... 76 Port read control register: PRDC ... 70 Programmable wait control register: PWC ... 57 Pull-up resistor option register H: PUOH ... 82 Pull-up resistor option register L: PUOL ... 82 PWM buffer register: PWM0, PWM1 ... 288 PWM control register 0: PWMC0 ... 287 PWM control register 1: PWMC1 ... 288

[R]

Real-time output port mode register: RTPM ... 190 Real-time output port register: RTP ... 191 Receive buffer: RXB ... 220 Reload register: DTIME ... 93



[S]

Sampling control register 0: SMPC0 ... 143, 155 Sampling control register 1: SMPC1 ... 156 Serial bus interface control register: SBIC ... 242 Shift register: SIO ... 242 Slave buffer register: SBUF0-SBUF5 ... 95 Standby control register: STBC ... 350

[T]

Timer 0: TM0 ... 92 Timer 1: TM1 ... 135 Timer 2: TM2 ... 139 Timer 3: TM3 ... 151 Timer 4: TM4 ... 166 Timer control register 0: TMC0 ... 100 Timer control register 1: TMC1 ... 102, 136 Timer control register 2: TMC2 ... 140 Timer control register 3: TMC3 ... 152 Timer control register 4: TMC4 ... 169 Timer out register: TOUT ... 95 Timer unit mode register 0: TUM0 ... 96 Timer unit mode register 1: TUM1 ... 167 Transmit shift register: TXS ... 220

[W]

Watchdog timer mode register: WDM ... 292, 357

Phase-out/Discontinued

C.2 Register Index (In Alphabetical Order with Respect to Register Symbol)

[A]

ADCR0	:	A/D conversion result register 0 201
ADCR1	:	A/D conversion result register 1 201
ADCR2	:	A/D conversion result register 2 201
ADCR3	:	A/D conversion result register 3 201
ADCR4	:	A/D conversion result register 4 201
ADCR5	:	A/D conversion result register 5 201
ADCR6	:	A/D conversion result register 6 201
ADCR7	:	A/D conversion result register 7 201
ADCR0H	:	A/D conversion result register 0H 202
ADCR1H	:	A/D conversion result register 1H 202
ADCR2H	:	A/D conversion result register 2H 202
ADCR3H	:	A/D conversion result register 3H 202
ADCR4H	:	A/D conversion result register 4H 202
ADCR5H	:	A/D conversion result register 5H 202
ADCR6H	:	A/D conversion result register 6H 202
ADCR7H	:	A/D conversion result register 7H 202
ADIC	:	Interrupt control register (INTAD) 299, 304
ADM	:	A/D converter mode register 197
ASIM	:	Asynchronous serial interface mode register 220
ASIS	:	Asynchronous serial interface status register 220

[B]

BFCM00 :	Buffer register CM00 94
BFCM01 :	Buffer register CM01 94
BFCM02 :	Buffer register CM02 94
BFCM03 :	Buffer register CM03 94
BRG :	Baud rate generator compare register 228, 248
BRGC :	Baud rate generator control register 228, 248

[C]

CC20	:	Capture/compare register 20 139
CC30	:	Capture/compare register 30 151
CM00	:	Compare register 00 94
CM01	:	Compare register 01 94
CM02	:	Compare register 02 94
CM03	:	Compare register 03 94
CM10	:	Compare register 10 135
CM40	:	Compare register 40 166
CM41	:	Compare register 41 166
CMIC03	:	Interrupt control register (INTCM03) 299, 303
CMIC10	:	Interrupt control register (INTCM10) 299, 304
CMIC40	:	Interrupt control register (INTCM40) 299, 304



CMIC41	:	Interrupt control register (INTCM41) 299, 304				
CSIIC	:	nterrupt control register (INTCSI) 299, 304				
CSIM	:	Clocked serial interface mode register 242				
CT20	:	Capture register 20 139				
CT30	:	Capture register 30 151				
CT31	:	Capture register 31 151				

[D]

DTIME : Reload register ... 93

[I]

IMC	:	Interrupt mode control register 299, 307			
INTM0	:	External interrupt mode register 0 103, 154			
INTM1	:	External interrupt mode register 1 142, 154			
ISPR	:	In-service priority register 299, 308			

[M]

MBUF0	:	Master buffer register 0 95
MBUF1	:	Master buffer register 1 95
MBUF2	:	Master buffer register 2 95
MBUF3	:	Master buffer register 3 95
MBUF4	:	Master buffer register 4 95
MBUF5	:	Master buffer register 5 95
MK0H	:	Interrupt mask flag register 299, 305
MK0L	:	Interrupt mask flag register 299, 305
MM	:	Memory expansion mode register 55, 77

[0]

OVIC3 : Interrupt control register (INTOV3) ... 299, 303

[P]

PIC0	:	Interrupt control register (INTP0/INTCC30) 299, 303			
PIC1	:	nterrupt control register (INTP1) 299, 303			
PIC2	:	Interrupt control register (INTP2) 299, 303			
PIC3	:	Interrupt control register (INTP3/INTCC20) 299, 303			
PIC4	:	Interrupt control register (INTP4) 299, 303			
PM0	:	Port 0 mode register 75			
PM3	:	Port 3 mode register 75, 223, 245			
PM5	:	Port 5 mode register 76			
PM8	:	Port 8 mode register 76			
PM9	:	Port 9 mode register 76			
PMC0	:	Port 0 mode control register 78			
PMC3	:	Port 3 mode control register 79, 222, 244			



PMC8	:	Port 8 mode control register 80			
PRDC	:	Port read control register 70			
PUOH	:	Pull-up resistor option register H 82			
PUOL	:	Pull-up resistor option register L 82			
PWC	:	Programmable wait control register 57			
PWM0	:	PWM buffer register 0 288			
PWM1	:	PWM buffer register 1 288			
PWMC0	:	PWM control register 0 287			
PWMC1	:	PWM control register 1 288			

[R]

RTP	: Real-time output port register 191
RTPM	: Real-time output port mode register 190
RXB	: Receive buffer 220

[S]

SBIC	:	Serial bus interface control register 242				
SBUF0	:	Slave buffer register 0 95				
SBUF1	:	Slave buffer register 1 95				
SBUF2	:	Slave buffer register 2 95				
SBUF3	:	Slave buffer register 3 95				
SBUF4	:	Slave buffer register 4 95				
SBUF5	:	Slave buffer register 5 95				
SERIC	:	Interrupt control register (INTSER) 299, 304				
SIO	:	Shift register 242				
SMPC0	:	Sampling control register 0 143, 155				
SMPC1	:	Sampling control register 1 156				
SRIC	:	Interrupt control register (INTSR) 299, 304				
STBC	:	Standby control register 350				
STIC	:	Interrupt control register (INTST) 299, 304				

[T]

TM0	:	Timer 0 92
TM1	:	Timer 1 135
TM2	:	Timer 2 139
TM3	:	Timer 3 151
TM4	:	Timer 4 166
TMC0	:	Timer control register 0 100
TMC1	:	Timer control register 1 102, 136
TMC2	:	Timer control register 2 140
TMC3	:	Timer control register 3 152
TMC4	:	Timer control register 4 169
TMIC0	:	Interrupt control register (INTTM0) 299, 303
TOUT	:	Timer out register 95
TUM0	:	Timer unit mode register 0 96



TUM1 : Timer unit mode register 1 ... 167

TXS : Transmit shift register ... 220

[W]

WDM : Watchdog timer mode register ... 292, 357



[MEMO]

Phase-out/Discontinued

APPENDIX D FUNCTION INDEX

[A]

Acknowledgement of interrupt Maskable interrupt ... 314 Non-maskable interrupt ... 310 Op-code trap interrupt ... 327 Software interrupt ... 324
Address wait control ... 58
Addressing Based addressing ... 52, 53 Based indexed addressing ... 52, 53 Direct addressing ... 52, 53 Implied addressing ... 43, 53 Register addressing ... 43, 52, 53, 54 Register indirect addressing ... 52, 53 Short direct addressing ... 45, 52, 53, 54

Special function register (SFR) addressing ... 52, 53, 54

[B]

Basic operation of A/D converter ... 203

Baud rate setting Asynchronous serial interface ... 226, 230 Clocked serial interface ... 246, 250

Bus cycle wait control ... 58

[C]

Calculating the number of instruction execution clocks ... 405

Capture operation

Timer 2 (TM2) ... 146 Timer 3 (TM3) ... 159

Clear operation control

Timer 0 (TM0) ... 97 Timer 2 (TM2) ... 141 Timer 3 (TM3) ... 153 Timer 4 (TM4) ... 170 Timer 4 (TM4) (Clear operation by TCLRUD) ... 168



Compare operation Timer 1 (TM1) ... 137 Timer 2 (TM2) ... 146 Timer 3 (TM3) ... 159 Timer 4 (TM4) ... 166

Connection of unused pins ... 24

Context switching

Activates _____ ... 316, 324 Returns from _____ ... 317, 326 Specifies ____ handling ... 301

Controlling and detecting status of serial bus ... 272

[D]

Data access ... 402 Data transfer control from BFCM03 to CM03 ... 100

[F]

Free running operation Timer 2 (TM2) ... 145 Timer 3 (TM3) ... 158 Timer 4 (TM4) ... 175

[H]

```
HALT mode
Releasing ____ ... 353
Setting ____ ... 352
```

[I]

Interrupt Holding the priority level ... 308 Multiplexed interrupt processing ... 318 Nesting control ... 307 Returning from non-maskable interrupt ... 313 Specifying interrupt request enable/disable ... 302, 305, 306 Specifying priority of maskable interrupt ... 301, 318 Specifying priority of non-maskable interrupt ... 293, 310, 357



Interval operation Timer 0 (TM0) ... 105

Timer 1 (TM1) ... 137 Timer 2 (TM2) ... 145 Timer 3 (TM3) ... 158 Timer 4 (TM4) ... 175

[M]

Macro service Counter mode operation specification ... 337 Mode setting ... 334 Specification of block transfer mode operation ... 338 Specification of block transfer mode (with a memory pointer) operation ... 340 Specification of processing ... 301 Specifying channel address ... 334 Terminating operation ... 333

 $\mu\text{PD78362A}$ Operation mode setting ... 13, 22

[0]

Operation control Baud rate generator (BRG) ... 229, 251 Counter for PWM output control ... 288 Dead time timers (DTM0-DTM2) ... 102 PWM modulation ... 190 PWM output ... 287 Timer 0 (TM0) ... 100 Timer 1 (TM1) ... 136 Timer 2 (TM2) ... 141 Timer 3 (TM3) ... 153 Timer 4 (TM4) ... 170 Watchdog timer (WDT) ... 293, 357 Operation of sampling circuit Timer 2 (TM2) ... 148 Timer 3 (TM3) ... 163 Op-code fetch ... 400 Output driver off function ... 99 NMI control ... 97

Software control ... 97



[P]

Port output data checking ... 70

PROM

Procedure for reading ... 375 Procedure for writing (Byte program mode) ... 372 Procedure for writing (Page program mode) ... 369 Specification of operation mode for programming ... 23, 368 Specification of programming mode ... 23, 367

PWM output operation PWM0, PWM1 ... 289 Timer 4 (TM4) ... 186

[R]

Reading of A/D conversion result ... 201, 202

Real-time output ... 189

Reception

Asynchronous serial interface ... 234 Detect error ... 238 SBI mode ... 278 Three-wire serial I/O mode ... 258

Reset

Release ____ ... 362 System reset ... 362

[S]

Selecting A/D conversion time ... 198

Selecting serial clock Asynchronous serial interface ... 226 Clocked serial interface ... 246

Selection of analog input ... 198

Setting pins for serial communication Asynchronous serial interface ... 222 Clocked serial interface ... 244

Setting serial data format ... 224



Specification of counter bits for PWM output control ... 287 Specifying active level of output pin PWM0 and PWM1 pins ... 287 TO00-TO05 pins ... 97 TO40 pin ... 168 Specifying capture trigger Capture/compare register 20 (CC20) ... 142 Capture register 20 (CT20) ... 142 Specifying control mode pins P00-P07 pins ... 78 P05-P07 pins ... 168 P30-P34 pins ... 79, 222, 244 P80-P85 pins ... 80 Specifying count clock PWM output control counter ... 288 Timer 0 (TM0) ... 100 Timer 1 (TM1) ... 136 Timer 2 (TM2) ... 141 Timer 3 (TM3) ... 153 Timer 4 (TM4) ... 170 TMBRG ... 229, 251 Watchdog timer (WDT) ... 293, 357 Specifying general-purpose register ... 39, 43 Specifying internal memory capacity ... 56 Specifying I/O mode of pin P00-P07 pins ... 75 P30-P34 pins ... 75, 223, 245 P40-P47 pins ... 56, 77 P50-P57 pins ... 76 P80-P85 pins ... 76 P90-P93 pins ... 76 Specifying operation mode A/D converter ... 198 Capture/compare register 20 (CC20) ... 141 Capture/compare register 30 (CC30) ... 153 Clocked serial interface ... 254 SBI mode ... 264 Timer 0 (TM0) ... 97 Timer 2 (TM2) ... 141



Timer 3 (TM3) ... 153 Timer 4 (TM4) ... 168 Specifying operation of output pin TO40 pin ... 168 Specifying pull-up resistor ... 81 Specifying sampling clock Timer 2 (TM2) ... 143 Timer 3 (TM3) ... 155, 156 Specifying trigger signal A/D converter (mixed mode) ... 198 Real-time output port ... 190 Specifying up/down count operation ... 170 Specifying valid edge of external signal INTP0-INTP2 ... 154 INTP3 ... 142, 154 INTP4 ... 154 NMI ... 103, 154 TCLRUD ... 168 TIUD ... 168 Stack pointer (SP) ... 42 STOP mode STOP mode releasing ... 356 STOP mode setting ... 355 [T] Timer 0 (TM0) operation General-purpose interval timer mode (RTP output) ... 105 PWM mode 0 (asymmetric triangular wave modulation) ... 113 PWM mode 0 (symmetric triangular wave modulation) ... 106

PWM mode 0 (toothed wave modulation) ... 123

PWM mode 1 (buffer output) ... 130

Timer 4 (TM4) operation General-purpose timer mode ... 175 UDC mode (external clock operation) ... 180



Timer basic operation

Timer 0 (TM0) ... 104 Timer 1 (TM1) ... 137 Timer 2 (TM2) ... 144 Timer 3 (TM3) ... 157 Timer 4 (TM4) ... 174

Transmission

Asynchronous serial interface ... 232 SBI mode ... 278 Three-wire serial I/O mode ... 256

Transmission/reception SBI mode ... 278 Three-wire serial I/O mode ... 260

[V]

Vectored interrupt Returning from the interrupt processing ... 298, 316 Specifying interrupt processing ... 301, 302

[W]

Wake-up function ... 282

Write by dedicated instruction Standby control register (STBC) ... 350 Watchdog timer mode register (WDM) ... 292

Write specification to CM00 to CM02 ... 100





APPENDIX E REVISION HISTORY

Phase-out/Discontinued

The history of revisions made up to now is shown in the following table. The Location column shows in which chapter these revisions were made.

Edition No.	Major Revision Descriptions	Location
2nd edition	The following products are changed from	Throughout the manual
	"under development" to "development completed"	
	μPD78362A, 78P364A	
	3.2.3 Special function registers (SFR)	CHAPTER 3
	Table 3-4 Special Function Registers	CPU ARCHITECTURE
	P2, P7, and ASIS changed from	
	"bit manipulation instruction enabled" to "bit manipulation	
	instruction disabled" in Manipulatable Bit Unit column	
	5.1 Hardware Configuration	CHAPTER 5
	Table 5-1 Read Operation in Control Mode was added	PORT FUNCTIONS
	Preset operation is changed to "setting prohibited" because	CHAPTER 7
	when TM4 underflow contends with CM40 rewrite or timer clear	REAL-TIME PULSE UNIT
	operation by TCLRUD in the preset operation mode, a	
	malfunction occurs.	
3rd edition	Adds the μ PD78361A to the target device	Throughout
	8.2 A/D Converter Mode Register (ADM)	CHAPTER 8
	Changes the conversion time by the FR bit setting	A/D CONVERTER
	10.6.1 SBI Data Format	CHAPTER 10
	Adds Caution to the bus release signal and command signal.	CLOCKED SERIAL
		INTERFACE



[MEMO]



Facsimile Message

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Address

Tel.

From:

Name

Company

Thank you for your kind support.

North America NEC Electronics Inc. Corporate Communications Dept. Fax: 1-800-729-9288 1-408-588-6130	Hong Kong, Philippines, Oceania NEC Electronics Hong Kong Ltd. Fax: +852-2886-9022/9044	Asian Nations except Philippines NEC Electronics Singapore Pte. Ltd. Fax: +65-250-3583
Europe NEC Electronics (Europe) GmbH Technical Documentation Dept. Fax: +49-211-6503-274	Korea NEC Electronics Hong Kong Ltd. Seoul Branch Fax: 02-528-4411	Japan NEC Corporation Semiconductor Solution Engineering Division Technical Information Support Dept. Fax: 044-548-7900
South America NEC do Brasil S.A. Fax: +55-11-889-1689	Taiwan NEC Electronics Taiwan Ltd. Fax: 02-719-5951	

I would like to report the following error/make the following suggestion:

Document title:

Document number: _____ Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity				
Technical Accuracy				
Organization				

FAX

Phase-out/Discontinued