

The sales of these products are limited for China and Hong Kong.

R7F0C003M2DFB, R7F0C004M2DFB

User's Manual: Hardware

16-Bit Single-Chip Microcontrollers

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

How to Use This Manual

Readers

This manual is intended for user engineers who wish to understand the functions of the R7F0C003, R7F0C004 and design and develop application systems and programs for these devices.

Purpose

This manual is intended to give users an understanding of the functions described in the **Organization** below.

Organization

The R7F0C003, R7F0C004 manual is separated into two parts: this manual and the software edition (common to the RL78 family).

R7F0C003M2DFB, R7F0C004M2DFB
User's Manual
(This Manual)

RL78 family User's Manual Software

- Pin functions
- Internal block functions
- Interrupts
- Other on-chip peripheral functions
- Electrical specifications

- CPU functions
- Instruction set
- Explanation of each instruction

How to Read This Manual

It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers.

- To gain a general understanding of functions:
 - → Read this manual in the order of the CONTENTS.
 The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.
- How to interpret the register format:
 - → For a bit number enclosed in angle brackets, the bit name is defined as a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler.
- To know details of the R7F0C003, R7F0C004 Microcontroller instructions:
 - \rightarrow Refer to the separate document RL78 family User's Manual: Software (R01US0015E).

Conventions Data significance: Higher digits on the left and lower digits on the right

Active low representations:

Note: Footnote for item marked with Note in the text

Caution: Information requiring particular attention

Remark: Supplementary information

Numerical representations: Binary ... ×××× or ××××B

Decimal ...×××
Hexadecimal ...×××H

However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
R7F0C003M2DFB, R7F0C004M2DFB User's Manual: Hardware	This manual
RL78 family User's Manual: Software	R01US0015E

Documents Related to Flash Memory Programming

	Document Name	Document No.
PG-FP	5 Flash Memory Programmer User's Manual	_
	RL78, 78K, V850, RX100, RX200, RX600 (Except RX64x), R8C, SH	R20UT2923E
	Common	R20UT2922E
	Setup Manual	R20UT0930E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

Other Documents

Document Name	Document No.
RENESAS Microcontrollers RL78 Family	R01CP0003E
Semiconductor Package Mount Manual	R50ZZ0003E
Semiconductor Reliability Handbook	R51ZZ0001E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

All trademarks and registered trademarks are the property of their respective owners.

EEPROM is a trademark of Renesas Electronics Corporation.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

CONTENTS

CHAPTER 1 OUTLINE	1
1.1 Features	1
1.2 List of Part Numbers	4
1.3 Pin Configuration (Top View)	5
1.4 Pin Identification	6
1.5 Block Diagram	7
1.6 Outline of Functions	8
CHAPTER 2 PIN FUNCTIONS	10
2.1 Port Function	10
2.2 Functions Other than Port Pins	14
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins	16
CHAPTER 3 CPU ARCHITECTURE	23
3.1 Memory Space	23
3.1.1 Internal program memory space	28
3.1.2 Mirror area	31
3.1.3 Internal data memory space	33
3.1.4 Special function register (SFR) area	34
3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area	34
3.1.6 Data memory addressing	35
3.2 Processor Registers	37
3.2.1 Control registers	37
3.2.2 General-purpose registers	39
3.2.3 ES and CS registers	40
3.2.4 Special function registers (SFRs)	41
3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)	
3.3 Instruction Address Addressing	
3.3.1 Relative addressing	56
3.3.2 Immediate addressing	
3.3.3 Table indirect addressing	57
3.3.4 Register direct addressing	
3.4 Addressing for Processing Data Addresses	
3.4.1 Implied addressing	
3.4.2 Register addressing	
3.4.3 Direct addressing	
3.4.4 Short direct addressing	
3.4.5. SER addressing	62

3.4.6	Register indirect addressing	63
3.4.7	Based addressing	64
3.4.8	Based indexed addressing	68
3.4.9	Stack addressing	69
OLIADTED 4	DODT FUNCTIONS	70
CHAPIER 4	PORT FUNCTIONS	73
	unctions	
	onfiguration	
	Port 0	
	Port 1	
	Port 2	
	Port 3	
	Port 4	
	Port 5	
	Port 6	
	Port 7	
	Port 12	
) Port 13	
	ters Controlling Port Function	
	Port mode registers (PMxx)	
	Port registers (Pxx)	
	Pull-up resistor option registers (PUxx)	
	Port input mode registers (PIMxx)	
	Port output mode registers (POMxx)	
	Port mode control registers (PMCxx)	
	A/D port configuration register (ADPC)	
	Peripheral I/O redirection register (PIOR)	
	LCD port function registers 0 to 6 (PFSEG0 to PFSEG6)	
) LCD input switch control register (ISCLCD)	
	unction Operations	
	Writing to I/O port	
	Reading from I/O port	
	Operations on I/O port	
	Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers	
_	ter Settings When Using Alternate Function	
	Basic concept when using alternate function	
	Register settings for alternate function whose output function is not used	
	Register setting examples for used port and alternate functions	
	Operation of Ports That Alternately Function as SEGxx Pins	
	Operation of Ports That Alternately Function as V _{L3} , CAPL, CAPH Pins	
4.5.6	P45 (port that serves as an analog input pin (IVREF0))	157

4.6	Cautio	ons When Using Port Function	158
	4.6.1	Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn)	158
	4.6.2	Notes on specifying the pin settings	159
CHAP	TER 5	CLOCK GENERATOR	160
5.1	Funct	ions of Clock Generator	160
5.2	Confi	guration of Clock Generator	162
5.3	Regis	ters Controlling Clock Generator	164
	5.3.1	Clock operation mode control register (CMC)	164
	5.3.2	System clock control register (CKC)	167
	5.3.3	Clock operation status control register (CSC)	168
	5.3.4	Oscillation stabilization time counter status register (OSTC)	169
	5.3.5	Oscillation stabilization time select register (OSTS)	171
	5.3.6	Peripheral enable registers 0 and 1 (PER0, PER1)	173
	5.3.7	Subsystem clock supply mode control register (OSMC)	176
	5.3.8	High-speed on-chip oscillator frequency select register (HOCODIV)	177
	5.3.9	High-speed on-chip oscillator trimming register (HIOTRM)	178
5.4	Syste	m Clock Oscillator	179
	5.4.1	X1 oscillator	179
	5.4.2	XT1 oscillator	179
	5.4.3	High-speed on-chip oscillator	183
	5.4.4	Low-speed on-chip oscillator	183
5.5	Clock	Generator Operation	184
5.6	Contr	olling Clock	186
	5.6.1	Example of setting high-speed on-chip oscillator	186
	5.6.2	Example of setting X1 oscillation clock	188
	5.6.3	Example of setting XT1 oscillation clock	189
	5.6.4	CPU clock status transition diagram	190
	5.6.5	Conditions before changing the CPU clock and processing after changing CPU clock	196
	5.6.6	Time required for switching CPU clock and system clock	198
	5.6.7	Conditions before stopping clock oscillation	199
5.7	Resor	nator and Oscillator Constants	200
CHAP	TER 6	TIMER ARRAY UNIT	204
6.1	Funct	ions of Timer Array Unit	205
	6.1.1	Independent channel operation function	205
	6.1.2	Simultaneous channel operation function	206
	6.1.3	8-bit timer operation function (channels 1 and 3 only)	207
	6.1.4	LIN-bus supporting function (channel 7 only)	208
6.2	Confi	guration of Timer Array Unit	209
	6.2.1	Timer count register mn (TCRmn)	215

	6.2.2 Timer data register mn (TDRmn)	216
6.3	Registers Controlling Timer Array Unit	217
	6.3.1 Peripheral enable register 0 (PER0)	218
	6.3.2 Timer clock select register m (TPSm)	219
	6.3.3 Timer mode register mn (TMRmn)	222
	6.3.4 Timer status register mn (TSRmn)	227
	6.3.5 Timer channel enable status register m (TEm)	228
	6.3.6 Timer channel start register m (TSm)	229
	6.3.7 Timer channel stop register m (TTm)	230
	6.3.8 Timer input select register 0 (TIS0)	231
	6.3.9 Timer output enable register m (TOEm)	232
	6.3.10 Timer output register m (TOm)	233
	6.3.11 Timer output level register m (TOLm)	234
	6.3.12 Timer output mode register m (TOMm)	235
	6.3.13 Input switch control register (ISC)	236
	6.3.14 Noise filter enable register 1 (NFEN1)	237
	6.3.15 Registers controlling port functions of pins to be used for timer I/O	239
6.4	Basic Rules of Timer Array Unit	240
	6.4.1 Basic rules of simultaneous channel operation function	240
	6.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only)	242
6.5	Operation of Counter	243
	6.5.1 Count clock (ftclk)	243
	6.5.2 Start timing of counter	245
	6.5.3 Operation of counter	246
6.6	Channel Output (TOmn Pin) Control	251
	6.6.1 TOmn pin output circuit configuration	251
	6.6.2 TOmn pin output setting	252
	6.6.3 Cautions on channel output operation	253
	6.6.4 Collective manipulation of TOmn bit	258
	6.6.5 Timer interrupt and TOmn pin output at operation start	259
6.7	Timer Input (TImn) Control	260
	6.7.1 Tlmn input circuit configuration	260
	6.7.2 Noise filter	260
	6.7.3 Cautions on channel input operation	261
6.8	Independent Channel Operation Function of Timer Array Unit	262
	6.8.1 Operation as interval timer/square wave output	262
	6.8.2 Operation as external event counter	268
	6.8.3 Operation as input pulse interval measurement	273
	6.8.4 Operation as input signal high-/low-level width measurement	277
	6.8.5 Operation as delay counter	281
60	Simultaneous Channel Operation Function of Timer Array Unit	296

6.9.1 Operation as one-shot pulse output function	286
6.9.2 Operation as PWM function	293
6.9.3 Operation as multiple PWM output function	300
6.10 Cautions When Using Timer Array Unit	308
6.10.1 Cautions when using timer output	308
CHAPTER 7 REAL-TIME CLOCK 2	309
7.1 Functions of Real-time Clock 2	309
7.2 Configuration of Real-time Clock 2	310
7.3 Registers Controlling Real-time Clock 2	312
7.3.1 Peripheral enable register 0 (PER0)	313
7.3.2 Peripheral enable register 1 (PER1)	314
7.3.3 Subsystem clock supply mode control register (OSMC)	315
7.3.4 Power-on-reset status register (PORSR)	316
7.3.5 Real-time clock control register 0 (RTCC0)	317
7.3.6 Real-time clock control register 1 (RTCC1)	319
7.3.7 Second count register (SEC)	322
7.3.8 Minute count register (MIN)	322
7.3.9 Hour count register (HOUR)	323
7.3.10 Date count register (DAY)	325
7.3.11 Day-of-week count register (WEEK)	326
7.3.12 Month count register (MONTH)	327
7.3.13 Year count register (YEAR)	327
7.3.14 Clock error correction register (SUBCUD)	328
7.3.15 Alarm minute register (ALARMWM)	331
7.3.16 Alarm hour register (ALARMWH)	331
7.3.17 Alarm day-of-week register (ALARMWW)	332
7.3.18 Registers controlling port functions of real-time clock 2 output pins	333
7.4 Real-time Clock 2 Operation	334
7.4.1 Starting operation of real-time clock 2	334
7.4.2 Shifting to HALT/STOP mode after starting operation	335
7.4.3 Reading real-time clock 2 counter	336
7.4.4 Writing to real-time clock 2 counter	338
7.4.5 Setting alarm of real-time clock 2	340
7.4.6 1 Hz output of real-time clock 2	341
7.4.7 Clock error correction register setting procedure	342
7.4.8 Example of watch error correction of real-time clock 2	343
7.4.9 High-accuracy 1 Hz output	346
CHAPTER 8 SUBSYSTEM CLOCK FREQUENCY MEASUREMENT CIRCUI	Γ347
8.1 Subsystem Clock Frequency Measurement Circuit	
u. i vapavateni vivek i jeducijev ivicaani cijičili VIITUII	

8.2 Configuration of Subsystem Clock Frequency Measurement Circuit	347
8.3 Registers Controlling Subsystem Clock Frequency Measurement Circuit	348
8.3.1 Peripheral enable register 1 (PER1)	348
8.3.2 Subsystem clock supply mode control register (OSMC)	349
8.3.3 Frequency measurement count register L (FMCRL)	350
8.3.4 Frequency measurement count register H (FMCRH)	350
8.3.5 Frequency measurement control register (FMCTL)	351
8.4 Subsystem Clock Frequency Measurement Circuit Operation	352
8.4.1 Setting subsystem clock frequency measurement circuit	352
8.4.2 Subsystem clock frequency measurement circuit operation timing	353
CHAPTER 9 12-BIT INTERVAL TIMER	354
9.1 Functions of 12-bit Interval Timer	354
9.2 Configuration of 12-bit Interval Timer	354
9.3 Registers Controlling 12-bit Interval Timer	355
9.3.1 Peripheral enable register 1 (PER1)	355
9.3.2 Subsystem clock supply mode control register (OSMC)	356
9.3.3 12-bit interval timer control register (ITMC)	357
9.4 12-bit Interval Timer Operation	358
9.4.1 12-bit interval timer operation timing	358
9.4.2 Start of count operation and re-enter to HALT/STOP mode after returned from	
HALT/STOP mode	359
CHAPTER 10 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER	360
10.1 Functions of Clock Output/Buzzer Output Controller	360
10.2 Configuration of Clock Output/Buzzer Output Controller	362
10.3 Registers Controlling Clock Output/Buzzer Output Controller	362
10.3.1 Clock output select register n (CKSn)	362
10.3.2 Subsystem clock supply mode control register (OSMC)	364
10.3.3 Registers controlling port functions of clock output/buzzer output pins	365
10.4 Operations of Clock Output/Buzzer Output Controller	366
10.4.1 Operation as output pin	366
10.5 Cautions of Clock Output/Buzzer Output Controller	366
CHAPTER 11 WATCHDOG TIMER	367
11.1 Functions of Watchdog Timer	367
11.2 Configuration of Watchdog Timer	368
11.3 Register Controlling Watchdog Timer	369
11.3.1 Watchdog timer enable register (WDTE)	369
11.4 Operation of Watchdog Timer	370

	11.4.1 Controlling operation of watchdog timer	370
	11.4.2 Setting overflow time of watchdog timer	371
	11.4.3 Setting window open period of watchdog timer	373
	11.4.4 Setting watchdog timer interval interrupt	374
CHAPTE	R 12 A/D CONVERTER	375
12.1	Function of A/D Converter	375
12.2	Configuration of A/D Converter	377
12.3	Registers Used in A/D Converter	379
	12.3.1 Peripheral enable register 0 (PER0)	380
	12.3.2 A/D converter mode register 0 (ADM0)	381
	12.3.3 A/D converter mode register 1 (ADM1)	389
	12.3.4 A/D converter mode register 2 (ADM2)	390
	12.3.5 10-bit A/D conversion result register (ADCR)	392
	12.3.6 8-bit A/D conversion result register (ADCRH)	393
	12.3.7 Analog input channel specification register (ADS)	394
	12.3.8 Conversion result comparison upper limit setting register (ADUL)	395
	12.3.9 Conversion result comparison lower limit setting register (ADLL)	395
	12.3.10 A/D test register (ADTES)	396
	12.3.11 Registers controlling port function of analog input pins	396
12.4	A/D Converter Conversion Operations	397
12.5	Input Voltage and Conversion Results	399
12.6	A/D Converter Operation Modes	400
	12.6.1 Software trigger mode (sequential conversion mode)	400
	12.6.2 Software trigger mode (one-shot conversion mode)	401
	12.6.3 Hardware trigger no-wait mode (sequential conversion mode)	402
	12.6.4 Hardware trigger no-wait mode (one-shot conversion mode)	403
	12.6.5 Hardware trigger wait mode (sequential conversion mode)	404
	12.6.6 Hardware trigger wait mode (one-shot conversion mode)	405
12.7	A/D Converter Setup Flowchart	406
	12.7.1 Setting up software trigger mode	406
	12.7.2 Setting up hardware trigger no-wait mode	407
	12.7.3 Setting up hardware trigger wait mode	408
	12.7.4 Setup when using temperature sensor	
	(example for software trigger mode and one-shot conversion mode)	409
	12.7.5 Setting up test mode	410
12.8	SNOOZE Mode Function	411
12.9	How to Read A/D Converter Characteristics Table	414
12.10	Cautions for A/D Converter	416
	D 42 COMPARATOR	400

13.1	Functions of Comparator	420
13.2	Configuration of Comparator	421
13.3	Registers Controlling Comparator	422
	13.3.1 Peripheral enable register 1 (PER1)	422
	13.3.2 Comparator mode setting register (COMPMDR)	423
	13.3.3 Comparator filter control register (COMPFIR)	425
	13.3.4 Comparator output control register (COMPOCR)	426
	13.3.5 Registers controlling port functions of analog input pins	427
13.4	Operation	428
	13.4.1 Comparator i digital filter (i = 0 or 1)	430
	13.4.2 Comparator i (i = 0 or 1) interrupts	430
	13.4.3 Comparator i output (i = 0 or 1)	431
	13.4.4 Stopping or supplying comparator clock	431
CHAPTE	R 14 SERIAL ARRAY UNIT	432
14.1	Functions of Serial Array Unit	433
	14.1.1 Simplified SPI (CSI00)	433
	14.1.2 UART (UART0 to UART3)	434
	14.1.3 Simplified I ² C (IIC00, IIC10)	435
14.2	Configuration of Serial Array Unit	436
	14.2.1 Shift register	439
	14.2.2 Lower 8/9 bits of the serial data register mn (SDRmn)	
14.3	Registers Controlling Serial Array Unit	
	14.3.1 Peripheral enable register 0 (PER0)	442
	14.3.2 Serial clock select register m (SPSm)	443
	14.3.3 Serial mode register mn (SMRmn)	
	14.3.4 Serial communication operation setting register mn (SCRmn)	
	14.3.5 Serial data register mn (SDRmn)	448
	14.3.6 Serial flag clear trigger register mn (SIRmn)	
	14.3.7 Serial status register mn (SSRmn)	
	14.3.8 Serial channel start register m (SSm)	
	14.3.9 Serial channel stop register m (STm)	
	14.3.10 Serial channel enable status register m (SEm)	
	14.3.11 Serial output enable register m (SOEm)	
	14.3.12 Serial output register m (SOm)	
	14.3.13 Serial output level register m (SOLm)	
	14.3.14 Serial standby control register m (SSCm)	
	14.3.15 Input switch control register (ISC)	
	14.3.16 Noise filter enable register 0 (NFEN0)	
	14.3.17 Registers controlling port functions of serial I/O pins	
14.4	Operation Stop Mode	464

	14.4.1 Stopping the operation by units	464
	14.4.2 Stopping the operation by channels	465
14.5	Operation of Simplified SPI (CSI00) Communication	466
	14.5.1 Master transmission	468
	14.5.2 Master reception	478
	14.5.3 Master transmission/reception	487
	14.5.4 Slave transmission	497
	14.5.5 Slave reception	507
	14.5.6 Slave transmission/reception	514
	14.5.7 SNOOZE mode function	524
	14.5.8 Calculating transfer clock frequency	528
	14.5.9 Procedure for processing errors that occurred during Simplified SPI (CSI00) communication	530
14.6	Operation of UART (UART0 to UART3) Communication	531
	14.6.1 UART transmission	533
	14.6.2 UART reception	543
	14.6.3 SNOOZE mode function	550
	14.6.4 Calculating baud rate	558
	14.6.5 Procedure for processing errors that occurred during UART (UART0 to UART3)	
	communication	562
14.7	LIN Communication Operation	563
	14.7.1 LIN transmission	563
	14.7.2 LIN reception	566
14.8	Operation of Simplified I ² C (IIC00, IIC10) Communication	571
	14.8.1 Address field transmission	573
	14.8.2 Data transmission	579
	14.8.3 Data reception	583
	14.8.4 Stop condition generation	588
	14.8.5 Calculating transfer rate	589
	14.8.6 Procedure for processing errors that occurred during simplified I ² C (IIC00, IIC10)	
	communication	591
CHAPTE	R 15 SERIAL INTERFACE IICA	592
15.1	Functions of Serial Interface IICA	592
15.2	Configuration of Serial Interface IICA	595
15.3	Registers Controlling Serial Interface IICA	598
	15.3.1 Peripheral enable register 0 (PER0)	598
	15.3.2 IICA control register n0 (IICCTLn0)	599
	15.3.3 IICA status register n (IICSn)	604
	15.3.4 IICA flag register n (IICFn)	606
	15.3.5 IICA control register n1 (IICCTLn1)	608
	15.3.6 IICA low-level width setting register n (IICWLn)	610

	15.3.7 IICA high-level width setting register n (IICWHn)	610
	15.3.8 Port mode register 6 (PM6)	611
15.4	1 I ² C Bus Mode Functions	612
	15.4.1 Pin configuration	612
	15.4.2 Setting transfer clock by using IICWLn and IICWHn registers	613
15.5	5 I ² C Bus Definitions and Control Methods	615
	15.5.1 Start conditions	615
	15.5.2 Addresses	616
	15.5.3 Transfer direction specification	616
	15.5.4 Acknowledge (ACK)	617
	15.5.5 Stop condition	618
	15.5.6 Clock stretching	619
	15.5.7 Canceling clock stretching	621
	15.5.8 Interrupt request (INTIICAn) generation timing and clock stretching control	622
	15.5.9 Address match detection method	623
	15.5.10 Error detection	623
	15.5.11 Extension code	623
	15.5.12 Arbitration	624
	15.5.13 Wakeup function	626
	15.5.14 Communication reservation	629
	15.5.15 Cautions	633
	15.5.16 Communication operations	634
	15.5.17 Timing of I ² C interrupt request (INTIICAn) occurrence	641
15.6	6 Timing Charts	662
CHAPT	ER 16 SMART CARD INTERFACE (SMCI)	677
16.1	Functions of Smart Card Interface	677
16.2	2 Configuration of Smart Card Interface	678
	16.2.1 Receive shift register n	679
	16.2.2 Transmit shift register n	679
	16.2.3 Smart Card Receive Data Register n (SCRDRn)	680
	16.2.4 Smart Card Transmit Data Register n (SCTDRn)	680
16.3	Registers Controlling Smart Card Interface	681
	16.3.1 Peripheral enable register 1 (PER1)	681
	16.3.2 Smart Card Serial Mode Register n (SCMRn)	682
	16.3.3 Smart Card Serial Control Register n (SCCRn)	684
	16.3.4 Smart Card Serial Status Register n (SCSRn)	686
	16.3.5 Smart Card Bit Rate Register n (SCBRRn)	689
	16.3.6 Port input mode register 5 (PIM5)	690
	16.3.7 Port output mode register 5 (POM5)	690
	16.3.8 Port mode register 5 (PM5)	691

	16.3.9 Port register 5 (P5)	691
16.4	Operation of Smart Card Interface (SMCI)	692
	16.4.1 Sample connection between IC card and R7F0C003 and R7F0C004	692
	16.4.2 Data format	693
	16.4.3 Noise filtering of received data	695
	16.4.4 Receive data sampling timing	696
	16.4.5 SMCI initialization	697
	16.4.6 Serial data transmission (normal mode)	698
	16.4.7 Serial data reception (normal mode)	701
	16.4.8 Clock output control	703
	16.4.9 Continuous data transmission using DMA	705
	16.4.10 Continuous data reception using DMA	707
	16.4.11 Interrupt sources	709
16.5	Usage Notes	710
	16.5.1 Setting peripheral enable register 1 (PER1)	710
	16.5.2 Relation between writing data to SCTDR and SCTDRE flag	710
	16.5.3 Restrictions on using DMA	710
	16.5.4 SMCI operations during transition to low-power consumption state	711
	16.5.5 SCIOn pin states before reception is enabled	713
	16.5.6 When SMCI function is not used	713
CHAPT	ER 17 LCD CONTROLLER/DRIVER	714
17.1	Functions of LCD Controller/Driver	715
17.2	Configuration of LCD Controller/Driver	716
17.3	Registers Controlling LCD Controller/Driver	718
	17.3.1 LCD mode register 0 (LCDM0)	719
	17.3.2 LCD mode register 1 (LCDM1)	721
	17.3.3 Subsystem clock supply mode control register (OSMC)	723
	17.3.4 LCD clock control register 0 (LCDC0)	724
	17.3.5 LCD boost level control register (VLCD)	725
	17.3.6 LCD input switch control register (ISCLCD)	726
	17.3.7 LCD port function registers 0 to 6 (PFSEG0 to PFSEG6)	728
	17.3.8 Port mode registers 0 to 5, 7, 13 (PM0 to PM5, PM7, PM13)	734
17.4	LCD Display Data Registers	735
17.5	Selection of LCD Display Register	739
	17.5.1 A-pattern area and B-pattern area data display	740
	17.5.2 Blinking display (Alternately displaying A-pattern and B-pattern area data)	740
17.6	Setting the LCD Controller/Driver	741
17.7	Operation Stop Procedure	743
17.8	Supplying LCD Drive Voltages V _{L1} , V _{L2} , V _{L3} , and V _{L4}	744
	17.8.1 External resistance division method	744

	17.8.2 Internal voltage boosting method	746
17.9	Common and Segment Signals	747
17.1	0 Display Modes	755
	17.10.1 Static display example	755
	17.10.2 Two-time-slice display example	758
	17.10.3 Three-time-slice display example	761
	17.10.4 Four-time-slice display example	765
	17.10.5 Six-time-slice display example	769
	17.10.6 Eight-time-slice display example	772
CHAPTE	ER 18 MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR	776
18.1	Functions of Multiplier and Divider/Multiply-Accumulator	776
18.2	Configuration of Multiplier and Divider/Multiply-Accumulator	776
	18.2.1 Multiplication/division data register A (MDAH, MDAL)	778
	18.2.2 Multiplication/division data register B (MDBL, MDBH)	779
	18.2.3 Multiplication/division data register C (MDCL, MDCH)	780
18.3	Register Controlling Multiplier and Divider/Multiply-Accumulator	782
	18.3.1 Multiplication/division control register (MDUC)	782
18.4	Operations of Multiplier and Divider/Multiply-Accumulator	784
	18.4.1 Multiplication (unsigned) operation	784
	18.4.2 Multiplication (signed) operation	785
	18.4.3 Multiply-accumulation (unsigned) operation	786
	18.4.4 Multiply-accumulation (signed) operation	788
	18.4.5 Division operation	790
CHAPTE	ER 19 DMA CONTROLLER	792
19.1	Functions of DMA Controller	792
19.2	Configuration of DMA Controller	793
	19.2.1 DMA SFR address register n (DSAn)	793
	19.2.2 DMA RAM address register n (DRAn)	794
	19.2.3 DMA byte count register n (DBCn)	795
19.3	Registers Controlling DMA Controller	796
	19.3.1 DMA mode control register n (DMCn)	797
	19.3.2 DMA operation control register n (DRCn)	800
19.4	Operation of DMA Controller	801
	19.4.1 Operation procedure	801
	19.4.2 Transfer mode	802
	19.4.3 Termination of DMA transfer	802
19.5	Example of Setting of DMA Controller	803
	19.5.1 Simplified SPI (CSI) consecutive transmission	803
	10.5.2. Consequitive conturing of A/D conversion results	905

	19.5.3 UART consecutive reception + ACK transmission	807
	19.5.4 Holding DMA transfer pending by DWAITn bit	808
	19.5.5 Forced termination by software	809
19.6	Cautions on Using DMA Controller	811
CHAPTE	R 20 INTERRUPT FUNCTIONS	813
20.1	Interrupt Function Types	813
20.2	Interrupt Sources and Configuration	813
20.3	Registers Controlling Interrupt Functions	819
	20.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L)	822
	20.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L)	823
	20.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H,	
	PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L)	825
	20.3.4 External interrupt rising edge enable register (EGP0),	
	external interrupt falling edge enable register (EGN0)	827
	20.3.5 Program status word (PSW)	828
20.4	Interrupt Servicing Operations	829
	20.4.1 Maskable interrupt request acknowledgment	829
	20.4.2 Software interrupt request acknowledgment	832
	20.4.3 Multiple interrupt servicing	832
	20.4.4 Interrupt request hold	836
CHAPTE	R 21 STANDBY FUNCTION	837
21.1	Standby Function	837
21.2	Registers Controlling Standby Function	838
21.3	Standby Function Operation	838
	21.3.1 HALT mode	838
	21.3.2 STOP mode	844
	21.3.3 SNOOZE mode	850
CHAPTE	R 22 RESET FUNCTION	853
22.1	Timing of Reset Operation	855
22.2	States of Operation During Reset Periods	857
22.3	Register for Confirming Reset Source	859
	22.3.1 Reset control flag register (RESF)	859
	22.3.2 Power-on-reset status register (PORSR)	860
CHAPTE	R 23 POWER-ON-RESET CIRCUIT	862
23.1	Functions of Power-on-reset Circuit	862
23.2	Configuration of Power-on-reset Circuit	863

23.3	Operation of Power-on-reset Circuit	863
CHAPTE	R 24 VOLTAGE DETECTOR	867
24.1	Functions of Voltage Detector	867
24.2	Configuration of Voltage Detector	868
24.3	Registers Controlling Voltage Detector	868
	24.3.1 Voltage detection register (LVIM)	869
	24.3.2 Voltage detection level register (LVIS)	870
24.4	Operation of Voltage Detector	873
	24.4.1 When used as reset mode	873
	24.4.2 When used as interrupt mode	875
	24.4.3 When used as interrupt and reset mode	877
24.5	Cautions for Voltage Detector	882
CHAPTE	R 25 SAFETY FUNCTIONS	884
25.1	Overview of Safety Functions	884
	Registers Used by Safety Functions	
	Operation of Safety Functions	
	25.3.1 Flash memory CRC operation function (high-speed CRC)	
	25.3.1.1 Flash memory CRC control register (CRC0CTL)	
	25.3.1.2 Flash memory CRC operation result register (PGCRCL)	887
	25.3.2 CRC operation function (general-purpose CRC)	
	25.3.2.1 CRC input register (CRCIN)	
	25.3.2.2 CRC data register (CRCD)	
	25.3.3 RAM parity error detection function	
	25.3.4 RAM guard function	
	25.3.4.1 Invalid memory access detection control register (IAWCTL)	
	25.3.5 SFR guard function	
	25.3.5.1 Invalid memory access detection control register (IAWCTL)	
	25.3.6 Invalid memory access detection function	894
	25.3.6.1 Invalid memory access detection control register (IAWCTL)	895
	25.3.7 Frequency detection function	
	25.3.7.1 Timer input select register 0 (TIS0)	897
	25.3.8 A/D test function	
	25.3.8.1 A/D test register (ADTES)	
	25.3.8.2 Analog input channel specification register (ADS)	
	25.3.9 Digital output signal level detection function for I/O pins	
CHAPTE	R 26 REGULATOR	902
26.1	Regulator Overview	gno
£U. I		

CHAPTER 27 OPTION BYTE	903
27.1 Functions of Option Bytes	903
27.1.1 User option byte (000C0H to 000C2H/010C0H to 010C2H)	903
27.1.2 On-chip debug option byte (000C3H/ 010C3H)	904
27.2 Format of User Option Byte	905
27.3 Format of On-chip Debug Option Byte	910
27.4 Setting of Option Byte	911
CHAPTER 28 FLASH MEMORY	912
28.1 Serial Programming Using Flash Memory Programmer	914
28.1.1 Programming environment	
28.1.2 Communication mode	
28.2 Serial Programming Using External Device (That Incorporates UART)	
28.2.1 Programming environment	
28.2.2 Communication mode	
28.3 Connection of Pins on Board	
28.3.1 P40/TOOL0 pin	
28.3.2 RESET pin	
28.3.3 Port pins	
28.3.4 REGC pin	
28.3.5 X1 and X2 pins	
28.3.6 Power supply	
28.4 Serial Programming Method	
28.4.1 Controlling serial programming	
28.4.2 Flash memory programming mode	
28.4.3 Selecting communication mode	
28.4.4 Communication commands	
28.5 Self-Programming	926
28.5.1 Self-programming procedure	927
28.5.2 Boot swap function	928
28.5.3 Flash shield window function	930
28.6 Security Settings	931
CHAPTER 29 ON-CHIP DEBUG FUNCTION	933
29.1 Connecting E1 On-chip Debugging Emulator	933
29.2 On-Chip Debug Security ID	
29.3 Securing of User Resources	
CHAPTER 30 BCD CORRECTION CIRCUIT	936
30.1 BCD Correction Circuit Function	936

30.2	Registers Used by BCD Correction Circuit	936
	30.2.1 BCD correction result register (BCDADJ)	936
30.3	BCD Correction Circuit Operation	937
CHAPTE	R 31 INSTRUCTION SET	939
31.1	Conventions Used in Operation List	940
	31.1.1 Operand identifiers and specification methods	940
	31.1.2 Description of operation column	941
	31.1.3 Description of flag operation column	942
	31.1.4 PREFIX instruction	942
31.2	Operation List	943
CHAPTE	R 32 ELECTRICAL SPECIFICATIONS	960
	Absolute Maximum Ratings	
32.2	Oscillator Characteristics	964
	32.2.1 X1 and XT1 oscillator characteristics	964
	32.2.2 On-chip oscillator characteristics	
32.3	DC Characteristics	966
	32.3.1 Pin characteristics	
	32.3.2 Supply current characteristics	
	AC Characteristics	
32.5	Peripheral Functions Characteristics	
	32.5.1 Serial array unit	
	32.5.2 Serial interface IICA	
	32.5.3 Smart card interface (SMCI)	
32.6	Analog Characteristics	
	32.6.1 A/D converter characteristics	
	32.6.2 Temperature sensor/internal reference voltage characteristics	
	32.6.3 Comparator characteristics.	
	32.6.4 POR circuit characteristics	
	32.6.5 LVD circuit characteristics	
00.7	32.6.6 Supply voltage rising slope characteristics	
32.7	LCD Characteristics	
	32.7.1 External resistance division method	
20.0	32.7.2 Internal voltage boosting method	
	RAM Data Retention Characteristics	
	Flash Memory Programming Characteristics	
	Dedicated Flash Memory Programmer Communication (UART)	
32.1	Timing Specifications for Switching Flash Memory Programming Modes	1021
CHART	D 22 DACKACE DRAWINGS	4000

APPENDIX A REVISION HISTORY	
A.1 Major Revisions in This Edition	1025
A.2 Revision History of Preceding Editions.	1027



R7F0C003M2DFB, R7F0C004M2DFB RENESAS MCU

R01UH0393EJ0220 Rev.2.20 Jun 30, 2024

CHAPTER 1 OUTLINE

1.1 Features

Ultra-low power consumption technology

- V_{DD} = single power supply voltage of 1.6 to 5.5 V which can operate a 1.8 V device at a low voltage
- HALT mode
- STOP mode
- SNOOZE mode

RL78 CPU core

- CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed (0.04167 μs: @ 24 MHz operation with high-speed on-chip oscillator) to ultra-low speed (30.5 μs: @ 32.768 kHz operation with subsystem clock)
- Address space: 1 MB
- General-purpose registers: (8-bit register × 8) × 4 banks
- On-chip RAM: 8 KB

Flash memory

- Flash memory: 96 to 128 KB
- Block size: 1 KB
- · Prohibition of block erase and rewriting (security function)
- On-chip debug function
- Self-programming (with boot swap function/flash shield window function)

High-speed on-chip oscillator

- Select from 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz
- High accuracy: $\pm 1.0 \%$ (V_{DD} = 1.8 to 5.5 V, T_A = -20 to +85°C)

Operating ambient temperature

• $T_A = -40 \text{ to } +85^{\circ}\text{C}$

Power management and reset function

- On-chip power-on-reset (POR) circuit
- On-chip voltage detector (LVD) (Select interrupt and reset from 14 levels)



DMA (Direct Memory Access) controller

- 4 channels
- Number of clocks during transfer between 8/16-bit SFR and internal RAM: 2 clocks

Multiplier and divider/multiply-accumulator

- 16 bits × 16 bits = 32 bits (Unsigned or signed)
- 32 bits ÷ 32 bits = 32 bits (Unsigned)
- 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)

Serial interface

• Simplified SPI (CSI^{Note 1}): 1 channel

UART/UART (LIN-bus supported): 4 channels/1 channel
 I²C/Simplified I²C communication: 1 channel/2 channels

Smart card interface (SMCI): 2 channels

Timer

16-bit timer: 8 channels12-bit interval timer: 1 channel

Real-time clock 2: 1 channel (calendar for 99 years, alarm function, and clock correction function)

Watchdog timer:
 1 channel (operable with the dedicated low-speed on-chip oscillator)

A/D converter

- 8/10-bit resolution A/D converter (VDD = 1.6 to 5.5 V)
- · Analog input: 4 channels
- Internal reference voltage (1.45 V) and temperature sensor^{Note 2}

Comparator

- 2 channels
- Operation mode: Comparator high-speed mode, comparator low-speed mode, or window mode
- External reference voltage and internal reference voltage are selectable

LCD controller/driver

- Segment signal output: 51 (47)^{Note 3}
- Common signal output: 4 (8)Note 3
- Internal voltage boosting method and external resistance division method are switchable

I/O port

- I/O port: 65 (N-ch open drain I/O [withstand voltage of 6 V]: 2,
 - N-ch open drain I/O [VDD withstand voltage]: 18)
- Can be set to N-ch open drain, TTL input buffer, and on-chip pull-up resistor
- Different potential interface: Can connect to a 1.8/2.5/3 V device
- · On-chip clock output/buzzer output controller

Others

<R>

<R>

<R>

- On-chip BCD (binary-coded decimal) correction circuit
- **Notes 1.** Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.
 - 2. Can be selected only in HS (high-speed main) mode
 - 3. The values in parentheses are the number of signal outputs when 8 com is used.

Remark The functions mounted depend on the product. See **1.6 Outline of Functions**.



o ROM, RAM capacities

Flash ROM	Data flash	RAM	Part number
128 KB	_	8 KB ^{Note}	R7F0C004M2DFB
96 KB	_	8 KB ^{Note}	R7F0C003M2DFB

Note This is about 7 KB when the self-programming function is used. (For details, see CHAPTER 3.)

1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package





Table 1-1. List of Ordering Part Numbers

Pin Cour	nt Package	Data Flash	Packaging Style, Environmental	Part Number
80 pins	80-pin plastic LQFP (fine pitch) (12 × 12)	Not mounted	Tray, Lead Free (Pure Sn)	R7F0C003M2DFB-C#AA0 R7F0C003M2DFB-C#BA0 R7F0C004M2DFB-C#AA0 R7F0C004M2DFB-C#BA0

1.3 Pin Configuration (Top View)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 µF).


Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-42 Format of Peripheral I/O Redirection Register (PIOR).

1.4 Pin Identification

ANI0, ANI1,	:Analog Input	PCLBUZ0, PCLBUZ1	:Programmable Clock Output/
ANI16, ANI17			Buzzer Output
AVREFM	:Analog Reference Voltage	REGC	:Regulator Capacitance
	Minus	RESET	:Reset
AVREFP	:Analog Reference Voltage	RTC1HZ	:Real-time Clock Correction Clock
	Plus		(1 Hz) Output
CAPH, CAPL	:Capacitor for LCD	RxD0 to RxD3	:Receive Data
COM0 to COM7	:LCD Common Output	SCK00, SCLA0	:Serial Clock Input/Output
EXCLK	:External Clock Input	SCL00, SCL10,	:Serial Clock Output
	(Main System Clock)	SCCLK0, SCCLK1	
EXCLKS	:External Clock Input	SDAA0, SDA00, SDA10,	:Serial Data Input/Output
	(Subsystem Clock)	SCIO0, SCIO1	
INTP0 to INTP7	: External Interrupt Input	SEG0 to SEG50	:LCD Segment Output
IVCMP0, IVCMP1	:Comparator Input	SI00	:Serial Data Input
IVREF0, IVREF1	:Comparator Reference Input	SO00	:Serial Data Output
P00 to P07	:Port 0	TI00 to TI07	:Timer Input
P10 to P17	:Port 1	TO00 to TO07	:Timer Output
P20 to P27	:Port 2	TOOL0	:Data Input/Output for Tool
P30 to P35	:Port 3	TOOLRxD, TOOLTxD	:Data Input/Output for External Device
P40 to P47	:Port 4	TxD0 to TxD3	:Transmit Data
P50 to P57	:Port 5	VCOUT0, VCOUT1	:Comparator Output
P60, P61	:Port 6	V _{DD}	:Power Supply
P70 to P77	:Port 7	V _{L1} to V _{L4}	:LCD Power Supply
P121 to P127	:Port 12	Vss	:Ground
P130, P137	:Port 13	X1, X2	:Crystal Oscillator (Main System Clock)
		XT1, XT2	:Crystal Oscillator (Subsystem Clock)

1.5 Block Diagram



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-42 Format of Peripheral I/O Redirection Register (PIOR).

1.6 Outline of Functions

(1/2)

Item		R7F0C003M2DFB	R7F0C004M2DFB		
Code flash memory		96 KB	128 KB		
Data flash memory		-	-		
RAM		8 KB ^{Note 1}			
Address space	e	1 MB			
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz (V _{DD} = 2.7 to 5.5 V),			
		HS (High-speed main) mode: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V),			
		LS (Low-speed main) mode: 1 to 8 MHz (V_{DD} =	1.8 to 5.5 V),		
		V (Low-voltage main) mode: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V)			
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 16 MHz (V _{DD} LS (Low-speed main) mode: 1 to 8 MHz (V _{DD}	HS (High-speed main) mode: 1 to 24 MHz (V_{DD} = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V)		
Subsystem cl	ock	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz (TYP.): V _{DD} = 1.6 to 5.5 V			
Low-speed or	n-chip oscillator	15 kHz (TYP.)			
General-purp	ose register	(8-bit register × 8) × 4 banks			
Minimum inst	ruction execution time	0.04167 µs (High-speed on-chip oscillator: fін = 24 MHz operation)			
		0.05 μs (High-speed system clock: f _{MX} = 20 MHz operation)			
		30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)			
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 			
I/O port	Total	65			
	CMOS I/O	58 (N-ch O.D. I/O [Vpp withstand voltage]: 18)			
	CMOS input	5			
	CMOS output	_			
N-ch O.D I/O (withstand voltage: 6 V)		2			
Timer	16-bit timer TAU	8 channels (timer outputs 8, PWM outputs: 7 ^{Note 2})			
	Watchdog timer	1 channel			
	12-bit interval timer (IT)	1 channel			
	Real-time clock 2	1 channel			
RTC output		1 ■ 1 Hz (subsystem clock: fsuB = 32.768 kHz)			

Notes 1. In the case of the 8 KB, this is about 7 KB when the self-programming function is used.

2. The number of outputs varies depending on the setting of the channels in use and the number of master channels (see 6.9.3 Operation as multiple PWM output function).

(2/2)

measurement circuit (for clock error correction of real-time clock 2) Clock output/buzzer output controller 2 - 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: flows = 20 MHz operation) - 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: flows = 32.766 kHz operation) - 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: flows = 32.766 kHz operation) - 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: flows = 32.766 kHz operation) - 256 Hz, 512 KHz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: flows = 32.766 kHz operation) - 256 Hz, 512 KHz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: flows = 32.766 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: flows = 32.766 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: flows = 32.768 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: flows = 32.768 kHz, 4.096 kHz, 8.192 kHz, 19.24 kHz, 2.098 kHz, 8.192 kHz, 19.24 kHz (Comparator) - 2 channels LOD controller/driver - 2 channels LCD controller/driver - 3 channe	Item		R7F0C003M2DFB	R7F0C004M2DFB	
2 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 5 MHz, 10 MHz (Main system clock: fava. = 20 MHz operation) 2.56 kHz, 51 Hz, 1.02 kHz, 2.04 kHz, 4.96 kHz, 4.96 kHz, 4.96 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fava. = 32.768 kHz operation) 2.56 kHz, 51 Hz, 10.02 kHz, 2.04 kHz, 4.96 kHz, 4.96 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fava. = 32.768 kHz operation) 4 channels 4 channels 2 channels 4 channel 4	Subsystem clock frequency measurement circuit				
• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fava. = 20 MHz operation) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fava. = 32.768 kHz operation) 8/10-bit resolution A/D converter 2 channels 8/10-bit resolution A/D converter 2 channels 9 Simplified SPI (CSI): 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified IPC 1 channel • UART: 1 channel/simplified IPC: 1 channel • UART: 2 channels 1 channel 9 UART: 2 channels LCD controller/driver Segment signal output Common signal output 4 (8)**Movi 1** Common signal output 4 (8)**Movi 1** • 16 bits × 16 bits = 32 bits (Unsigned or signed) • 32 bits + 32 bits = 32 bits (Unsigned) • 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) • 10 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) • 10 Reset • Reset by RESET pin • Internal reset by watchdog time • Internal reset by voltage detector • Internal reset by voltage detector • Internal reset by by voltage detector • Internal reset by lilegal instruction execution** • Power-on-reset: 1.51 V (TYP.) • Power-on-reset: 1.51 V (TYP.) • Power-on-reset: 1.50 V (TYP.) • Power-on-reset: 1.50 V (TYP.) • Power-on-reset: 1.50 V (17 by.) • Falling edge: 1.63 V to 3.98 V (14 steps) • Falling edge: 1.63 V to 3.98 V (14 steps) • Falling edge: 1.63 V to 3.98 V (14 steps) • Forward on the step of the st			(for clock error correction of real-time clock 2)		
2 channels 2 channels Serial interface UART: 1 channel/simplified IPC: 1 channel UART: 2 channels	Clock output/buzzer output controller		 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f_{Main} = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz 		
Serial interface - Simplified SPI (CSI): 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified IPC 1 channel - UART: 1 channel/simplified IPC: 1 channel - UART: 2 channels - UART: 2 channels - UART: 2 channels - I channel - UART: 2 channels - I channel - Smart card interface (SMCI) - Segment signal output - Common signal output	8/10-bit resolu	ution A/D converter	4 channels		
1 channel UART: 1 channel/simplified I²C: 1 channel UART: 2 channels I²C bus 1 channel Smart card interface (SMCI) 2 channels LCD controller/driver Internal voltage boosting method and external resistance division method are switchable. Segment signal output 51 (47) ^{Note 1} Common signal output 4 (8) ^{Note 1} Other of bits × 16 bits = 32 bits (Unsigned or signed) 32 bits + 32 bits = 32 bits (Unsigned) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) A channels DMA controller 4 channels External 10 Reset 9 Reset by RESET pin Internal reset by watchdog timer Internal reset by voltage detector Internal reset by voltage detector Internal reset by village detector Internal reset by illegal instruction execution ^{Note 2} Internal reset by illegal instruction execution ^{Note 2} Internal reset by illegal memory access Power-on-reset: 1.51 V (TYP.) Power-down-reset: 1.51 V (TYP.) Power-down-reset: 1.50 V (TYP.) Voltage detector Rising edge: 1.67 V to 4.06 V (14 steps) Falling edge: 1.63 V to 3.98 V (14 steps) Provided Power supply voltage Vone = 1.6 to 5.5 V	Comparator		2 channels		
Smart card interface (SMCI) 2 channels LCD controller/driver Internal voltage boosting method and external resistance division method are switchable. Segment signal output 4 (8)Note 1 Common signal output 4 (8)Note 1 Multiplier and divider/multiply- accumulator	Serial interface		UART: 1 channel/simplified I ² C: 1 channel		
Internal voltage boosting method and external resistance division method are switchable. Segment signal output 51 (47) Note 1	I ² C	bus	1 channel		
Segment signal output Common signal output 4 (8)Note 1 16 bits × 16 bits = 32 bits (Unsigned or signed) 16 bits × 16 bits = 32 bits (Unsigned or signed) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) Multiplier and divider/multiply- accumulator 10 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) 4 channels Vectored Internal 41 External 10 Reset 10 Reset Part National reset by RESET pin Internal reset by watchdog timer Internal reset by voltage detector Internal reset by voltage detector Internal reset by illegal instruction execution Note 2 Internal reset by illegal-memory access Power-on-reset circuit Power-on-reset: 1.51 V (TYP.) Power-down-reset: 1.51 V (TYP.) Power-down-reset: 1.50 V (TYP.) Power-down-reset: 1.50 V (14 steps) Falling edge: 1.63 V to 3.98 V (14 steps) Provided Power supply voltage Vob = 1.6 to 5.5 V	Sm	art card interface (SMCI)	2 channels		
Common signal output 4 (8)Note 1 • 16 bits × 16 bits = 32 bits (Unsigned or signed) • 32 bits + 32 bits = 32 bits (Unsigned or signed) • 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) • 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) DMA controller Vectored	LCD controlle	er/driver	Internal voltage boosting method and external resistance division method are switchable.		
Multiplier and divider/multiply- accumulator • 16 bits × 16 bits = 32 bits (Unsigned or signed) • 32 bits + 32 bits = 32 bits (Unsigned or signed) • 16 bits × 16 bits × 32 bits = 32 bits (Unsigned or signed) DMA controller 4 channels Vectored Internal 41 External 10 Reset • Reset by RESET pin • Internal reset by watchdog timer • Internal reset by word-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction executionNote 2 • Internal reset by illegal-memory access Power-on-reset circuit • Power-on-reset: 1.51 V (TYP.) • Power-down-reset: 1.50 V (TYP.) • Power-down-reset: 1.50 V (14 steps) • Falling edge: 1.63 V to 4.06 V (14 steps) • Falling edge: 1.63 V to 3.98 V (14 steps) On-chip debug function Provided Voo = 1.6 to 5.5 V	Se	gment signal output			
accumulator • 32 bits + 32 bits = 32 bits (Unsigned) • 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) DMA controller 4 channels Vectored Internal 41 External 10 Reset • Reset by RESET pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by voltage detector • Internal reset by Billegal instruction execution Note 2 • Internal reset by illegal-memory access Power-on-reset circuit • Power-on-reset: 1.51 V (TYP.) • Power-down-reset: 1.50 V (TYP.) • Power-down-reset: 1.50 V (14 steps) • Falling edge: 1.63 V to 3.98 V (14 steps) On-chip debug function Provided Power supply voltage Voltage 1.65 V to 4.05 V (14 steps)	Co	ommon signal output	4 (8) ^{Note 1}		
DMA controller Vectored Internal 41 External 10 Reset • Reset • Reset by RESET pin • Internal reset by watchdog timer • Internal reset by voltage detector • Internal reset by villagal instruction executionNote 2 • Internal reset by RAM parity error • Internal reset by illegal-memory access Power-on-reset circuit • Power-on-reset: 1.51 V (TYP.) • Power-down-reset: 1.50 V (TYP.) • Power-down-reset: 1.50 V (14 steps) • Falling edge: 1.63 V to 3.98 V (14 steps) On-chip debug function Provided Vod = 1.6 to 5.5 V	Multiplier and accumulator	l divider/multiply-	,		
Internal A1 Internal A1 Internal			• 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)		
External Reset			4 channels		
Reset Reset Reset Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note 2 Internal reset by RAM parity error Internal reset by illegal-memory access Power-on-reset circuit Power-on-reset: 1.51 V (TYP.) Power-down-reset: 1.50 V (TYP.) Rising edge: 1.67 V to 4.06 V (14 steps) Falling edge: 1.63 V to 3.98 V (14 steps) On-chip debug function Provided Power supply voltage VDD = 1.6 to 5.5 V			41		
 Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution^{Note 2} Internal reset by RAM parity error Internal reset by illegal-memory access Power-on-reset: 1.51 V (TYP.) Power-down-reset: 1.50 V (TYP.) Power-down-reset: 1.50 V (14 steps) Falling edge: 1.63 V to 4.06 V (14 steps) Falling edge: 1.63 V to 3.98 V (14 steps) On-chip debug function Provided Vod = 1.6 to 5.5 V 	interrupt sour	External	10		
Power-down-reset: 1.50 V (TYP.) Voltage detector Rising edge: 1.67 V to 4.06 V (14 steps) Falling edge: 1.63 V to 3.98 V (14 steps) On-chip debug function Provided VDD = 1.6 to 5.5 V	Reset		 Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution^{Note 2} Internal reset by RAM parity error 		
● Falling edge: 1.63 V to 3.98 V (14 steps) On-chip debug function Provided VDD = 1.6 to 5.5 V	Power-on-reset circuit		,		
Power supply voltage V _{DD} = 1.6 to 5.5 V	Voltage detector				
117 0	On-chip debug function		Provided		
Operating ambient temperature $T_A = -40 \text{ to } +85^{\circ}\text{C}$	Power supply voltage		V _{DD} = 1.6 to 5.5 V		
	Operating ambient temperature		$T_A = -40 \text{ to } +85^{\circ}\text{C}$		

Notes

- 1. The values in parentheses are the number of signal outputs when 8 com is used.
- 2. This reset occurs when instruction code FFH is executed.

 This reset does not occur during emulation using an in-circuit emulator or an on-chip debugging emulator.

CHAPTER 2 PIN FUNCTIONS

2.1 Port Function

The I/O buffer power supply for pins is provided by V_{DD} .

Set in each port I/O, buffer, pull-up resistor is also valid for alternate functions.

(1/3)

Function Name	I/O	Function	After Reset Release	Alternate Function
P00	I/O	Port 0. 8-bit I/O port. Input of P03, P05 and P06 can be set to TTL input buffer. Output of P00, P04 to P07 can be set to N-ch open-drain output (Vod tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.	Digital input invalid ^{Note 1}	SEG43/SO00/TxD0/ TOOLTxD
P01				(TI05)/(TO05)/(INTP5)/ PCLBUZ1/SEG44
P02				INTP7/PCLBUZ0/ SEG45
P03				RxD2/SEG46/VCOUT0
P04				TxD2/SEG47/VCOUT1
P05				SCL10/SEG48
P06				RxD1/SDA10/SEG49
P07				TxD1/(PCLBUZ0)/ SEG50
P10	I/O	Port 1. 8-bit I/O port. Input of P16 and P17 can be set to TTL input buffer. Output of P16 and P17 can be set to N-ch open-drain output (VDD tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.	Digital input invalid ^{Notes 1, 4}	SEG35
P11				SEG36
P12				SEG37
P13				SEG38
P14			Digital input invalid ^{Note 1}	TI04/TO04/SEG39
P15				TI07/TO07/SEG40
P16				SEG41/SCK00/SCL00
P17				SEG42/SI00/RxD0/ TOOLRxD/SDA00
P20	I/O	Port 2. 8-bit I/O port. P20 and P21 can be set to analog input Note 3. P22, P23 can be set to analog input Note 2. Input/output can be specified in 1-bit units. P22 to P27 use of an on-chip pull-up resistor can be specified by a software setting at input port.	Analog input port	ANI1/AVREFM
P21				ANIO/AV _{REFP}
P22				ANI16/SEG29
P23				ANI17/SEG30
P24			Digital input invalid ^{Notes 1, 4}	SEG31
P25				SEG32
P26				SEG33
P27				SEG34

- **Notes 1.** "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.
 - 2. When the each pin is used as input, specify them as either digital or analog in Port mode control register X (PMCX) (This register can be specified in 1-bit unit).
 - 3. Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).
 - 4. When the each pin is used as digital I/O or LCD output, set port mode control register X (PMCX) to 0.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-42 Format of Peripheral I/O Redirection Register (PIOR)**.

(2/3)

Function Name	I/O	Function	After Reset Release	Alternate Function
P30	I/O	Port 3. 6-bit I/O port. Input of P34 can be set to TTL input buffer. Output of P35 can be set to N-ch open-drain output (Vpd tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.	Digital input invalid ^{Note 1}	TI03/TO03/SEG20
P31				INTP3/RTC1HZ/SEG21
P32				TI01/TO01/SEG22
P33				INTP4/SEG23
P34				RxD3/SEG24
P35				TxD3/SEG25
P40	I/O	Port 4. 8-bit I/O port. Input of P43, P44, P46, and P47 can be set to TTL input buffer. Output of P42 to P44, P46, and P47 can be set to N-ch open-drain output (VDD tolerance). P42 to P45 can be set to analog input Note 2. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.	Input port	TOOL0/(TI00)/(TO00)
P41				(TI07)/(TO07)
P42				TI05/TO05/(TxD1)/ IVREF1
P43				(INTP7)/(RxD1)/ (SDA10)/IVCMP1
P44				(SCL10)/IVCMP0
P45			Digital input invalid ^{Note 1}	IVREF0
P46				(SCK00)/(SCL00)/ SEG26
P47				(SI00)/(RxD0)/ (SDA00)/SEG27
P50	I/O	Port 5. 8-bit I/O port. Input of P53 and P55 can be set to TTL input buffer. Output of P53 to P56 can be set to N-ch open-drain output (VDD tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.	Digital input invalid ^{Note 1}	SEG4
P51				SEG5
P52	-			TI00/TO00/INTP1/ SEG6
P53				INTP2/SCIO1/SEG7
P54				TI02/TO02/SCCLK1/ SEG8
P55				INTP5/SCIO0/SEG9
P56				TI06/TO06/SCCLK0/ SEG10
P57				INTP6/SEG11
P60	I/O	Port 6.	Input port	SCLA0/(TI01)/(TO01)
P61		2-bit I/O port. Can be set to N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.		SDAA0/(TI02)/(TO02)

- **Notes 1.** "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.
 - 2. When the each pin is used as input, specify them as either digital or analog in Port mode control register X (PMCX) (This register can be specified in 1-bit unit).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-42 Format of Peripheral I/O Redirection Register (PIOR)**.

(3/3)

Function Name	I/O	Function	After Reset Release	Alternate Function
P70	I/O	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.	Digital input invalid ^{Note}	SEG12
P71				SEG13
P72				SEG14
P73				SEG15
P74				SEG16
P75				SEG17
P76				SEG18
P77				SEG19
P121	Input	Port 12. 3-bit I/O port and 4-bit input only port. For only P125 to P127, input/output can be specified in 1-bit units. For only P125 to P127, use of an on-chip pull-up resistor can be specified by a software setting at input port.	Input port	X1
P122				X2/EXCLK
P123				XT1
P124				XT2/EXCLKS
P125	I/O		Digital input invalid ^{Note}	VL3/(TI06)/(TO06)
P126				CAPL/(TI04)/(TO04)
P127				CAPH/(TI03)/(TO03)
P130	I/O	Port 13. 1-bit I/O port and 1-bit input only port.	Digital input invalid ^{Note}	(SO00)/(TxD0)/SEG28
P137	Input	Output of P130 can be set to N-ch open-drain output (VDD tolerance). For only P130, input/output can be specified in 1-bit units. For only P130, use of an on-chip pull-up resistor can be specified by a software setting at input port.	Input port	INTP0

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-42 Format of Peripheral I/O Redirection Register (PIOR)**.

2.2 Functions Other than Port Pins

(1/2)

Function Name	I/O	Function
ANIO, ANI1, ANI16, ANI17	Input	A/D converter analog input (see Figure 12-38 Analog Input Pin Connection)
INTP0 to INTP7	Input	External interrupt request input
		Specified the valid edge: Rising edge, falling edge, or both rising and falling edges
IVCMP0, IVCMP1	Input	Comparator analog voltage input
IVREF0, IVREF1	Input	Comparator reference voltage input
VCOUT0, VCOUT1	Output	Comparator output
PCLBUZ0, PCLBUZ1	Output	Clock output/buzzer output
REGC	-	Pin for connecting regulator output stabilization capacitance for internal operation. Connect this pin to Vss via a capacitor (0.47 to 1 μ F). Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.
RTC1HZ	Output	Real-time clock correction clock (1 Hz) output
RESET	Input	This is the active-low system reset input pin.
		When the external reset pin is not used, connect this pin directly or via a resistor to VDD.
RxD0 to RxD3	Input	Serial data input pins of serial interface UART0 to UART3
TxD0 to TxD3	Output	Serial data output pins of serial interface UART0 to UART3
SCK00	I/O	Serial clock I/O pins of serial interface CSI00
SI00	Input	Serial data input pins of serial interface CSI00
SO00	Output	Serial data output pins of serial interface CSI00
SCL00, SCL10	Output	Serial clock output pins of serial interface IIC00 and IIC10
SDA00, SDA10	I/O	Serial data I/O pins of serial interface IIC00 and IIC10
SCLA0	I/O	Serial clock I/O pins of serial interface IICA0
SDAA0	I/O	Serial data I/O pins of serial interface IICA0
SCCLK0, SCCLK1	Output	Serial clock output pins of smart card interface SMCI0 and SMCI1
SCIO0, SCIO1	I/O	Serial data I/O pins of smart card interface SMCI0 and SMCI1
TI00 to TI07	Input	The pins for inputting an external count clock/capture trigger to 16-bit timers 00 to 07
TO00 to TO07	Output	Timer output pins of 16-bit timers 00 to 07
V _{L1} to V _{L4}	_	LCD drive voltage
CAPH, CAPL	_	Connecting a capacitor for LCD controller/driver
X1, X2	_	Resonator connection for main system clock
EXCLK	Input	External clock input for main system clock
XT1, XT2	_	Resonator connection for subsystem clock
EXCLKS	Input	External clock input for subsystem clock

(2/2)

Function Name	I/O	Function
V _{DD}	_	Positive power supply for all pins
AVREFP	Input	A/D converter reference potential (+ side) input
AVREFM	Input	A/D converter reference potential (– side) input
Vss	_	Ground potential for all pins
TOOLRXD	Input	UART reception pin for the external device connection used during flash memory programming
TOOLTxD	Output	UART transmission pin for the external device connection used during flash memory programming
TOOL0	I/O	Data I/O for flash memory programmer/debugger
COM0 to COM7	Output	LCD controller/driver common signal outputs
SEG0 to SEG50	Output	LCD controller/driver segment signal outputs

Caution After reset release, the relationships between P40/TOOL0 and the operating mode are as follows.

Table 2-1. Relationships Between P40/TOOL0 and Operation Mode After Reset Release

P40/TOOL0	Operating Mode
V _{DD}	Normal operation mode
0 V	Flash memory programming mode

For details, see 28.4 Serial Programming Method.

Remark Use bypass capacitors (about 0.1 µF) as noise and latch up countermeasures with relatively thick wires at the shortest distance to V_{DD} to V_{SS} lines.

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-2 shows the types of pin I/O circuits and the recommended connections of unused pins.

Table 2-2. Connection of Unused Pins (1/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/SEG43/SO00/TxD0/ TOOLTxD	45-A	I/O	<when i="" o="" port="" setting="" to=""> Input: Independently connect to VDD or Vss via a resistor.</when>
P01/(TI05)/(TO05)/(INTP5)/ PCLBUZ1/SEG44			Output: Leave open. <when output="" segment="" setting="" to=""></when>
P02/INTP7/PCLBUZ0/SEG45			Leave open.
P03/RxD2/SEG46/VCOUT0	45-B		
P04/TxD2/SEG47/VCOUT1	45-A		
P05/SCL10/SEG48	45-B		
P06/RxD1/SDA10/SEG49			
P07/TxD1/(PCLBUZ0)/ SEG50	45-A		
P10/SEG35			<when i="" o="" port="" setting="" to=""></when>
P11/SEG36			Input: Independently connect to VDD or Vss via a resistor.
P12/SEG37			Output: Leave open.
P13/SEG38			<when output="" segment="" setting="" to=""></when>
P14/TI04/TO04/SEG39			Leave open.
P15/TI07/TO07/SEG40			
P16/SEG41/SCK00/SCL00	45-B		
P17/SEG42/SI00/RxD0/ TOOLRxD/SDA00			
P20/ANI1/AVREFM	11-T		Input: Independently connect to V _{DD} or V _{SS} via a resistor.
P21/ANI0/AVREFP			Output: Leave open.
P22/ANI16/SEG29	45-D		<when i="" o="" port="" setting="" to=""></when>
P23/ANI17/SEG30			Input: Independently connect to VDD or Vss via a resistor.
P24/SEG31	45-A		Output: Leave open.
P25/SEG32			<when output="" segment="" setting="" to=""></when>
P26/SEG33			Leave open.
P27/SEG34			

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

Table 2-2. Connection of Unused Pins (2/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P30/TI03/TO03/SEG20	45-A	I/O	<when i="" o="" port="" setting="" to=""></when>
P31/INTP3/RTC1HZ/SEG21			Input: Independently connect to VDD or Vss via a resistor.
P32/TI01/TO01/SEG22			Output: Leave open.
P33/INTP4/SEG23			<when output="" segment="" setting="" to=""></when>
P34/RxD3/SEG24	45-B		Leave open.
P35/TxD3/SEG25	45-A		
P40/TOOL0/(TI00)/(TO00)	8-R		Input: Independently connect to VDD or leave open. Output: Leave open.
P41/(TI07)/(TO07)			Input: Independently connect to VDD or Vss via a resistor.
P42/TI05/TO05/(TxD1)/ IVREF1	5-BB		Output: Leave open.
P43/(INTP7)/(RxD1)/ (SDA10)/IVCMP1	5-BC		
P44/(SCL10)/IVCMP0			
P45/IVREF0	5-BB		
P46/(SCK00)/(SCL00)/ SEG26	45-B		<when i="" o="" port="" setting="" to=""> Input: Independently connect to VDD or Vss via a resistor.</when>
P47/(SI00)/(RxD0)/(SDA00)/ SEG27			Output: Leave open. <when output="" segment="" setting="" to=""> Leave open.</when>
P50/SEG4	45-A	1	<when i="" o="" port="" setting="" to=""></when>
P51/SEG5			Input: Independently connect to VDD or Vss via a resistor.
P52/TI00/TO00/INTP1/SEG6	1		Output: Leave open.
P53/INTP2/SCIO1/SEG7	45-B	1	<when output="" segment="" setting="" to=""></when>
P54/TI02/TO02/SCCLK1/ SEG8	45-A		Leave open.
P55/INTP5/SCIO0/SEG9	45-B	1	
P56/TI06/TO06/SCCLK0/	45-A	1	
SEG10			
P57/INTP6/SEG11	-		
P60/SCLA0/(TI01)/(TO01)	13-R		Input: Independently connect to VDD or Vss via a resistor.
P61/SDAA0/(TI02)/(TO02)			Output: Set the port's output latch to 0 and leave the pins open, or set the port's output latch to 1 and independently connect the pins to V _{DD} or V _{SS} via a resistor.
P70/SEG12	45-A	1	<when i="" o="" port="" setting="" to=""></when>
P71/SEG13	1		Input: Independently connect to V _{DD} or V _{SS} via a resistor.
P72/SEG14	1		Output: Leave open.
P73/SEG15	1		<when output="" segment="" setting="" to=""></when>
P74/SEG16	1		Leave open.
P75/SEG17	1		
P76/SEG18	1		
P77/SEG19	1		


Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

Table 2-2. Connection of Unused Pins (3/3)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P121/X1	37-C	Input	Independently connect to V _{DD} or V _{SS} via a resistor.
P122/X2/EXCLK			
P123/XT1			
P124/XT2/EXCLKS			
P125/VL3/(TI06)/(TO06)	5-AO	I/O	Input: Independently connect to V _{DD} or V _{SS} via a resistor.
P126/CAPL/(TI04)/(TO04)	12-I		Output: Leave open.
P127/CAPH/(TI03)/(TO03)			
P130/(SO00)/(TxD0)/SEG28	45-A		<when i="" o="" port="" setting="" to=""> Input: Independently connect to V_{DD} or V_{SS} via a resistor. Output: Leave open. <when output="" segment="" setting="" to=""> Leave open.</when></when>
P137/INTP0	2	Input	Independently connect to V _{DD} or V _{SS} via a resistor.
RESET	2	Input	Connect directly or via a resistor to V _{DD} .
REGC	_	_	Connect to Vss via capacitor (0.47 to 1 µF).
COM0 to COM3	45	Output	Leave open.
COM4/SEG0			
COM5/SEG1			
COM6/SEG2			
COM7/SEG3			
V _{L1}	-	_	
V _{L2}	-	_	
V _{L4}	_	_	

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

Figure 2-1. Pin I/O Circuit List (1/4)



Type 11-T Type 12-I VDD data O IN/OUT pullup enable output -N-ch 7//7 Vss V_{DD} data Comparator O IN/OUT output Series resistor string voltage disable 7// input enable CAPH, CAPL N-ch Type 37-C -○ X2, XT2 input enable amp enable -○ X1, XT1 input enable

Figure 2-1. Pin I/O Circuit List (2/4)




Figure 2-1. Pin I/O Circuit List (3/4)




Figure 2-1. Pin I/O Circuit List (4/4)

CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

Products in the R7F0C003 and R7F0C004 can access a 1 MB memory space. Figures 3-1 and 3-2 show the memory maps.




Figure 3-1. Memory Map (R7F0C003)

- **Notes 1.** Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DMA transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming. Also, use of the area FDF00H to FE309H is prohibited, because this area is used for library.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - **3.** When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
 - 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 28.6 Security Settings).

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 25.3.3 RAM parity error detection function.




Figure 3-2. Memory Map (R7F0C004)


- Notes 1. Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DMA transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming. Also, use of the area FDF00H to FE309H is prohibited, because this area is used for library.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - 3. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
 - 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 28.6 Security Settings).

While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data Caution access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 25.3.3 RAM parity error detection function.

Remark The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see

Table 3-1 Correspondence Between Address Values and Block Numbers in Flash Memory.



Correspondence between the address values and block numbers in the flash memory are shown below.

Table 3-1. Correspondence Between Address Values and Block Numbers in Flash Memory

Address Value	Block Number	Address Value	Block Number	Address Value Block Number		Address Value	Block Number	
00000H to 003FFH	00H	08000H to 083FFH	20H	10000H to 103FFH	40H	18000H to 183FFH	60H	
00400H to 007FFH	01H	08400H to 087FFH	21H	10400H to 107FFH	H to 107FFH 41H 18400H to 187FFH		61H	
00800H to 00BFFH	02H	08800H to 08BFFH	22H	10800H to 10BFFH	42H	18800H to 18BFFH	62H	
00C00H to 00FFFH	03H	08C00H to 08FFFH	23H	10C00H to 10FFFH	43H	18C00H to 18FFFH	63H	
01000H to 013FFH	04H	09000H to 093FFH	24H	11000H to 113FFH	44H	19000H to 193FFH	64H	
01400H to 017FFH	05H	09400H to 097FFH	25H	11400H to 117FFH	45H	19400H to 197FFH	65H	
01800H to 01BFFH	06H	09800H to 09BFFH	26H	11800H to 11BFFH	46H	19800H to 19BFFH	66H	
01C00H to 01FFFH	07H	09C00H to 09FFFH	27H	11C00H to 11FFFH	47H	19C00H to 19FFFH	67H	
02000H to 023FFH	08H	0A000H to 0A3FFH	28H	12000H to 123FFH	48H	1A000H to 1A3FFH	68H	
02400H to 027FFH	09H	0A400H to 0A7FFH	29H	12400H to 127FFH	49H	1A400H to 1A7FFH	69H	
02800H to 02BFFH	0AH	0A800H to 0ABFFH	2AH	12800H to 12BFFH	4AH	1A800H to 1ABFFH	6AH	
02C00H to 02FFFH	0ВН	0AC00H to 0AFFFH	2BH	12C00H to 12FFFH	4BH	1AC00H to 1AFFFH	6ВН	
03000H to 033FFH	0CH	0B000H to 0B3FFH	2CH	13000H to 133FFH	4CH	1B000H to 1B3FFH	6CH	
03400H to 037FFH	0DH	0B400H to 0B7FFH	2DH	13400H to 137FFH	4DH	1B400H to 1B7FFH	6DH	
03800H to 03BFFH	0EH	0B800H to 0BBFFH	2EH	13800H to 13BFFH	4EH	1B800H to 1BBFFH	6EH	
03C00H to 03FFFH	0FH	0BC00H to 0BFFFH	2FH	13C00H to 13FFFH	4FH	1BC00H to 1BFFFH	6FH	
04000H to 043FFH	10H	0C000H to 0C3FFH	30H	14000H to 143FFH	50H	1C000H to 1C3FFH	70H	
04400H to 047FFH	11H	0C400H to 0C7FFH	31H	14400H to 147FFH	51H	1C400H to 1C7FFH	71H	
04800H to 04BFFH	12H	0C800H to 0CBFFH	32H	14800H to 14BFFH	52H	1C800H to 1CBFFH	72H	
04C00H to 04FFFH	13H	0CC00H to 0CFFFH	33H	14C00H to 14FFFH	53H	1CC00H to 1CFFFH	73H	
05000H to 053FFH	14H	0D000H to 0D3FFH	34H	15000H to 153FFH	54H	1D000H to 1D3FFH	74H	
05400H to 057FFH	15H	0D400H to 0D7FFH	35H	15400H to 157FFH	55H	1D400H to 1D7FFH	75H	
05800H to 05BFFH	16H	0D800H to 0DBFFH	36H	15800H to 15BFFH	56H	1D800H to 1DBFFH	76H	
05C00H to 05FFFH	17H	0DC00H to 0DFFFH	37H	15C00H to 15FFFH	57H	1DC00H to 1DFFFH	77H	
06000H to 063FFH	18H	0E000H to 0E3FFH	38H	16000H to 163FFH	58H	1E000H to 1E3FFH	78H	
06400H to 067FFH	19H	0E400H to 0E7FFH	39H	16400H to 167FFH	59H	1E400H to 1E7FFH	79H	
06800H to 06BFFH	1AH	0E800H to 0EBFFH	ЗАН	16800H to 16BFFH	5AH	1E800H to 1EBFFH	7AH	
06C00H to 06FFFH	1BH	0EC00H to 0EFFFH	звн	16C00H to 16FFFH	5BH	1EC00H to 1EFFFH	7BH	
07000H to 073FFH	1CH	0F000H to 0F3FFH	3СН	17000H to 173FFH	5CH	1F000H to 1F3FFH	7CH	
07400H to 077FFH	1DH	0F400H to 0F7FFH	3DH	17400H to 177FFH	5DH	1F400H to 1F7FFH	7DH	
07800H to 07BFFH	1EH	0F800H to 0FBFFH	3ЕН	17800H to 17BFFH	5EH	1F800H to 1FBFFH	7EH	
07C00H to 07FFFH	1FH	0FC00H to 0FFFFH	3FH	17C00H to 17FFFH	5FH	1FC00H to 1FFFFH	7FH	

Remark R7F0C003: Block numbers 00H to 5FH R7F0C004: Block numbers 00H to 7FH

3.1.1 Internal program memory space

The internal program memory space stores the program and table data. The R7F0C003 and R7F0C004 products incorporate internal ROM (flash memory), as shown below.

Table 3-2. Internal ROM Capacity

Part Number	Internal ROM			
	Structure Capacity			
R7F0C003M2DFB	Flash memory	98304 × 8 bits (00000H to 17FFFH)		
R7F0C004M2DFB		131072 × 8 bits (00000H to 1FFFFH)		

The internal program memory space is divided into the following areas.

(1) Vector table area

The 128-byte area 00000H to 0007FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area. Furthermore, the interrupt jump address is a 64 K address of 00000H to 0FFFFH, because the vector code is assumed to be 2 bytes.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses. To use the boot swap function, set a vector table also at 01000H to 0107FH.

Table 3-3. Vector Table (1/2)

Vector Table Address	Interrupt Source
00000Н	RESET, POR, LVD, WDT, TRAP, IAW, RPE
00004H	INTWDTI
00006H	INTLVI
00008H	INTP0
0000AH	INTP1
0000CH	INTP2
0000EH	INTP3
00010H	INTP4
00012H	INTP5
00014H	INTST2
00016H	INTSR2
00018H	INTSRE2
0001AH	INTDMA0
0001CH	INTDMA1
0001EH	INTST0/INTCSI00/INTIIC00
00020H	INTTM00
00022H	INTSR0
00024H	INTSRE0
	INTTM01H
00026H	INTST1/INTIIC10
00028H	INTSR1
0002AH	INTSRE1
	INTTM03H
0002CH	INTIICA0
0002EH	INTRTIT
00030H	INTFM
00032H	INTTM01
00034H	INTTM02
00036H	INTTM03
00038H	INTAD
0003AH	INTRTC
0003CH	INTIT
00040H	INTST3
00042H	INTSR3

Vector Table Address Interrupt Source 00046H INTTM04 00048H INTTM05 0004AH INTP6 INTP7 0004CH 00050H INTCMP0 INTCMP1 00052H 00054H INTTM06 00056H INTTM07 00058H INTSCT0 INTSCR0 0005AH 0005CH INTSRE3 0005EH INTMD 00060H INTSCE0 00062H INTFL 00064H INTDMA2 00066H **INTDMA3** INTSCT1 00068H 0006AH INTSCR1 0006CH INTSCE1 0007EH **BRK**

Table 3-3. Vector Table (2/2)

(2) CALLT instruction table area

The 64-byte area 00080H to 000BFH can store the subroutine entry address of a 2-byte call instruction (CALLT). Set the subroutine entry address to a value in a range of 00000H to 0FFFFH (because an address code is of 2 bytes). To use the boot swap function, set a CALLT instruction table also at 01080H to 010BFH.

(3) Option byte area

A 4-byte area of 000C0H to 000C3H can be used as an option byte area. Set the option byte at 010C0H to 010C3H when the boot swap is used. For details, see **CHAPTER 27 OPTION BYTE**.

(4) On-chip debug security ID setting area

A 10-byte area of 000C4H to 000CDH and 010C4H to 010CDH can be used as an on-chip debug security ID setting area. Set the on-chip debug security ID of 10 bytes at 000C4H to 000CDH when the boot swap is not used and at 000C4H to 000CDH and 010C4H to 010CDH when the boot swap is used. For details, see **CHAPTER 29 ON-CHIP DEBUG FUNCTION**.

3.1.2 Mirror area

The R7F0C003 and R7F0C004 mirror the flash area of 00000H to 0FFFFH or 10000H to 1FFFFH, to F0000H to FFFFFH (the flash area to be mirrored is set by the processor mode control register (PMC)).


By reading data from F0000H to FFFFFH, an instruction that does not have the ES register as an operand can be used, and thus the contents of the flash can be read with the shorter code. However, the flash area is not mirrored to the SFR, extended SFR, RAM area, and use prohibited areas.

See 3.1 Memory Space for the mirror area of each product.

The mirror area can only be read and no instruction can be fetched from this area.

The following show examples.

Example R7F0C004 (Flash memory: 128 KB, RAM: 8 KB)



The PMC register is described below.

• Processor mode control register (PMC)

This register sets the flash memory space for mirroring to area from F0000H to FFFFFH.

The PMC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 3-3. Format of Configuration of Processor Mode Control Register (PMC)

 Address: FFFEH
 After reset: 00H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 <0>

 PMC
 0
 0
 0
 0
 0
 0
 MAA

MAA	Selection of flash memory space for mirroring to area from F0000H to FFFFFH
0	00000H to 0FFFFH is mirrored to F0000H to FFFFFH
1	10000H to 1FFFFH is mirrored to F0000H to FFFFFH

Caution After setting the PMC register, wait for at least one instruction and access the mirror area.

3.1.3 Internal data memory space

The R7F0C003 and R7F0C004 products incorporate the following RAMs.

Table 3-4. Internal RAM Capacity

Part Number	Internal RAM		
R7F0C003, R7F0C004	8192 × 8 bits (FDF00H to FFEFFH)		

The internal RAM can be used as a data area and a program area where instructions are written and executed. Four general-purpose register banks consisting of eight 8-bit registers per bank are assigned to the 32-byte area of FFEE0H to FFEFFH of the internal RAM area. However, instructions cannot be executed by using the general-purpose registers.

The internal RAM is used as stack memory.

- Cautions 1. The space (FFEE0H to FFEFFH) that the general-purpose registers are allocated cannot be used for fetching instructions or as a stack area.
 - 2. Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DMA transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming.
 - 3. Use of the RAM areas of the following products is prohibited when performing self-programming, because these areas are used for library.

R7F0C003, R7F0C004: FDF00H to FE309H

3.1.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FFF00H to FFFFH (see **Table 3-5** in **3.2.4 Special function registers (SFRs)**).

Caution Do not access addresses to which SFRs are not assigned.

3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area

On-chip peripheral hardware special function registers (2nd SFRs) are allocated in the area F0000H to F07FFH (see Table 3-6 in 3.2.5 Extended Special function registers (2nd SFRs: 2nd Special Function Registers)).

SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Caution Do not access addresses to which extended SFRs are not assigned.

3.1.6 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the R7F0C003 and R7F0C004, based on operability and other considerations. In particular, special addressing methods designed for the functions of the special function registers (SFR) and general-purpose registers are available for use. Figure 3-4 shows correspondence between data memory and addressing.

For details of each addressing, see 3.4 Addressing for Processing Data Addresses.




Figure 3-4. Correspondence Between Data Memory and Addressing

3.2 Processor Registers

The R7F0C003 and R7F0C004 products incorporate the following processor registers.

3.2.1 Control registers


The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

(1) Program counter (PC)

The program counter is a 20-bit register that holds the address information of the next program to be executed. In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

Reset signal generation sets the reset vector table values at addresses 00000H and 00001H to the program counter.

Figure 3-5. Format of Program Counter




(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution.

Program status word contents are stored in the stack area upon vectored interrupt request is acknowledged or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions. Reset signal generation sets the PSW register to 06H.

Figure 3-6. Format of Program Status Word



(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled.

When 1, the IE flag is set to the interrupt enabled (EI) state and maskable interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero or equal, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0, RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.



(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flags (ISP1, ISP0)

This flag manages the priority of acknowledgeable maskable vectored interrupts. Vectored interrupt requests specified lower than the value of ISP0 and ISP1 flags by the priority specification flag registers (PRn0L, PRn0H, PRn1L, PRn1H, PRn2L, PRn2H) (see **20.3.3**) can not be acknowledged. Actual vectored interrupt request acknowledgment is controlled by the interrupt enable flag (IE).

Remark n = 0, 1


(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal RAM area can be set as the stack area.

Figure 3-7. Format of Stack Pointer



In stack addressing through a stack pointer, the SP is decremented ahead of write (save) to the stack memory and is incremented after read (restore) from the stack memory.

- Cautions 1. Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.
 - 2. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or a stack area.
 - 3. Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DMA transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming.
 - 4. Use of the RAM areas of the following products is prohibited when performing self-programming, because these areas are used for library.

R7F0C003 and R7F0C004: FDF00H to FE309H

3.2.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FFEE0H to FFEFFH) of the data memory. The general-purpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupt processing for each bank.

Caution It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.

Figure 3-8. Configuration of General-Purpose Registers

16-bit processing 8-bit processing **FFEFFH** Н HL Register bank 0 L FFEF8H D Register bank 1 DE Ε FFEF0H В вс Register bank 2 С FFEE8H Α Register bank 3 AXΧ FFEE0H 15 0 0

(a) Function name

3.2.3 ES and CS registers

The ES register and CS register are used to specify the higher address for data access and when a branch instruction is executed (register direct addressing), respectively.


The default value of the ES register after reset is 0FH, and that of the CS register is 00H.

Figure 3-9. Configuration of ES and CS Registers

	7	6	5	4	3	2	1	0
ES	0	0	0	0	ES3	ES2	ES1	ES0
	7	6	5	4	3	2	1	0
cs	0	0	0	0	CS3	CS2	CS1	CS0

Though the data area which can be accessed with 16-bit addresses is the 64 KB from F0000H to FFFFFH, using the ES register as well extends this to the 1 MB from 00000H to FFFFFH.

Figure 3-10. Extension of Data Area Which Can Be Accessed



3.2.4 Special function registers (SFRs)

Unlike a general-purpose register, each SFR has a special function.

SFRs are allocated to the FFF00H to FFFFFH area.

SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (sfr.bit).

When the bit name is defined: <Bit name>

When the bit name is not defined: <Register name>.<Bit number> or <Address>.<Bit number>

• 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3-5 gives a list of the SFRs. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of a special function register. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

R/W

Indicates whether the corresponding SFR can be read or written.

R/W: Read/write enable

R: Read only W: Write only

• Manipulable bit units

" $\sqrt{}$ " indicates the manipulable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which extended SFRs are not assigned.

Remark For extended SFRs (2nd SFRs), see 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

Table 3-5. SFR List (1/5)

Address	Special I	Function Register (SFR) Name	Symbol		R/W	V Manipulable Bit Rang		Range	After Reset	
						1-bit	8-bit	16-bit		
FFF00H	Port re	gister 0	P0		R/W	√	√	_	00H	
FFF01H	Port re	gister 1	P1		R/W	√	√	_	00H	
FFF02H	Port re	gister 2	P2		R/W	√	√	_	00H	
FFF03H	Port re	gister 3	P3		R/W	$\sqrt{}$	$\sqrt{}$	-	00H	
FFF04H	Port re	gister 4	P4		R/W	√	√	_	00H	
FFF05H	Port re	gister 5	P5		R/W	√	√	_	00H	
FFF06H	Port re	gister 6	P6		R/W	√	√	_	00H	
FFF07H	Port re	gister 7	P7		R/W	√	√	_	00H	
FFF0CH	Port re	gister 12	P12		R/W	√	√	_	Undefined	
FFF0DH	Port re	gister 13	P13		R/W	√	√	_	Undefined	
FFF10H	Serial o	data register 00	TXD0/ SIO00	SDR00	R/W	-	1	1	0000H	
FFF11H			_			_	_			
FFF12H	Serial o	data register 01	RXD0	SDR01	R/W	-	√	√	0000H	
FFF13H			_			1	1			
FFF14H	Serial	data register 12	TXD3	SDR12	R/W	1	V	√	0000H	
FFF15H			-			_	_			
FFF16H	Serial o	Serial data register 13		SDR13	R/W	_	√	√	0000H	
FFF17H			_			_	_			
FFF18H	Timer of	Timer data register 00			R/W	-	-	√	0000H	
FFF19H										
FFF1AH	Timer of	data register 01	TDR01L	TDR01	R/W	ı	√	√	00H	
FFF1BH			TDR01H			_	√		00H	
FFF1EH	10-bit /registe	A/D conversion result r	ADCR		R	-	-	V	0000H	
FFF1FH		8-bit A/D conversion result register	ADCR	1	R	-	1	-	00H	
FFF20H	Port m	ode register 0	PM0		R/W	√	√	_	FFH	
FFF21H	Port m	ode register 1	PM1		R/W	√	√	_	FFH	
FFF22H	Port m	ode register 2	PM2		R/W	\checkmark	\checkmark	_	FFH	
FFF23H	Port m	ode register 3	РМ3		R/W	√	√	_	FFH	
FFF24H	Port m	ode register 4	PM4		R/W	√	√	_	FFH	
FFF25H	Port m	ode register 5	PM5		R/W	\checkmark	\checkmark	_	FFH	
FFF26H	Port mode register 6		PM6		R/W	\checkmark	\checkmark	-	FFH	
FFF27H	Port mode register 7		PM7		R/W	$\sqrt{}$	$\sqrt{}$	_	FFH	
FFF2CH	Port m	ode register 12	PM12		R/W	$\sqrt{}$	$\sqrt{}$	_	FFH	
FFF2DH	Port m	ode register 13	PM13		R/W	\checkmark	\checkmark	-	FFH	
FFF30H	A/D co	nverter mode register 0	ADM0		R/W	\checkmark	\checkmark	-	00H	
FFF31H	_	input channel cation register	ADS		R/W	√	√	-	00H	
FFF32H	A/D co	nverter mode register 1	ADM1		R/W	√	√	-	00H	

Table 3-5. SFR List (2/5)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
FFF38H	External interrupt rising edge enable register 0	EGP0		R/W	√	√	-	00H
FFF39H	External interrupt falling edge enable register 0	EGN0		R/W	√	√	ı	00H
FFF40H	LCD mode register 0	LCDM0)	R/W	ı	√	ı	00H
FFF41H	LCD mode register 1	LCDM1		R/W	√	√	ı	00H
FFF42H	LCD clock control register	LCDC0		R/W	-	\checkmark	_	00H
FFF43H	LCD boost level control register	VLCD		R/W	_	\checkmark	_	04H
FFF44H	Serial data register 02	TXD1	SDR02	R/W	-	\checkmark	√	0000H
FFF45H		_			-	ı		
FFF46H	Serial data register 03	RXD1	SDR03	R/W	ı	√	V	0000H
FFF47H		_			ı	ı		
FFF48H	Serial data register 10	TXD2	SDR10	R/W	ı	√	$\sqrt{}$	0000H
FFF49H		_			_	_		
FFF4AH	Serial data register 11	RXD2	SDR11	R/W	_	\checkmark	√	0000H
FFF4BH		_			_	_		
FFF50H	IICA shift register 0	IICA0		R/W	_	√	-	00H
FFF51H	IICA status register 0	IICS0		R	√	√	_	00H
FFF52H	IICA flag register 0	IICF0		R/W	√	√	_	00H
FFF58H	Smart Card Receive Data Register 0	SCRDF	RO	R	-	√	-	00H
FFF59H	Smart Card Transmit Data Register 0	SCTDR	RO	R/W	-	√	-	FFH
FFF5AH	Smart Card Receive Data Register 1	SCRDF	R1	R	-	√	-	00H
FFF5BH	Smart Card Transmit Data Register 1	SCTDR	R 1	R/W	ı	√	-	FFH
FFF64H	Timer data register 02	TDR02		R/W	-	-	V	0000H
FFF65H								
FFF66H	Timer data register 03	TDR03L	TDR03	R/W	ı	√	V	00H
FFF67H		TDR03H			ı	√		00H
FFF68H	Timer data register 04	TDR04		R/W	_	_	\checkmark	0000H
FFF69H								
FFF6AH	Timer data register 05	TDR05		R/W	_	_	√	0000H
FFF6BH	_							
FFF6CH	Timer data register 06	TDR06		R/W	_	_	√	0000H
FFF6DH								
FFF6EH	Timer data register 07	TDR07		R/W	_	_	√	0000H
FFF6FH								

Table 3-5. SFR List (3/5)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipu	lable Bit	Range	After Reset
				1-bit	8-bit	16-bit	
FFF90H	12-bit interval timer control	ITMC	R/W	_	_	V	0FFFH
FFF91H	register						
FFF92H	Second count register	SEC	R/W	_	√	_	Undefined
FFF93H	Minute count register	MIN	R/W	-	√	-	Undefined
FFF94H	Hour count register	HOUR	R/W	_	\checkmark	_	Undefined
FFF95H	Week count register	WEEK	R/W	_	\checkmark	_	Undefined
FFF96H	Day count register	DAY	R/W	_	\checkmark	_	Undefined
FFF97H	Month count register	MONTH	R/W	_	\checkmark	_	Undefined
FFF98H	Year count register	YEAR	R/W	_	V	_	Undefined
FFF9AH	Alarm minute register	ALARMWM	R/W	-	\checkmark	-	Undefined
FFF9BH	Alarm hour register	ALARMWH	R/W	_	\checkmark	_	Undefined
FFF9CH	Alarm week register	ALARMWW	R/W	_	V	_	Undefined
FFF9DH	Real-time clock control register 0	RTCC0	R/W	√	\checkmark	-	00H ^{Note 1}
FFF9EH	Real-time clock control register 1	RTCC1	R/W	\checkmark	\checkmark	_	00H ^{Note 1}
FFFA0H	Clock operation mode control register	CMC	R/W	-	√	-	00H ^{Note 1}
FFFA1H	Clock operation status control register	CSC	R/W	√	√	-	C0H ^{Note 1}
FFFA2H	Oscillation stabilization time counter status register	OSTC	R	√	√	-	00H
FFFA3H	Oscillation stabilization time select register	OSTS	R/W	-	√	-	07H
FFFA4H	System clock control register	CKC	R/W	√	\checkmark	-	00H
FFFA5H	Clock output select register 0	CKS0	R/W	\checkmark	\checkmark	_	00H
FFFA6H	Clock output select register 1	CKS1	R/W	√	V	_	00H
FFFA8H	Reset control flag register	RESF	R	_	√	_	Undefined ^{Note 2}
FFFA9H	Voltage detection register	LVIM	R/W	√	√	_	00H ^{Note 2}
FFFAAH	Voltage detection level register	LVIS	R/W	√	V	_	00H/01H/81H ^{Note 2}

Notes 1. This register is reset only by a power-on reset.

2. The reset values of the registers vary depending on the reset source as shown below.

	Reset Source	RESET Input	Reset by POR	Reset by Execution of Illegal	Reset by WDT	Reset by RAM Parity Error	Reset by Illegal- memory	Reset by LVD
Registe	er			Instruction			Access	
RESF	TRAP bit	Cleared (0)		Set (1)	Held		Held	
	WDTRF bit			Held Set (1) Held		Held		
	RPERF bit			Held		Set (1)	Held	
	IAWRF bit			Held			Set (1)	
	LVIRF bit			Held				Set (1)
LVIM	LVISEN bit	Cleared (0)						Held
	LVIOMSK bit	Held						
	LVIF bit							
LVIS		Cleared (00H/0	1H/81H)					

Table 3-5. SFR List (4/5)

Address	Special Function Register (SFR) Name	Name Symbol		R/W	Manipulable Bit Range			After Reset
	, , , ,				1-bit	8-bit	16-bit	
FFFABH	Watchdog timer enable register	WDTE		R/W	_	√	-	1AH/9AH ^{Note}
FFFACH	CRC input register	CRCIN		R/W	_	√	_	00H
FFFB0H	DMA SFR address register 0	DSA0		R/W	_	√	-	00H
FFFB1H	DMA SFR address register 1	DSA1		R/W	ı	√	_	00H
FFFB2H	DMA RAM address register 0L	DRA0L	DRA0	R/W	_	√	√	00H
FFFB3H	DMA RAM address register 0H	DRA0H		R/W	_	√		00H
FFFB4H	DMA RAM address register 1L	DRA1L	DRA1	R/W	ı	√	\checkmark	00H
FFFB5H	DMA RAM address register 1H	DRA1H		R/W	ı	√		00H
FFFB6H	DMA byte count register 0L	DBC0L	DBC0	R/W	ı	√	√	00H
FFFB7H	DMA byte count register 0H	DBC0H		R/W	-	√		00H
FFFB8H	DMA byte count register 1L	DBC1L	DBC1	R/W	ı	√	\checkmark	00H
FFFB9H	DMA byte count register 1H	DBC1H		R/W	ı	√		00H
FFFBAH	DMA mode control register 0	DMC0		R/W	\checkmark	√	_	00H
FFFBBH	DMA mode control register 1	DMC1		R/W	√	√	_	00H
FFFBCH	DMA operation control register 0	DRC0		R/W	√	√	_	00H
FFFBDH	DMA operation control register 1	DRC1		R/W	√	√	_	00H
FFFD0H	Interrupt request flag register 2L	IF2L	IF2	R/W	\checkmark	√	\checkmark	00H
FFFD1H	Interrupt request flag register 2H	IF2H		R/W	√	√		00H
FFFD2H	Interrupt request flag register 3L	IF3L	IF3	R/W	\checkmark	√	\checkmark	00H
FFFD4H	Interrupt mask flag register 2L	MK2L	MK2	R/W	√	√	\checkmark	FFH
FFFD5H	Interrupt mask flag register 2H	MK2H		R/W	√	√		FFH
FFFD6H	Interrupt mask flag register 3L	MK3L	MK3	R/W	\checkmark	√	\checkmark	FFH
FFFD8H	Priority specification flag register 02L	PR02L	PR02	R/W	√	\checkmark	V	FFH
FFFD9H	Priority specification flag register 02H	PR02H		R/W	√	√		FFH
FFFDAH	Priority specification flag register 03L	PR03L	PR03	R/W	√	√	√	FFH
FFFDCH	Priority specification flag register 12L	PR12L	PR12	R/W	√	√	√	FFH
FFFDDH	Priority specification flag register 12H	PR12H		R/W	√	√		FFH
FFFDEH	Priority specification flag register 13L	PR13L	PR13	R/W	√	√	√	FFH
FFFE0H	Interrupt request flag register 0L	IF0L	IF0	R/W	√	√	V	00H
FFFE1H	Interrupt request flag register 0H	IF0H		R/W	√	√		00H
FFFE2H	Interrupt request flag register 1L	IF1L	IF1	R/W	√	√	√	00H
FFFE3H	Interrupt request flag register 1H	IF1H		R/W	√	√		00H
FFFE4H	Interrupt mask flag register 0L	MK0L	MK0	R/W	√	√	V	FFH
FFFE5H	Interrupt mask flag register 0H	MK0H		R/W	√	√		FFH
FFFE6H	Interrupt mask flag register 1L	MK1L	MK1	R/W	√	√	√	FFH
FFFE7H	Interrupt mask flag register 1H	MK1H		R/W	\checkmark	√		FFH

Note The reset value of the WDTE register is determined by the setting of the option byte.

Table 3-5. SFR List (5/5)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipu	lable Bit	Range	After Reset
					1-bit	8-bit	16-bit	
FFFE8H	Priority specification flag register 00L	PR00L	PR00	R/W	V	V	V	FFH
FFFE9H	Priority specification flag register 00H	PR00H		R/W	√	√		FFH
FFFEAH	Priority specification flag register 01L	PR01L	PR01	R/W	√	√	V	FFH
FFFEBH	Priority specification flag register 01H	PR01H		R/W	V	V		FFH
FFFECH	Priority specification flag register 10L	PR10L	PR10	R/W	√	√	V	FFH
FFFEDH	Priority specification flag register 10H	PR10H		R/W	√	√		FFH
FFFEEH	Priority specification flag register 11L	PR11L	PR11	R/W	√	√	V	FFH
FFFEFH	Priority specification flag register 11H	PR11H		R/W	V	V		FFH
FFFF0H	Multiplication/division data register	MDAL		R/W	_	_	V	0000H
FFFF1H	A (L)							
FFFF2H	Multiplication/division data register	MDAH		R/W	_	_	$\sqrt{}$	0000H
FFFF3H	A (H)							
FFFF4H	Multiplication/division data register	MDBH		R/W	_	_	\checkmark	0000H
FFFF5H	B (H)							
FFFF6H	Multiplication/division data register	MDBL		R/W	_	_	\checkmark	0000H
FFFF7H	B (L)							
FFFFEH	Processor mode control register	PMC		R/W	\checkmark	\checkmark	-	00H

Remark For extended SFRs (2nd SFRs), see Table 3-6 Extended SFR (2nd SFR) List.

3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)

Unlike a general-purpose register, each extended SFR (2nd SFR) has a special function.

Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (!addr16.bit)

When the bit name is defined: <Bit name>

When the bit name is not defined: <Register name>.<Bit number> or <Address>.<Bit number>

8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (!addr16). When specifying an address, describe an even address.

Table 3-6 gives a list of the extended SFRs. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of an extended SFR. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

R/W

Indicates whether the corresponding extended SFR can be read or written.

R/W: Read/write enable

R: Read only W: Write only

Manipulable bit units

"√" indicates the manipulable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which extended SFRs are not assigned.

Remark For SFRs in the SFR area, see 3.2.4 Special function registers (SFRs).

Table 3-6. Extended SFR (2nd SFR) List (1/8)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F0010H	A/D converter mode register 2	ADM2	R/W	√	1	-	00H
F0011H	Conversion result comparison upper limit setting register	ADUL	R/W	1	√	1	FFH
F0012H	Conversion result comparison lower limit setting register	ADLL	R/W	ı	V	ı	00H
F0013H	A/D test register	ADTES	R/W	ı	√	-	00H
F0030H	Pull-up resistor option register 0	PU0	R/W	√	√	-	00H
F0031H	Pull-up resistor option register 1	PU1	R/W	√	√	_	00H
F0032H	Pull-up resistor option register 2	PU2	R/W	\checkmark	√	_	00H
F0033H	Pull-up resistor option register 3	PU3	R/W	√	√	-	00H
F0034H	Pull-up resistor option register 4	PU4	R/W	$\sqrt{}$	√	-	01H
F0035H	Pull-up resistor option register 5	PU5	R/W	V	√	-	00H
F0037H	Pull-up resistor option register 7	PU7	R/W	V	V	_	00H
F003CH	Pull-up resistor option register 12	PU12	R/W	V	√	-	00H
F003DH	Pull-up resistor option register 13	PU13	R/W	√	√	_	00H
F0040H	Port input mode register 0	PIM0	R/W	V	√	_	00H
F0041H	Port input mode register 1	PIM1	R/W	√	√	_	00H
F0043H	Port input mode register 3	PIM3	R/W	√	√	_	00H
F0044H	Port input mode register 4	PIM4	R/W	√	√	_	00H
F0045H	Port input mode register 5	PIM5	R/W	√	√	_	00H
F0050H	Port output mode register 0	РОМ0	R/W	√	√	_	00H
F0051H	Port output mode register 1	POM1	R/W	V	√	_	00H
F0053H	Port output mode register 3	РОМ3	R/W	V	√	_	00H
F0054H	Port output mode register 4	POM4	R/W	√	√	_	00H
F0055H	Port output mode register 5	POM5	R/W	V	√	_	00H
F005DH	Port output mode register 13	POM13	R/W	V	√	_	00H
F0061H	Port mode control register 1	PMC1	R/W	√	√	_	FFH
F0062H	Port mode control register 2	PMC2	R/W	V	√	_	FFH
F0064H	Port mode control register 4	PMC4	R/W	V	√	_	00H
F0070H	Noise filter enable register 0	NFEN0	R/W	√	√	_	00H
F0071H	Noise filter enable register 1	NFEN1	R/W	V	√	_	00H
F0073H	Input switch control register	ISC	R/W	√	√	-	00H
F0074H	Timer input select register 0	TIS0	R/W	_	√	_	00H
F0076H	A/D port configuration register	ADPC	R/W	_	√	_	00H
F0077H	Peripheral I/O redirection register	PIOR	R/W	_	√	-	00H
F0078H	Invalid memory access detection control register	IAWCTL	R/W	-	√	-	00H
F007AH	Peripheral enable register 1	PER1	R/W	\checkmark	√	-	00H
F007BH	Port mode select resister	PMS	R/W	V	√	_	00H

Table 3-6. Extended SFR (2nd SFR) List (2/8)

Address	Idress Special Function Register (SFR) Name Symbol		R/W	Manipu	ılable Bit	After Reset		
					1-bit	8-bit	16-bit	
F00A0H	High-speed on-chip oscillator trimming register	HIOTRI	М	R/W	-	1	-	Undefined ^{Note 1}
F00A8H	High-speed on-chip oscillator frequency select register	HOCOI	OIV	R/W	_	V	-	Undefined ^{Note 2}
F00E0H	Multiplication/division data register C (L)	MDCL		R/W	_	_	√	0000H
F00E2H	Multiplication/division data register C (H)	MDCH		R/W	-	-	V	0000H
F00E8H	Multiplication/division control register	MDUC		R/W	V	V	-	00H
F00F0H	Peripheral enable register 0	PER0		R/W	√	√	ı	00H
F00F3H	Subsystem clock supply mode control register	OSMC		R/W	ı	√	ı	00H
F00F5H	RAM parity error control register	RPECT	L	R/W	√	√	ı	00H
F00F9H	Power-on-reset status register	PORSE	₹	R/W	-	√	-	00H ^{Note 3}
F00FEH	BCD adjust result register	BCDAE)J	R	-	√	-	Undefined
F0100H	Serial status register 00	SSR00L	SSR00	R	-	V	V	0000H
F0101H		_			_	_		
F0102H	Serial status register 01	SSR01L	SSR01	R	_	√	V	0000H
F0103H		_			-	-		
F0104H	Serial status register 02	SSR02L	SSR02	R	-	√	V	0000H
F0105H		_			ı	ı		
F0106H	Serial status register 03	SSR03L	SSR03	R	ı	√	√	0000H
F0107H		-			ı	ı		
F0108H	Serial flag clear trigger register	SIR00L	SIR00	R/W	ı	\checkmark	\checkmark	0000H
F0109H	00	_			-	-		
F010AH	Serial flag clear trigger register	SIR01L	SIR01	R/W	-	$\sqrt{}$	\checkmark	0000H
F010BH	01	-			-	-		
F010CH	Serial flag clear trigger register	SIR02L	SIR02	R/W	-	√	$\sqrt{}$	0000H
F010DH	02	-			-	-		
F010EH	0 00 0	SIR03L	SIR03	R/W	-	√	\checkmark	0000H
F010FH	03	_			-	-		
F0110H	Serial mode register 00	SMR00		R/W	_	_	\checkmark	0020H
F0111H								
F0112H	Serial mode register 01	SMR01		R/W	_	_	\checkmark	0020H
F0113H								
F0114H	Serial mode register 02	SMR02		R/W	_	_	\checkmark	0020H
F0115H								
F0116H	Serial mode register 03	SMR03		R/W	_	_	\checkmark	0020H
F0117H								

Notes 1. The value after a reset is adjusted at the time of shipment.

^{2.} The value after a reset is a value set in FRQSEL2 to FRQSEL0 of the option byte (000C2H).

^{3.} This register is reset only by a power-on reset.

Table 3-6. Extended SFR (2nd SFR) List (3/8)

Address	Special Function Register (SFR) Name	Syn	nbol	R/W	Manipu	ılable Bit	Range	After Reset
		,			1-bit	8-bit	16-bit	
F0118H	Serial communication operation	SCR00		R/W	-	_	V	0087H
F0119H	setting register 00							
F011AH	Serial communication operation	SCR01		R/W	1	-	√	0087H
F011BH	setting register 01							
F011CH	Serial communication operation	SCR02		R/W	1	-	V	0087H
F011DH	setting register 02							
F011EH	Serial communication operation	SCR03		R/W	_	_	V	0087H
F011FH	setting register 03							
F0120H	Serial channel enable status	SE0L	SE0	R	√	√	V	0000H
F0121H	register 0	_			-	_		
F0122H	Serial channel start register 0	SS0L	SS0	R/W	V	V	√	0000H
F0123H		_			_	_		
F0124H	Serial channel stop register 0	ST0L	ST0	R/W	V	V	√	0000H
F0125H	, ,	_			1	_		
F0126H	Serial clock select register 0	SPS0L	SPS0	R/W	ı	V	V	0000H
F0127H		_			1	-		
F0128H	Serial output register 0	SO0		R/W	-	_	V	0F0FH
F0129H	, 0							
F012AH	Serial output enable register 0	SOE0L	SOE0	R/W	√	√	V	0000H
F012BH		_			-	_		
F0134H	Serial output level register 0	SOL0L	SOL0	R/W	-	√	V	0000H
F0135H		_			-	_		
F0138H	Serial standby control register 0	SSC0L	SSC0	R/W	-	√	V	0000H
F0139H		_			-	_		
F0140H	Serial status register 10	SSR10L	SSR10	R	-	√	√	0000H
F0141H		_			-	_		
F0142H	Serial status register 11	SSR11L	SSR11	R	ı	V	V	0000H
F0143H		_			ı	_		
F0144H	Serial status register 12	SSR12L	SSR12	R	1	V	√	0000H
F0145H		_			_	_		
F0146H	Serial status register 13	SSR13L	SSR13	R	ı	V	V	0000H
F0147H	_	_			_	_		
F0148H	Serial flag clear trigger register	SIR10L	SIR10	R/W	_	V	V	0000H
F0149H	10	_			_	_		
F014AH	Serial flag clear trigger register	SIR11L	SIR11	R/W	-	√	V	0000H
F014BH	11	_			-	_		
F014CH	Serial flag clear trigger register	SIR12L	SIR12	R/W	-	√	√	0000H
F014DH	12	_			_	_		
F014EH	Serial flag clear trigger register	SIR13L	SIR13	R/W	_	√	√	0000H
F014FH	13	_			_	_		
F0150H	Serial mode register 10	SMR10		R/W	-	_	√	0020H
F0151H				. , .				

Table 3-6. Extended SFR (2nd SFR) List (4/8)

Address	Special Function Register (SFR) Name	Syn	nbol	R/W	Manipu	ılable Bit	Range	After Reset
		,			1-bit	8-bit	16-bit	
F0152H	Serial mode register 11	SMR11		R/W	-	-		0020H
F0153H								
F0154H	Serial mode register 12	SMR12		R/W	-	-	√	0020H
F0155H								
F0156H	Serial mode register 13	SMR13		R/W	_	_	V	0020H
F0157H								
F0158H	Serial communication operation	SCR10		R/W	-	-	$\sqrt{}$	0087H
F0159H	setting register 10							
F015AH	Serial communication operation	SCR11		R/W	1	1	$\sqrt{}$	0087H
F015BH	setting register 11							
F015CH	Serial communication operation	SCR12		R/W	-	-	\checkmark	0087H
F015DH	setting register 12							
F015EH	Serial communication operation	SCR13		R/W	-	-	\checkmark	0087H
F015FH	setting register 13							
F0160H	Serial channel enable status	SE1L	SE1	R	$\sqrt{}$	$\sqrt{}$	\checkmark	0000H
F0161H	register 1	-			-	-		
F0162H	Serial channel start register 1	SS1L	SS1	R/W	$\sqrt{}$	$\sqrt{}$	\checkmark	0000H
F0163H		-			-	-		
F0164H	Serial channel stop register 1	ST1L	ST1	R/W	√	√	\checkmark	0000H
F0165H		-			-	-		
F0166H	Serial clock select register 1	SPS1L	SPS1	R/W	-	√	\checkmark	0000H
F0167H		-			-	-		
F0168H	Serial output register 1	SO1		R/W	-	-	\checkmark	0F0FH
F0169H								
F016AH	Serial output enable register 1	SOE1L	SOE1	R/W	√	√	\checkmark	0000H
F016BH		-			-	-		
F0174H	Serial output level register 1	SOL1L	SOL1	R/W	-	√	\checkmark	0000H
F0175H		-			-	-		
F0178H	Serial standby control register 1	SSC1L	SSC1	R/W	-	√	\checkmark	0000H
F0179H		-			-	-		
F0180H	Timer counter register 00	TCR00		R	_	_	$\sqrt{}$	FFFFH
F0181H								
F0182H	Timer counter register 01	TCR01		R	_	_	$\sqrt{}$	FFFFH
F0183H								
F0184H	Timer counter register 02	TCR02		R	_	_	$\sqrt{}$	FFFFH
F0185H								
F0186H	Timer counter register 03	TCR03		R	-	-	$\sqrt{}$	FFFFH
F0187H								
F0188H	Timer counter register 04	TCR04		R	-	-	$\sqrt{}$	FFFFH
F0189H								

Table 3-6. Extended SFR (2nd SFR) List (5/8)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipu	ılable Bit	Range	After Reset
					1-bit	8-bit	16-bit	
F018AH	Timer counter register 05	TCR05		R	_	_	√	FFFFH
F018BH								
F018CH	Timer counter register 06	TCR06		R	-	-	√	FFFFH
F018DH								
F018EH	Timer counter register 07	TCR07		R	_	-	√	FFFFH
F018FH								
F0190H	Timer mode register 00	TMR00		R/W	-	-	\checkmark	0000H
F0191H								
F0192H	Timer mode register 01	TMR01		R/W	_	_	√	0000H
F0193H								
F0194H	Timer mode register 02	TMR02		R/W	-	-	\checkmark	0000H
F0195H								
F0196H	Timer mode register 03	TMR03		R/W	-	1	\checkmark	0000H
F0197H								
F0198H	Timer mode register 04	TMR04		R/W	_	1	√	H0000
F0199H								
F019AH	Timer mode register 05	TMR05		R/W	_	-	\checkmark	H0000
F019BH								
F019CH	Timer mode register 06	TMR06		R/W	-	1	\checkmark	H0000
F019DH								
F019EH	Timer mode register 07	TMR07		R/W	-	-	\checkmark	0000H
F019FH								
F01A0H	Timer status register 00	TSR00L	TSR00	R	_	√	√	0000H
F01A1H		-			-	-		
F01A2H	Timer status register 01	TSR01L	TSR01	R	_	√	√	0000H
F01A3H		-			_	-		
F01A4H	Timer status register 02	TSR02L	TSR02	R	_	√	\checkmark	0000H
F01A5H		-			_	-		
F01A6H	Timer status register 03	TSR03L	TSR03	R	_	√	\checkmark	0000H
F01A7H		-			_	-		
F01A8H	Timer status register 04	TSR04L	TSR04	R	_	√	\checkmark	0000H
F01A9H		_			-	-		
F01AAH	Timer status register 05	TSR05L	TSR05	R	_	√	\checkmark	0000H
F01ABH		_			-	-		
F01ACH	Timer status register 06	TSR06L	TSR06	R	_	√	\checkmark	0000H
F01ADH		-			-	-		
F01AEH	Timer status register 07	TSR07L	TSR07	R	_	√	\checkmark	0000H
F01AFH		_			_	-		
F01B0H	Timer channel enable status	TE0L	TE0	R	√	√	$\sqrt{}$	0000H
F01B1H	register 0	_			_	_		
F01B2H	Timer channel start register 0	TS0L	TS0	R/W	√	√	\checkmark	0000H
F01B3H		-			_	-		

Table 3-6. Extended SFR (2nd SFR) List (6/8)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
F01B4H	Timer channel stop register 0	TT0L	TT0	R/W	√	V	1	0000H
F01B5H		-			-	-		
F01B6H	Timer clock select register 0	TPS0		R/W	-	_	$\sqrt{}$	0000H
F01B7H			ı					
F01B8H	Timer output register 0	TO0L	TO0	R/W	-	√	$\sqrt{}$	0000H
F01B9H		-			-	-		
F01BAH	Timer output enable register 0	TOE0L	TOE0	R/W	√	√	√	0000H
F01BBH		-			-	_		
F01BCH	Timer output level register 0	TOL0L	TOL0	R/W	-	√	√	0000H
F01BDH		-			-	-		
F01BEH	Timer output mode register 0	TOM0L	TOM0	R/W	-	√	√	0000H
F01BFH		-			-	_		
F0200H	DMA SFR address register 2	DSA2		R/W	-	√	_	00H
F0201H	DMA SFR address register 3	DSA3	T	R/W	-	√	-	00H
F0202H	DMA RAM address register 2L	DRA2L	DRA2	R/W	_	√	\checkmark	00H
F0203H	DMA RAM address register 2H	DRA2H		R/W	ı	√		00H
F0204H	DMA RAM address register 3L	DRA3L	DRA3	R/W	-	√	\checkmark	00H
F0205H	DMA RAM address register 3H	DRA3H		R/W	_	V		00H
F0206H	DMA byte count register 2L	DBC2L	DBC2	R/W	_	√	√	00H
F0207H	DMA byte count register 2H	DBC2H		R/W	_	√		00H
F0208H	DMA byte count register 3L	DBC3L	DBC3	R/W	_	V	V	00H
F0209H	DMA byte count register 3H	DBC3H		R/W	-	√		00H
F020AH	DMA mode control register 2	DMC2		R/W	√	V	_	00H
F020BH	DMA mode control register 3	DMC3		R/W	√	√	_	00H
F020CH	DMA operation control register 2	DRC2		R/W	√	V	_	00H
F020DH	DMA operation control register 3	DRC3		R/W	√	√	_	00H
F0230H	IICA control register 00	IICCTL	00	R/W	√	V	_	00H
F0231H	IICA control register 01	IICCTL	01	R/W	√	√	_	00H
F0232H	IICA low-level width setting register 0	IICWL0	1	R/W	-	√	_	FFH
F0233H	IICA high-level width setting register 0	IICWH)	R/W	-	V	-	FFH
F0234H	Slave address register 0	SVA0		R/W	_	√	_	00H
F02F0H	Flash memory CRC control register	CRC0C	TL	R/W	√	√	-	00H
F02F2H	Flash memory CRC operation result register	PGCRO	CL	R/W	-	-	√	0000H
F02FAH	-	CRCD		R/W	-	-	√	0000H
F0300H	LCD port function register 0	PFSEG	0	R/W	√	√	-	F0H
F0301H	LCD port function register 1	PFSEG	1	R/W	√	√	_	FFH
F0302H	LCD port function register 2	PFSEG	2	R/W	√	√	_	FFH

Table 3-6. Extended SFR (2nd SFR) List (7/8)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipu	ılable Bit	Range	After Reset
	3 ()	,		1-bit	8-bit	16-bit	
F0303H	LCD port function register 3	PFSEG3	R/W	√	√	_	FFH
F0304H	LCD port function register 4	PFSEG4	R/W	√	√	_	FFH
F0305H	LCD port function register 5	PFSEG5	R/W	√	√	-	FFH
F0306H	LCD port function register 6	PFSEG6	R/W	√	V	_	0FH
F0308H	LCD input switch control register	ISCLCD	R/W	√	V	_	00H
F0310H	Watch error correction register	SUBCUD	R/W	-	-	√	0020H ^{Note}
F0311H							
F0312H	Frequency measurement count	FMCRL	R	-	_	\checkmark	0000H
F0313H	register L						
F0314H	Frequency measurement count	FMCRH	R	-	_	\checkmark	0000H
F0315H	register H						
F0316H	Frequency measurement control register	FMCTL	R/W	√	_	ı	00H
F0322H	Smart Card Serial Mode Register 0	SCMR0	R/W	1	√	ı	18H
F0323H	Smart Card Serial Control Register 0	SCCR0	R/W	-	√	ı	00H
F0324H	Smart Card Serial Status Register 0	SCSR0	R/W	1	√	1	84H
F0325H	Smart Card Bit Rate Register 0	SCBRR0	R/W	ı	√	_	0FH
F032AH	Smart Card Serial Mode Register 1	SCMR1	R/W	-	√	ı	18H
F032BH	Smart Card Serial Control Register 1	SCCR1	R/W	-	√	_	00H
F032CH	Smart Card Serial Status Register 1	SCSR1	R/W	-	√	-	84H
F032DH	Smart Card Bit Rate Register 1	SCBRR1	R/W	ı	√	_	0FH
F0340H	Comparator mode setting register	COMPMDR	R/W	\checkmark	√	_	00H
F0341H	Comparator filter control register	COMPFIR	R/W	√	V	_	00H
F0342H	Comparator output control register	COMPOCR	R/W	√	√	_	00H
F0400H	LCD display data memory 0	SEG0	R/W	-	√	-	00H
F0401H	LCD display data memory 1	SEG1	R/W	_	V	_	00H
F0402H	LCD display data memory 2	SEG2	R/W	_	√	_	00H
F0403H	LCD display data memory 3	SEG3	R/W	-	√	-	00H
F0404H	LCD display data memory 4	SEG4	R/W	-	√	_	00H
F0405H	LCD display data memory 5	SEG5	R/W	1	√	_	00H
F0406H	LCD display data memory 6	SEG6	R/W	_	√	-	00H
F0407H	LCD display data memory 7	SEG7	R/W	-	√	-	00H
F0408H	LCD display data memory 8	SEG8	R/W	-	√	_	00H
F0409H	LCD display data memory 9	SEG9	R/W	-	√	-	00H
F040AH	LCD display data memory 10	SEG10	R/W	-	√	-	00H
F040BH	LCD display data memory 11	SEG11	R/W	_	√	_	00H
F040CH	LCD display data memory 12	SEG12	R/W	_	√	_	00H
F040DH	LCD display data memory 13	SEG13	R/W	-	$\sqrt{}$	-	00H

Note This register is reset only by a power-on reset.

Table 3-6. Extended SFR (2nd SFR) List (8/8)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipu	ılable Bit	Range	After Reset
				1-bit	8-bit	16-bit	
F040EH	LCD display data memory 14	SEG14	R/W	_	√	_	00H
F040FH	LCD display data memory 15	SEG15	R/W	_	V	_	00H
F0410H	LCD display data memory 16	SEG16	R/W	_	√	-	00H
F0411H	LCD display data memory 17	SEG17	R/W	_	√	-	00H
F0412H	LCD display data memory 18	SEG18	R/W	-	$\sqrt{}$	ı	00H
F0413H	LCD display data memory 19	SEG19	R/W	_	√	-	00H
F0414H	LCD display data memory 20	SEG20	R/W	-	√	-	00H
F0415H	LCD display data memory 21	SEG21	R/W	_	V	_	00H
F0416H	LCD display data memory 22	SEG22	R/W	_	√	-	00H
F0417H	LCD display data memory 23	SEG23	R/W	-	√	-	00H
F0418H	LCD display data memory 24	SEG24	R/W	_	V	_	00H
F0419H	LCD display data memory 25	SEG25	R/W	_	√	-	00H
F041AH	Use prohibited						
F041BH	LCD display data memory 26	SEG26	R/W	_	V	_	00H
F041CH	LCD display data memory 27	SEG27	R/W	_	√	-	00H
F041DH	LCD display data memory 28	SEG28	R/W	_	V	_	00H
F041EH	LCD display data memory 29	SEG29	R/W	_	V	_	00H
F041FH	LCD display data memory 30	SEG30	R/W	_	√	-	00H
F0420H	LCD display data memory 31	SEG31	R/W	_	√	-	00H
F0421H	LCD display data memory 32	SEG32	R/W	-	√	-	00H
F0422H	LCD display data memory 33	SEG33	R/W	_	√	-	00H
F0423H	LCD display data memory 34	SEG34	R/W	-	$\sqrt{}$	ı	00H
F0424H	LCD display data memory 35	SEG35	R/W	_	√	-	00H
F0425H	LCD display data memory 36	SEG36	R/W	-	$\sqrt{}$	ı	00H
F0426H	LCD display data memory 37	SEG37	R/W	_	√	_	00H
F0427H	LCD display data memory 38	SEG38	R/W	-	$\sqrt{}$	-	00H
F0428H	LCD display data memory 39	SEG39	R/W	_	$\sqrt{}$	-	00H
F0429H	LCD display data memory 40	SEG40	R/W	_	$\sqrt{}$	-	00H
F042AH	LCD display data memory 41	SEG41	R/W	-	√	_	00H
F042BH	LCD display data memory 42	SEG42	R/W	-	$\sqrt{}$	ı	00H
F042CH	LCD display data memory 43	SEG43	R/W	-	$\sqrt{}$	ı	00H
F042DH	LCD display data memory 44	SEG44	R/W	-	√	_	00H
F042EH	LCD display data memory 45	SEG45	R/W	_	V	_	00H
F042FH	LCD display data memory 46	SEG46	R/W	_	V	_	00H
F0430H	LCD display data memory 47	SEG47	R/W	_	V	_	00H
F0431H	LCD display data memory 48	SEG48	R/W	_	V	_	00H
F0432H	LCD display data memory 49	SEG49	R/W	_	V	-	00H
F0433H	LCD display data memory 50	SEG50	R/W	_	V	-	00H

Remark For SFRs in the SFR area, see Table 3-5 SFR List.


3.3 Instruction Address Addressing

3.3.1 Relative addressing

[Function]

Relative addressing stores in the program counter (PC) the result of adding a displacement value included in the instruction word (signed complement data: –128 to +127 or –32768 to +32767) to the program counter (PC)'s value (the start address of the next instruction), and specifies the program address to be used as the branch destination. Relative addressing is applied only to branch instructions.

Figure 3-11. Outline of Relative Addressing



3.3.2 Immediate addressing

[Function]

Immediate addressing stores immediate data of the instruction word in the program counter, and specifies the program address to be used as the branch destination.

For immediate addressing, CALL !!addr20 or BR !!addr20 is used to specify 20-bit addresses and CALL !addr16 or BR !addr16 is used to specify 16-bit addresses. 0000 is set to the higher 4 bits when specifying 16-bit addresses.

Figure 3-12. Example of CALL !!addr20/BR !!addr20





Figure 3-13. Example of CALL !addr16/BR !addr16



3.3.3 Table indirect addressing

[Function]

Table indirect addressing specifies a table address in the CALLT table area (0080H to 00BFH) with the 5-bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16-bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the RL78 microcontrollers, branching is enabled only to the 64 KB space from 00000H to 0FFFFH.





Figure 3-14. Outline of Table Indirect Addressing

3.3.4 Register direct addressing

[Function]

Register direct addressing stores in the program counter (PC) the contents of a general-purpose register pair (AX/BC/DE/HL) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register direct addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.

Figure 3-15. Outline of Register Direct Addressing



3.4 Addressing for Processing Data Addresses

3.4.1 Implied addressing


[Function]

Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

[Operand format]

Implied addressing can be applied only to MULU X.

Figure 3-16. Outline of Implied Addressing




3.4.2 Register addressing

[Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL

Figure 3-17. Outline of Register Addressing



3.4.3 Direct addressing

[Function]

Direct addressing uses immediate data in the instruction word as an operand address to directly specify the target address

[Operand format]

Identifier	Description
!addr16	Label or 16-bit immediate data (only the space from F0000H to FFFFFH is specifiable)
ES:!addr16	Label or 16-bit immediate data (higher 4-bit addresses are specified by the ES register)

Figure 3-18. Example of !addr16





Figure 3-19. Example of ES:!addr16



 A 16-bit address <2> in the area from X0000H to XFFFFH and the ES register <1> specify the target location; this is used for access to fixed data other than that in mirrored areas.

3.4.4 Short direct addressing


[Function]

Short direct addressing directly specifies the target addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFE20H to FFF1FH.

[Operand format]

Identifier	Description
SADDR	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (only the space from FFE20H to FFF1FH is specifiable)
SADDRP	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (even address only) (only the space from FFE20H to FFF1FH is specifiable)

Figure 3-20. Outline of Short Direct Addressing



Remark SADDR and SADDRP are used to describe the values of addresses FE20H to FF1FH with 16-bit immediate data (higher 4 bits of actual address are omitted), and the values of addresses FFE20H to FFF1FH with 20-bit immediate data.

Regardless of whether SADDR or SADDRP is used, addresses within the space from FFE20H to FFF1FH are specified for the memory.


3.4.5 SFR addressing

[Function]

SFR addressing directly specifies the target SFR addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFF00H to FFFFFH.

Identifier	Description
SFR	SFR name
SFRP	16-bit-manipulatable SFR name (even address)

Figure 3-21. Outline of SFR Addressing



3.4.6 Register indirect addressing

[Function]

Register indirect addressing directly specifies the target addresses using the contents of the register pair specified with the instruction word as an operand address.

	Identifier	Description			
	-	[DE], [HL] (only the space from F0000H to FFFFFH is specifiable)			
Ī	-	ES:[DE], ES:[HL] (higher 4-bit addresses are specified by the ES register)			

Figure 3-22. Example of [DE], [HL]





Figure 3-23. Example of ES:[DE], ES:[HL]




3.4.7 Based addressing

[Function]

Based addressing uses the contents of a register pair specified with the instruction word or 16-bit immediate data as a base address, and 8-bit immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target address.

Identifier	Description
_	[HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specifiable)
_	word[B], word[C] (only the space from F0000H to FFFFFH is specifiable)
_	word[BC] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register)
_	ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)
_	ES:word[BC] (higher 4-bit addresses are specified by the ES register)

Figure 3-24. Example of [SP + byte]



[HL + byte], [DE + byte] <1> <1> <2> <2> **FFFFFH** Instruction code Target OP-code Target memory array <2> Offset of data <2> byte <1> Address of Other data in an array the array rp(HL/DE) F0000H • Either pair of registers <1> specifies the address where the target array of data starts in the 64 KB area from F0000H to FFFFFH. • "byte" <2> specifies an offset within the array to the target location in memory. Memory

Figure 3-25. Example of [HL + byte], [DE + byte]

Figure 3-26. Example of word[B], word[C]





Figure 3-27. Example of word[BC]







Figure 3-28. Example of ES:[HL + byte], ES:[DE + byte]

Figure 3-29. Example of ES:word[B], ES:word[C]



1 MB space as the four higher-order bits, X, of the address range.
• "word" <2> specifies the address where the target array of word-sized data

• "byte" <3> specifies an offset within the array to the

target location in memory.

- word <2> specifies the address where the target array of word-sized data starts in the 64 KB area specified in the ES register <1>.
- Either register <3> specifies an offset within the array to the target location in memory.

ES: word [BC] <1> <2> <3> XFFFFH Array of Target memory Instruction code <3> word-sized <3> Offset data OP-code rp(BC) Low Addr. <2> Address of a word within an array X0000H X0000H High Addr. Specifies a <1> 64 KB area ES • The ES register <1> specifies a 64 KB area within the overall 1 MB space as the four higher-order bits, X, of Memory the address range.

Figure 3-30. Example of ES:word[BC]

- "word" <2> specifies the address where the target array of word-sized data starts in the 64 KB area specified in the ES register <1>.
- A pair of registers <3> specifies an offset within the array to the target location in memory.

3.4.8 Based indexed addressing

[Function]

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base address, and the content of the B register or C register similarly specified with the instruction word as offset address. The sum of these values is used to specify the target address.

Identifier	Description
_	[HL+B], [HL+C] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[HL+B], ES:[HL+C] (higher 4-bit addresses are specified by the ES register)

Figure 3-31. Example of [HL+B], [HL+C]





Figure 3-32. Example of ES:[HL+B], ES:[HL+C]



- array of data starts in the 64 KB area specified in the ES register <1>.
- Either register <3> specifies an offset within the array to the target location in memory.

3.4.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) values. This addressing is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request.

Only the internal RAM area can be set as the stack area.

[Operand format]

Identifier	Description
-	PUSH PSW AX/BC/DE/HL
	POP PSW AX/BC/DE/HL
	CALL/CALLT
	RET
	BRK
	RETB (Interrupt request generated)
	RETI

Each stack operation saves or restores data as shown in Figures 3-33 to 3-38.

PUSH rp <1> <2> SP **SP-1** Higher-order byte of rp Instruction code Stack area <3> SP - 2 Lower-order byte of rp OP-code SP ŗр F0000H • Stack addressing is specified <1>. • The higher-order and lower-order bytes of the pair of registers indicated by rp <2> are stored in addresses SP - 1 and SP - 2, respectively. • The value of SP <3> is decreased by two (if rp is the program Memory status word (PSW), the value of the PSW is stored in SP - 1 and

Figure 3-33. Example of PUSH rp


0 is stored in SP - 2).

the PSW).

POP rp <1> <2> SP+2 <1> SP SP+1 (SP+1) Stack Instruction code area SP (SP) OP-code <2> SP F0000H r:p • Stack addressing is specified <1>. • The contents of addresses SP and SP + 1 are stored in the lower-order and higher-order bytes of the pair of registers indicated by rp <2>, respectively. Memory

Figure 3-34. Example of POP

Figure 3-35. Example of CALL, CALLT



• 00H, the values of PC bits 19 to 16, 15 to 8, and 7 to 0 are stored in addresses SP - 1, SP - 2, SP - 3, and SP - 4, respectively <2>.


• The value of SP <3> is increased by two (if rp is the program status word (PSW), the content of address SP + 1 is stored in

• The value of the SP <3> is decreased by 4.

RET <1> SP+4 SP <1> SP+3 (SP+3) Instruction code (SP+2) Stack SP+2 OP-code area SP+1 (SP+1) <3> SP (SP) SP <2> F0000H PC • Stack addressing is specified <1>. • The contents of addresses SP, SP + 1, and SP + 2 are stored in PC bits 7 to 0, 15 to 8, and 19 to 16, respectively <2>. Memory • The value of SP <3> is increased by four.

Figure 3-36. Example of RET

Figure 3-37. Example of Interrupt, BRK



- The values of the PSW, PC bits 19 to 16, 15 to 8, and 7 to 0 are stored in addresses SP - 1, SP - 2, SP - 3, and SP - 4, respectively <2>.
- The value of the SP <3> is decreased by 4.




Figure 3-38. Example of RETI, RETB

• The value of SP <3> is increased by four.

CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

The R7F0C003 and R7F0C004 microcontrollers are provided with digital I/O ports, which enable variety of control operations.

In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.

4.2 Port Configuration

Ports include the following hardware.

Table 4-1. Port Configuration

Item	Configuration
Control registers	Port mode registers (PM0 to PM7, PM12)
	Port registers (P0 to P7, P12, P13)
	Pull-up resistor option registers (PU0 to PU5, PU7, PU12, PU13)
	Port input mode registers (PIM0, PIM1, PIM3 to PIM5)
	Port output mode registers (POM0, POM1, POM3 to POM5, POM13)
	Port mode control registers (PMC1, PMC2, PMC4)
	A/D port configuration register (ADPC)
	Peripheral I/O redirection register (PIOR)
	LCD port function registers (PFSEG0 to PFSEG6)
	LCD input switch control register (ISCLCD)
Port	Total: 65 (CMOS I/O: 58, CMOS input: 5, N-ch open drain I/O: 2)

4.2.1 Port 0

Port 0 is an I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PM0). When the P00 to P07 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 0 (PU0).

Input to the P03, P05 and P06 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 0 (PIM0).

Output from the P00 and P04 to P07 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 0 (POM0).

To use all pins as digital I/O port pins, set them to be used as port (other than segment output) by using LCD port function registers 5, 6 (PFSEG5, PFSEG6) (can be specified in 1-bit units).

This port can also be used for programming UART output, segment output of LCD controller/driver, serial interface data I/O, and clock I/O, timer I/O, clock/buzzer output, external interrupt request input, and comparator output.

Reset signal generation sets port 0 to the digital input invalid mode^{Note}.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.

I/O PM0× PIM0× POM0× **PFSEG××** Alternate Function SettingNote 6 Name Remark P00 Input 1 0 Output 0 0 0 SO00/TxD0 output = 1Note 1 CMOS output 0 N-ch O.D. output 1 P01 Input 1 0 Output 0 0 PCLBUZ1 output = 0Note 2 $(TO05 \text{ output} = 0^{\text{Note 3}})$ P02 Input 0 1 Output 0 PCLBUZ0 output = 0Note 2 0 P03 1 0 0 CMOS input Input 1 1 TTL input Output 0 0 VCOUT0 output = 0Note 4 × P04 Input 1 0 Output 0 0 TxD2 output = 1^{Note 1} CMOS output 0 VCOUT1 output = 0^{Note 4} 0 1 N-ch O.D. output P05 0 **CMOS** input Input 1 0 × TTL input SCL10 output = 1^{Note 1} Output 0 × n n CMOS output 0 1 N-ch O.D. output P06 Input 0 0 CMOS input 1 × × TTL input 1 1 Output 0 × 0 SDA10 output = 1Note 1 CMOS output 0 0 N-ch O.D. output 1 P07 Input 1 × 0 × TxD1 output = 1Note 1 CMOS output Output 0 0 0 (PCLBUZ0 output = 0Note 5) 1 N-ch O.D. output 0

Table 4-2. Settings of Registers When Using Port 0

(Notes and Remark are listed on the next page.)

- Notes 1. To use P00/SEG43/SO00/TxD0/TOOLTxD, P04/TxD2/SEG47/VCOUT1, P05/SCL10/SEG48, P06/RxD1/SDA10/SEG49, or P07/TxD1/(PCLBUZ0)/SEG50 as a general-purpose port, set bits 0 and 2 (SE00, SE02) of serial channel enable status register 0 (SE0), bits 0 and 2 (SO00, SO02) of serial output register 0 (SO0) and bits 0 and 2 (SOE00, SOE02) of serial output enable register 0 (SOE0) to the default status.
 - 2. To use P01/(Tl05)/(TO05)/(INTP5)/PCLBUZ1/SEG44, P02/INTP7/PCLBUZ0/SEG45 as a general-purpose port, set bit 7 (PCLOE0, PCLOE1) of clock output select registers 0 and 1 (CKS0, CKS1) to "0", which is the same as their default status setting.
 - 3. To use P01 as a general-purpose port when PIOR0 is set to 1, set bit 5 (TO05) of timer output register 0 (TO0) and bit 5 (TOE05) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.
 - **4.** To use a pin multiplexed with the comparator output function as a general-purpose port, set the CnOE bit in the comparator output control register (COMPOCR) to the default value. (n = 0, 1)
 - **5.** To use P07 as a general-purpose port when PIOR3 is set to 1, set bit 7 (PCLOE0) of clock output select register 0 (CKS0) to "0", which is the same as their default status setting
 - **6.** The descriptions in parentheses indicate the case where $PIOR \times = 1$.

Remark ×: don't care

PM0×: Port mode register 0
PIM0×: Port input mode register 0
POM0×: Port output mode register 0
PFSEG×: LCD port function register

PIOR×: Peripheral I/O redirection register

Figures 4-1 to 4-5 show block diagrams of port 0.

WRpu PU0 PU00 RD Selector WRPORT P0 Output latch O P00/SEG43/SO00/ (P00) Selector TxD0/TOOLTxD **WR**POM POM0 Internal bus POM00 WRPM PM0 PM00 WRPMS PMS PMS0 Alternate function LCD controller/driver WR_{PFSEG} PFSEG5 PFSEG43

Figure 4-1. Block Diagram of P00

PU0: Pull-up resistor option register 0

PM0: Port mode register 0
POM0: Port output mode register 0

PMS: Port mode select register
PFSEG5: LCD port function register 5




Figure 4-2. Block Diagrams of P01 and P02

PU0: Pull-up resistor option register 0

PM0: Port mode register 0PMS: Port mode select registerPFSEG5: LCD port function register 5

RD: Read signal WR××: Write signal

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-42 Format of Peripheral I/O Redirection Register (PIOR)**.




Figure 4-3. Block Diagram of P03

PU0: Pull-up resistor option register 0

PM0: Port mode register 0
 PIM0: Port input mode register 0
 PMS: Port mode select register
 PFSEG5: LCD port function register 5




Figure 4-4. Block Diagrams of P04 and P07

PU0: Pull-up resistor option register 0

PM0: Port mode register 0

POM0: Port output mode register 0
PMS: Port mode select register
PFSEG6: LCD port function register 6

RD: Read signal WR××: Write signal

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-42 Format of Peripheral I/O Redirection Register (PIOR).




Figure 4-5. Block Diagrams of P05 and P06

Port register 0

PU0: Pull-up resistor option register 0

PM0: Port mode register 0 PIM0: Port input mode register 0 POM0: Port output mode register 0 PMS: Port mode select register PFSEG6: LCD port function register 6

4.2.2 Port 1

Port 1 is an I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

Input to the P16 and P17 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 1 (PIM1).

Output from the P16 and P17 pins can be specified as N-ch open-drain output (V_{DD} tolerance) in 1-bit units using port output mode register 1 (POM1).

To use the P10 to P13 pins as digital I/O port pins, set them in the digital I/O mode by using port mode control register 1 (PMC1) and to be used as port (other than segment output) by using LCD port function register 4 (PFSEG4) (can be specified in 1-bit units).

To use the P14 to P17 pins as digital I/O port pins, set them to be used as port (other than segment output) by using LCD port function register 5 (PFSEG5) (can be specified in 1-bit units).

This port can also be used for segment output of LCD controller/driver, serial interface data I/O, clock I/O, timer I/O, and programming UART input.

Reset signal generation sets the P10 to P17 pins to the digital input invalid mode Note.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.

I/O PM1× PIM1× POM1× PMC1× PFSEG×× Name Alternate Function Setting Remark P10 0 0 Input 1 Output 0 0 0 P11 Input 0 0 1 Output 0 0 0 P12 0 0 Input 1 × Output 0 0 0 P13 0 0 Input 1 × Output 0 0 0 × P14 Input 0 1 Output 0 0 TO04 output = 0Note 1 P15 0 Input 1 TO07 output = 0^{Note 1} Output 0 0 P16 0 CMOS input 0 Input 1 × 1 TTL input 1 0 SCK00/SCL00 output = 1Note 2 Output 0 × 0 CMOS output N-ch O.D. output 0 × 1 P17 CMOS input 1 0 × 0 Input × TT input 1 1 × SDA00 output = 1^{Note 2} 0 × 0 0 CMOS output Output 0 1 N-ch O.D. output

Table 4-3. Settings of Registers When Using Port 1

(Note is listed on the next page.)

- **Notes 1.** To use P14/TI04/TO04/SEG39, P15/TI07/TO07/SEG40 as a general-purpose port, set bits 4 and 7 (TO04, TO07) of timer output register 0 (TO0) and bits 4 and 7 (TOE04, TOE07) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.
 - 2. P16/SEG41/SCK00/SCL00, P17/SEG42/SI00/RxD0/TOOLRxD/SDA00 as a general-purpose port, set bit 0 (SE00) of serial channel enable status register 0 (SE0), bit 0 (SO00) of serial output register 0 (SO0) and bit 0 (SOE00) of serial output enable register 0 (SOE0) to the default status.

Remark ×: don't care

PM1×: Port mode register 1

PIM1×: Port input mode register 1

POM1×: Port output mode register 1

PMC1×: Port mode control register 2

PFSEG×: LCD port function register

Figures 4-6 to 4-8 show block diagrams of port 1.

 V_{DD} WR_{PU} PU1 PU10 to PU13 **WR**PMC PMC1 PMC10 to PMC13 RD Selector **WR**PORT Internal bus P1 Output latch O P10/SEG35 to (P10 to P13) Selector P13/SEG38 WRPM PM1 PM10 to PM13 WR_{PMS} PMS PMS0 LCD controller/driver WRPFSEG PFSEG4 PFSEG35 to PFSEG38

Figure 4-6. Block Diagrams of P10 to P13

P1: Port register 1

PU1: Pull-up resistor option register 1

PM1: Port mode register 1

PMC1: Port mode control register 1
PMS: Port mode select register
PFSEG4: LCD port function register 4




Figure 4-7. Block Diagrams of P14 and P15

PU1: Pull-up resistor option register 1

PM1: Port mode register 1
PMS: Port mode select register
PFSEG5: LCD port function register 5




Figure 4-8. Block Diagrams of P16 and P17

PU1: Pull-up resistor option register 1

PM1: Port mode register 1
PIM1: Port input mode register 1
POM1: Port output mode register 1
PMS: Port mode select register
PFSEG5: LCD port function register 5

4.2.3 Port 2

Port 2 is an I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2). When the P22 to P27 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 2 (PU2).

This port can also be used for A/D converter analog input, (+side and – side) reference voltage input, and segment output of LCD controller/driver.

To use P20/ANI1 and P21/ANI0 as digital input pins, set them in the digital I/O mode by using the A/D port configuration register (ADPC). Use these pins starting from the upper bit.

To use P20/ANI1 and P21/ANI0 as analog input pins, set them in the analog input mode by using the A/D port configuration register (ADPC) and in the input mode by using the PM2 register. Use these pins starting from the lower bit.

Table 4-4. Settings of Registers When Using Port 20 and Port 21

Name	I/O	PM2×	ADPC	Alternate Function Setting	Remark
P2n	Input	1	01 to n+1H	-	To use P2n as a port, use these
	Output	0	01 to n+1H		pins from a higher bit.

Table 4-5. Setting Functions of P20/ANI1 and P21/ANI0 Pins

ADPC Register	PM2 Register	ADS Register	P20/ANI1 and P21/ANI0 Pins
Digital I/O selection	Input mode	_	Digital input
	Output mode	_	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

Input to the P22 and P23 pins can be specified as analog input or digital input in 1-bit units, using port mode control register 2 (PMC2).

Also, when the P24 to P27 pins is used as digital I/O or LCD output, set port mode control register 2 (PMC2) to 0 (This register can be specified in 1-bit unit).

Table 4-6. Settings of Registers When Using Port 22 to Port 27

Name	I/O	PM2×	PMC2×	PFSEG××	Alternate Function Setting	Remark
P22 to P27	Input	1	0	0	×	
	Output	0	0	0	×	

Remark ×: don't care

PM2×: Port mode register 2

ADPC: A/D port configuration register PMC2×: Port mode control register 2 PFSEG×: LCD port function register

P20 to P23 are set in the analog input mode and P24 to P27 are set in digital input invalid mode^{Note} when the reset signal is generated.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.

Figures 4-9 to 4-11 show a block diagram of port 2.

WRADPC ADPC 0:Analog input 1:Digital I/O ADPC1, ADPC0 RD Selector Internal bus WRPORT P2 Output latch P20/ANI1/AVREFM, (P20, P21) P21/ANI0/AVREFP WRPM PM2 PM20, PM21 **WR**_{PMS} **PMS** A/D converter -PMS0

Figure 4-9. Block Diagrams of P20 and P21

ADPC: A/D port configuration register

P2: Port register 2PM2: Port mode register 2PMS: Port mode select register




Figure 4-10. Block Diagrams of P22 and P23

PU2: Pull-up resistor option register 2

PM2: Port mode register 2

PMC2: Port mode control register 2
PMS: Port mode select register
PFSEG3: LCD port function register 3




Figure 4-11. Block Diagrams of P24 to P27

PU2: Pull-up resistor option register 2

PM2: Port mode register 2

PMC2: Port mode control register 2
PMS: Port mode select register
PFSEG3: LCD port function register 3

4.2.4 Port 3

Port 3 is an I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When the P30 to P35 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

Input to the P34 pin can be specified through a normal input buffer or a TTL input buffer using port input mode register 3 (PIM3).

Output from the P35 pins can be specified as N-ch open-drain output (VDD tolerance) using port output mode register 3 (POM3).

To use the P30 to P35 pins as digital I/O port pins, set them to be used as port (other than segment output) by using LCD port function registers 2, 3 (PFSEG2, PFSEG3) (can be specified in 1-bit units).

This port can also be used for external interrupt request input, real-time clock correction clock output, timer I/O, segment output of LCD controller/driver, and serial interface data I/O.

Reset signal generation sets port 3 to the digital input invalid mode^{Note}.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.

Name	I/O	PM3×	PIM3×	POM3×	PFSEG××	Alternate Function Setting	Remark
P30	Input	1	ı	_	0	×	
	Output	0			0	TO03 output = 0 ^{Note 1}	
P31	Input	1	-	_	0	×	
	Output	0			0	RTC1HZ output = 0 ^{Note 2}	
P32	Input	1	-	-	0	×	
	Output	0			0	TO01 output = 0 ^{Note 1}	
P33	Input	1	-	-	0	×	
	Output	0			0	×	
P34	Input	1	0	_	0	×	CMOS input
		1	1		0	×	TTL input
	Output	0	×			×	
P35	Input	1	_	×	0	×	
	Output	0		0	0	TxD3 output = 1 ^{Note 3}	CMOS output
		0		1			N-ch O.D. output

Table 4-7. Settings of Registers When Using Port 3

- Notes 1. To use P30/Tl03/T003/SEG20, P32/Tl01/T001/SEG22 as a general-purpose port, set bits 1 and 3 (T001, TO03) of timer output register 0 (TO0) and bits 1 and 3 (TOE01, TOE03) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting
 - To use P31/INTP3/RTC1HZ/SEG21 as a general-purpose port, set bit 5 (CLOE1) of real-time clock control register 0 (RTCC0) to "0", which is the same as its default status setting.
 - 3. To use P35/TxD3/SEG25 as a general-purpose port, set bit 2 (SE12) of serial channel enable status register 1 (SE1), bit 2 (SO12) of serial output register 1 (SO1) and bit 2 (SOE12) of serial output enable register 1 (SOE1) to the default status.

Remark ×: don't care

> PM3×: Port mode register 3 Port input mode register 3 PIM3×: POM3×: Port output mode register 3 PFSEGx: LCD port function register

Figures 4-12 to 4-15 show block diagrams of port 3.

WRpu PU3 PU30 to PU32 Alternate function RD Selector WRPORT Output latch (P30 to P32) O P30/TI03/TO03/SEG20, Internal bus P31/INTP3/RTC1HZ/SEG21, Selector WR_{PM} P32/TI01/TO01/SEG22 PM3 PM30 to PM32 **WR**_{PMS} PMS PMS0 Alternate function LCD controller/driver WRPFSEG PFSEG2 PFSEG20 to PFSEG22

Figure 4-12. Block Diagrams of P30 to P32

PU3: Pull-up resistor option register 3

PM3: Port mode register 3
PMS: Port mode select register
PFSEG2: LCD port function register 2




Figure 4-13. Block Diagram of P33

PU3: Pull-up resistor option register 3

PM3: Port mode register 3
PMS: Port mode select register
PFSEG2: LCD port function register 2




Figure 4-14. Block Diagram of P34

PU3: Pull-up resistor option register 3

PM3: Port mode register 3
 PIM3: Port input mode register 3
 PMS: Port mode select register
 PFSEG3: LCD port function register 3




Figure 4-15. Block Diagram of P35

PU3: Pull-up resistor option register 3

PM3: Port mode register 3

POM3: Port output mode register 3
PMS: Port mode select register
PFSEG3: LCD port function register 3

4.2.5 Port 4

Port 4 is an I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). When the P40 to P47 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 4 (PU4).

Input to the P43, P44, P46, and P47 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 4 (PIM4).

Output from the P42 to P44, P46, and P47 pins can be specified as N-ch open-drain output (V_{DD} tolerance) in 1-bit units using port output mode register 4 (POM4).

To use the P45 pin as a digital I/O port pin, set it to be used as port by using bit 2 (PFDEG) of LCD port function register 3 (PFSEG3).

To use the P46 and P47 pins as digital I/O port pins, set them to be used as port (other than segment output) by using LCD port function register 3 (PFSEG3) (can be specified in 1-bit units).

This port can also be used for serial interface data I/O, clock I/O, data I/O for a flash memory programmer/debugger, timer I/O, comparator reference voltage input, and comparator analog voltage input, and segment output of LCD controller/driver.

Reset signal generation sets the P40 to P44 pins to input mode and the P45 to P47 pins to the digital input invalid mode Note.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.

Name	I/O	PM4×	PIM4×	POM4×	PMC4×	PFSEG××, PFDEG	Alternate Function SettingNote 4	Remark
P40	Input	1	_	_	_	_	×	
	Output	0					(TO00 output = 0 ^{Note 1})	
P41	Input	1	_	_	_	-	×	
	Output	0					(TO07 output = 0 ^{Note 1})	
P42	Input	1	_	×	0	-	×	
	Output	0		0	0		TO05 output = 0 ^{Note 2}	CMOS output
		0		1	0		(TxD1 output = 1 ^{Note 3})	N-ch O.D. output
P43	Input	1	0	×	0	-	×	CMOS input
		1	1	×	0		×	TTL input
	Output	0	×	0	0		(SDA10 output = 1 ^{Note 3})	CMOS output
		0	×	1	0			N-ch O.D. output
P44	Input	1	0	×	0	_	×	CMOS input
		1	1	×	0		×	TTL input
	Output	0	×	0	0		(SCL10 output = 1 ^{Note 3})	CMOS output
		0	×	1	0			N-ch O.D. output
P45	Input	1	_	_	0	PFDEG = 0	×	
	Output	0			0	PFDEG = 0	×	
P46	Input	1	0	×	_	PFSEG×× = 0	×	CMOS input
		1	1	×			×	TTL input
	Output	0	×	0		PFSEG×× = 0	(SCK00/SCL00 output = 1 ^{Note 3})	CMOS output
		0	×	1				N-ch O.D. output
P47	Input	1	0	×		PFSEG×× = 0	×	CMOS input
		1	1	×			×	TTL input
	Output	0	×	0		PFSEG×× = 0	(SDA00 output = 1 ^{Note 3})	CMOS output
		0	×	1				N-ch O.D. output

Table 4-8. Settings of Registers When Using Port 4

- **Notes 1.** P40 and P41 as a general-purpose port when PIOR0 is set to 1, set bits 0 and 7 (TO00, TO07) of timer output register 0 (TO0) and bits 0 and 7 (TOE00, TOE07) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.
 - 2. To use P42/TI05/TO05/(TxD1)/IVREF1 as a general-purpose port, set bit 5 (TO05) of timer output register 0 (TO0) and bit 5 (TOE05) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.
 - 3. P42 to P44, P46, and P47 as a general-purpose port when PIOR1 or PIOR2 is set to 1, set serial channel enable status register 0 (SE0), serial output register 0 (SO0) and serial output enable register 0 (SOE0) to the default status.
 - 4. The descriptions in parentheses indicate the case where PIOR× = 1.

Caution When a tool is connected, the P40 pin cannot be used as a port pin.

Remark ×: don't care

PM4×: Port mode register 4
PIM4×: Port input mode register 4
POM4×: Port output mode register 4
PMC4×: Port mode control register 4
PFSEG×: LCD port function register

PIOR×: Peripheral I/O redirection register

Figures 4-16 to 4-21 show block diagrams of port 4.

 WR_{PU} PU4 PU40 Alternate function RD Selector **WR**PORT Internal bus P4 Output latch (P40) WRPM P40/TOOL0/(TI00)/(TO00) PM4 PM40 **WR**_{PMS} **PMS** PMS0 Alternate function 1 (timer array unit) Alternate function 2 (TOOL0)

Figure 4-16. Block Diagram of P40

PU4: Pull-up resistor option register 4

PM4: Port mode register 4
PMS: Port mode select register

RD: Read signal WR××: Write signal




Figure 4-17. Block Diagram of P41

PU4: Pull-up resistor option register 4

PM4: Port mode register 4
PMS: Port mode select register

RD: Read signal WR××: Write signal




Figure 4-18. Block Diagram of P42

PU4: Pull-up resistor option register 4

PM4: Port mode register 4

POM4: Port output mode register 4 PMC4: Port mode control register 4 PMS: Port mode select register

RD: Read signal WR××: Write signal




Figure 4-19. Block Diagrams of P43 and P44

PU4: Pull-up resistor option register 4

PM4: Port mode register 4
PIM4: Port input mode register 4
POM4: Port output mode register 4
PMC4: Port mode control register 4
PMS: Port mode select register

RD: Read signal WR××: Write signal




Figure 4-20. Block Diagram of P45

PU4: Pull-up resistor option register 4

PM4: Port mode register 4

PMC4: Port mode control register 4
PMS: Port mode select register
PFSEG3: LCD port function register 3




Figure 4-21. Block Diagrams of P46 and P47

PU4: Pull-up resistor option register 4

PM4: Port mode register 4
PIM4: Port input mode register 4
POM4: Port output mode register 4
PMS: Port mode select register
PFSEG3: LCD port function register 3

RD: Read signal WR××: Write signal

4.2.6 Port 5

Port 5 is an I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units using port mode register 5 (PM5). When the P50 to P57 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 5 (PU5).

Input to the P53 and P55 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 5 (PIM5).

Output from the P53 to P56 pin can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 5 (POM5).

To use all pins as digital I/O port pins, set them to be used as port (other than segment output) by using LCD port function registers 0, 1 (PFSEG0, PFSEG1) (can be specified in 1-bit units).

This port can also be used for segment output of LCD controller/driver, timer I/O, external interrupt request input, serial interface data I/O, and clock I/O.

Reset signal generation sets port 5 to the digital input invalid mode^{Note}.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.

Name	I/O	PM5×	PIM5×	POM5×	PFSEG××	Alternate Function Setting	Remark
P50	Input	1	_	-	0	×	
	Output	0			0	×	
P51	Input	1	_	_	0	×	
	Output	0			0	×	
P52	Input	1	-	_	0	×	
	Output	0			0	TO00 Output = 0 ^{Note 1}	
P53	Input	1	0	×	0	×	CMOS Input
		1	1	×		×	TTL Input
	Output	0	×	0	0	SCIO1 Output = 1Note 2	CMOS Output
		0	×	1			N-ch O.D. Output
P54	Input	1	_	×	0	×	
	Output	0		0	0	TO02 Output = 0 ^{Note 1}	CMOS Output
		0		1		SCCLK1 Output = 1 ^{Note 2}	N-ch O.D. Output
P55	Input	1	0	×	0	×	CMOS Input
		1	1	×		×	TTL Input
	Output	0	×	0	0	SCIO0 Output = 1Note 2	CMOS Output
		0	×	1			N-ch O.D Output
P56	Input	1	_	×	0	×	
	Output	0		0	0	TO06 Output = 0 ^{Note 1}	CMOS Output
		0		1		SCCLK0 Output = 1 ^{Note 2}	N-ch O.D. Output
P57	Input	1	-	_	0	×	
	Output	0			0	×	

Table 4-9. Settings of Registers When Using Port 5

- **Notes 1.** To use P52/TI00/TO00/INTP1/SEG6, P54/TI02/TO02/SCCLK1/SEG8, P56/TI06/TO06/SCCLK0/SEG10 as a general-purpose port, set bits 0, 2, and 6 (TO00, TOO02, TO06) of timer output register 0 (TO0) and bits 0, 2, and 6 (TOE00, TOE02, TOE06) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting. Also set bits 1 and 2 (SMCI0EN, SMCI1EN) of peripheral enable register 1 to "0".
 - 2. To use P53INTP2/SCIO1/SEG7, P54/TI02/TO02/SCCLK1/SEG8, P55/INTP5/SCIO0/SEG9, P56/TI06/TO06/SCCLK0/SEG10 as a general-purpose port, set bits 1 and 2 (SMCI0EN, SMCI1EN) of peripheral enable register 1 to "0".

Remark ×: don't care

PM5×: Port mode register 5
 PIM5×: Port input mode register 5
 POM5×: Port output mode register 5
 PFSEG×: LCD port function register

Figures 4-22 to 4-26 show block diagrams of port 5.

WRpu PU5 PU50, PU51 RD Selector WRPORT P5 Internal bus Output latch → P50/SEG4, (P50, P51) P51/SEG5 Selector WR_{PM} PM5 PM50, PM51 **WR**_{PMS} **PMS** PMS0 LCD controller/driver WRPFSEG PFSEG0 PFSEG04, PFSEG05

Figure 4-22. Block Diagrams of P50 and P51

P5: Port register 5

PU5: Pull-up resistor option register 5

PM5: Port mode register 5
PMS: Port mode select register
PFSEG0: LCD port function register 0




Figure 4-23. Block Diagram of P52

PU5: Pull-up resistor option register 5

PM5: Port mode register 5
PMS: Port mode select register
PFSEG0: LCD port function register 0




Figure 4-24. Block Diagrams of P53 and P55

PU5: Pull-up resistor option register 5

PM5: Port mode register 5
PIM5: Port input mode register 5
POM5: Port output mode register 5
PMS: Port mode select register
PFSEG0, PFSEG1: LCD port function registers 0, 1

RD: Read signal WR××: Write signal

SCTE: Bit 5 of smart card serial control register n (SCCRn)




Figure 4-25. Block Diagrams of P54 and P56

PU5: Pull-up resistor option register 5

PM5: Port mode register 5

POM5: Port output mode register 5
PMS: Port mode select register
PFSEG1: LCD port function register 1

 WR_{PU} PU5 PU57 Alternate function RD Selector WRPORT P5 Internal bus Output latch - P57/INTP6/SEG11 . (P57) Selector WR_{PM} PM5 PM57 **WR**_{PMS} PMS PMS0 LCD controller/driver WRPFSEG PFSEG1 PFSEG11

Figure 4-26. Block Diagram of P57

PU5: Pull-up resistor option register 5

PM5: Port mode register 5
PMS: Port mode select register
PFSEG1: LCD port function register 1

4.2.7 Port 6

Port 6 is an I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6).

The output of the P60 and P61 pins is N-ch open-drain output (6 V tolerance).

This port can also be used for serial interface data I/O, clock I/O, and timer I/O.

Reset signal generation sets port 6 to input mode.

Table 4-10. Settings of Registers When Using Port 6

Name	I/O	PM6×	Alternate Function Setting ^{Note 3}	Remark
P60	Input	1	SCLA0 output = 0 ^{Note 1}	
	Output	0	(TO01 output = 0 ^{Note 2})	
P61	Input	1	SDAA0 output = 0 ^{Note 1}	
	Output	0	$(TO02 output = 0^{Note 2})$	

Notes 1. Stop the operation of serial interface IICA when using P60/SCLA0/(TI01)/(TO01) and P61/SDAA0/(TI02)/(TO02) as general-purpose ports.

- 2. To use P60, P61 as a general-purpose port, set bits 1 and 2 (TO01, TO02) of timer output register 0 (TO0) and bits 1 and 2 (TOE01, TOE02) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.
- 3. The descriptions in parentheses indicate the case where PIOR0 = 1.

Remark ×: don't care

PM6×: Port mode register 6

PIOR×: Peripheral I/O redirection register

Figure 4-27 shows the block diagram of port 6.

Alternate function RD Selector WRPORT snq Internal Output latch P60/SCLA0/(TI01)/(TO01), (P60, P61) P61/SDAA0/(TI02)/(TO02) WR_{PM} PM6 PM60, PM61 **WR**_{PMS} PMS PMS0 Alternate function

Figure 4-27. Block Diagrams of P60 and P61

P6: Port register 6
PM6: Port mode register 6
PMS: Port mode select register

RD: Read signal WR××: Write signal

4.2.8 Port 7

Port 7 is an I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7).

To use all pins as digital I/O port pins, set them to be used as port (other than segment output) by using LCD port function registers 1, 2 (PFSEG1, PFSEG2) (can be specified in 1-bit units).

This port can also be used for segment output of LCD controller/driver.

Reset signal generation sets port 7 to the digital input invalid mode^{Note}.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.

Table 4-11. Settings of Registers When Using Port 7

Name	I/O	PM7×	PFSEG× ×	Alternate Function Setting	Remark
P70	Input	1	0	x	
	Output	0	0	×	
P71	Input	1	0	×	
	Output	0	0	×	
P72	Input	1	0	×	
	Output	0	0	×	
P73	Input	1	0	×	
	Output	0	0	×	
P74	Input	1	0	×	
	Output	0	0	×	
P75	Input	1	0	×	
	Output	0	0	×	
P76	Input	1	0	×	
	Output	0	0	×	
P77	Input	1	0	×	
	Output	0	0	×	

Remark ×: don't care

PM7×: Port mode register 7
PFSEG×: LCD port function register

Figure 4-28 shows the block diagram of port 7.

 WR_{PU} PU7 PU70 to PU77 Alternate function RD Selector WRPORT P7 P70/SEG12 to P77/SEG19 Output latch Internal bus (P70 to P77) Selector WR_{PM} PM7 PM70 to PM77 WRPMS PMS PMS0 LCD controller/driver WRPFSEG PFSEG1 PFSEG12 to PFSEG19

Figure 4-28. Block Diagrams of P70 to P77

PU7: Pull-up resistor option register 7

PM7: Port mode register 7
PMS: Port mode select register
PFSEG1: LCD port function register 1

4.2.9 Port 12

P125 to P127 are 3-bit I/O port with an output latch. Port 12 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

P121 to P124 are 4-bit input only ports.

To use the P125 to P127 pins as digital I/O pins, set them in the digital input valid mode by using the LCD input switch control register (ISCLCD) (can be specified in 1-bit units).

This port can also be used for connecting resonator for main system clock, connecting resonator for subsystem clock, external clock input for subsystem clock, timer I/O, connecting a capacitor for LCD controller/driver, and power supply voltage pin for driving the LCD.

Reset signal generation sets P121 to P124 to input mode. P125 to P127 are set in the digital invalid mode^{Note}.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.

Name	I/O	PM12×	ISCLCD	Alternate Function SettingNote 2	Remark
P121	Input	_	-	OSCSEL bit of CMC register = 0 or EXCLK bit = 1	
P122	Input	_	_	OSCSEL bit of CMC register = 0	
P123	Input	_	_	OSCSELS bit of CMC register = 0 or EXCLKS bit = 1	
P124	Input	_	_	OSCSELS bit of CMC register = 0	
P125	Input	1	ISCVL3 = 1	×	
	Output	0		(TO06 output = 0 ^{Note 1})	
P126	Input	1	ISCCAP = 1	×	
	Output	0		(TO04 output = 0 ^{Note 1})	
P127	Input	1	ISCCAP = 1	×	
	Output	0		(TO03 output = 0 ^{Note 1})	

Table 4-12. Settings of Registers When Using Port 12

Notes 1. To use P125 to P127 as a general-purpose port when PIOR0 is set to 1, set bits 3, 4, and 6 (TO03, TO04, TO06) of timer output register 0 (TO0) and bits 3, 4, and 6 (TOE03, TOE04, TOE06) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.

2. The descriptions in parentheses indicate the case where $PIOR \times = 1$.

Caution The function setting on P121 to P124 is available only once after the reset release. The port once set for connection to an X1, XT1 oscillator, external clock input cannot be used as an input port unless the reset is performed.

Remark ×: don't care

PM12×: Port mode register 12

ISCLCD: LCD Input switch control register PIOR×: Peripheral I/O redirection register

Figures 4-29 to 4-32 show block diagrams of port 12.

Clock generator—
CMC
OSCSEL

RD

P122/X2/EXCLK

EXCLK, OSCSEL

P121/X1

Figure 4-29. Block Diagrams of P121 and P122

CMC: Clock operation mode control register

RD: Read signal




Figure 4-30. Block Diagrams of P123 and P124

CMC: Clock operation mode control register

RD: Read signal




Figure 4-31. Block Diagram of P125

PU12: Pull-up resistor option register 12

PM12: Port mode register 12
PMS: Port mode select register

ISCLCD: LCD Input switch control register

LCDM0: LCD mode register 0

RD: Read signal WR××: Write signal




Figure 4-32. Block Diagrams of P126 and P127

PU12: Pull-up resistor option register 12

PM12: Port mode register 12
PMS: Port mode select register

ISCLCD: LCD Input switch control register

LCDM0: LCD mode register 0

RD: Read signal WR××: Write signal

4.2.10 Port 13

P130 is an I/O port with an output latch. P130 can be set to the input mode or output mode in 1-bit units using port mode register 13 (PM13). When used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 13 (PU13).

P137 is a 1-bit input-only port.

To use the P130 pin as a digital I/O port pin, set it to be used as port (other than segment output) by using LCD port function register 3 (PFSEG3).

This port can also be used for external interrupt request input, serial interface data output, segment output of LCD controller/driver, and serial interface data output,

Reset signal generation sets the P137 pin to input mode and the P130 pin to the digital input invalid mode Note.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.

PM13× POM13× **PFSEG××** Alternate Function SettingNote 2 Name I/O Remark P130 Input 0 1 × (SO00/TxD0 output = 1Note 1) Output 0 0 0 CMOS output 0 1 N-ch O.D. output P137 Input

Table 4-13. Settings of Registers When Using Port 13

- **Notes 1.** To use P130 as a general-purpose port when PIOR1 is set to 1, set serial channel enable status register 0 (SE0), serial output register 0 (SO0) and serial output enable register 0 (SOE0) to the default status..
 - 2. The descriptions in parentheses indicate the case where PIOR× = 1.

Remark ×: don't care

PM13: Port mode register 13
POM13×: Port output mode register 13
PFSEG×: LCD port function register

PIOR×: Peripheral I/O redirection register

Figures 4-33 and 4-34 show block diagrams of port 13.

WRpu PU13 PU130 RD Selector WRPORT P13 Output latch © P130/(SO00)/ (TxD0)/SEG28 (P130) Selector **WR**POM POM13 Internal bus POM130 WRPM PM13 PM130 **WR**_{PMS} PMS PMS0 Alternate function LCD controller/driver WR_{PFSEG} PFSEG3 PFSEG28

Figure 4-33. Block Diagram of P130

PU13: Pull-up resistor option register 13

PM13: Port mode register 13

POM13: Port output mode register 13
PMS: Port mode select register
PFSEG3: LCD port function register 3

RD: Read signal WR××: Write signal

WR××: Write signal

Alternate function

Figure 4-34. Block Diagram of P137

4.3 Registers Controlling Port Function

Port functions are controlled by the following registers.

- Port mode registers (PMxx)
- Port registers (Pxx)
- Pull-up resistor option registers (PUxx)
- Port input mode registers (PIMxx)
- Port output mode registers (POMxx)
- Port mode control registers (PMCxx)
- A/D port configuration register (ADPC)
- Peripheral I/O redirection register (PIOR)
- LCD port function registers (PFSEG0 to PFSEG6)
- LCD input switch control register (ISCLCD)

Caution For registers and bits mounted on each product, see Table 4-14. Be sure to set bits that are not mounted to their initial values.

Table 4-14. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx Registers and the Bits Mounted on Each Product (1/3)

PMXX	Port		Bit Name								
Port 0 0 PM00 P00 PU00 — POM00 — 1 PM01 P01 PU01 — — — 2 PM02 P02 PU02 — — — 3 PM03 P03 PU03 PIM03 — — 4 PM04 P04 PU04 — POM04 — 5 PM05 P05 PU05 PIM05 POM05 — 6 PM06 P06 PU06 PIM06 POM06 — 7 PM07 P07 PU07 — POM07 — 8 PM08 P06 PU06 PIM06 POM06 — 9 PM10 P10 PU10 — — PMC10 1 PM11 P11 PU11 — — PMC11 2 PM12 P12 PU12 — — — — 3											
1 PM01 P01 PU01 PU03 PU04 PU04 PU04 PU04 PU04 PU05 PU05 PU05 PU05 PU05 PU05 PU06	Dort 0			_		rtegister		rtegister			
Policy	Port					_	POIVIOU	_			
Section Part		-				_	_	_			
A		-				- DIMAGG	_	_			
5 PM05 P05 PU06 PIM06 POM06 POM06 PIM06 POM06 POM07 POM010 POM07 POM07 POM010 POM07						PIIVIU3	- DOMAGA	_			
6 PM06 P06 PU06 PIM06 POM06 ————————————————————————————————————		†				-		_			
Port 1 Port 2 Port 2 Port 3 Port 3 Port 3 Port 4 Port 4 Port 4 Port 5 Port 5 Port 5 Port 6 Port 6 Port 6 Port 7 Port 7 Port 7 Port 7 Port 8 Port 7 Port 8 Port 8 Port 8 Port 9 Po								_			
Port 1 0 PM10 P10 PU10 — — PMC10 1 PM11 P11 PU11 — — PMC11 2 PM12 P12 PU12 — — PMC12 3 PM13 P13 PU13 — — PMC13 4 PM14 P14 PU14 — — — 5 PM15 P15 PU15 — — — 6 PM16 P16 PU16 PIM16 POM16 — 7 PM17 P17 PU17 PIM17 POM17 — 9 PM20 P20 — — — — — 1 PM21 P21 — — — — — — — — — — — — — — — — — PMC22 3 PMC22 PU22 — — P						PIM06		_			
1 PM11 P11 PU11 — — PMC11 2 PM12 P12 PU12 — — PMC12 3 PM13 P13 PU13 — — PMC13 4 PM14 P14 PU14 — — — — 5 PM15 P15 PU15 — — — — — 6 PM16 P16 PU16 PIM16 POM16 — — 7 PM17 P17 PU17 PIM17 POM17 — — 1 PM21 P21 — — — — — — — — — — — — — — — — — — —						_	POM07	_			
PM12	Port 1					_	_				
3 PM13 P13 PU13		1	PM11	P11	PU11	_	_	PMC11			
4 PM14 P14 PU14 -		2	PM12	P12	PU12	_	_	PMC12			
5 PM15 P15 PU15 - - - 6 PM16 P16 PU16 PIM16 POM16 - 7 PM17 P17 PU17 PIM17 POM17 - Port 2 0 PM20 - - - - - 1 PM21 P21 - - - - - - 2 PM22 P22 PU22 - - PMC22 3 PM23 P23 PU23 - - PMC23 4 PM24 P24 PU24 - - PMC24 5 PM25 P25 PU25 - - PMC25 6 PM26 P26 PU26 - - PMC26 7 PM27 P27 PU27 - - - 9 PM30 P30 PU30 - - - 1 PM31 P31 PU31 - - - 2 PM32		3	PM13	P13	PU13	-	_	PMC13			
6 PM16 P16 PU16 PIM16 POM16 — 7 PM17 P17 PU17 PIM17 POM17 — Port 2 0 PM20 P20 — — — — — — 1 PM21 P21 — — — — — PMC22 3 PM22 P22 PU22 — — PMC22 3 PM23 P23 PU23 — — PMC23 4 PM24 P24 PU24 — — PMC24 5 PM25 P25 PU25 — — PMC25 6 PM26 P26 PU26 — — PMC26 7 PM27 P27 PU27 — — PMC27 Port 3 0 PM30 P30 PU30 — — — — 2 PM32 P32 PU31 — — — — 3 PM31 P31 PU31 — — — — 2 PM32 P32 PU32 — — — — 3 PM33 P33 PU33 — — — — — 4 PM34 P34 PU34 PIM34 — — — 5 PM35 P35 PU35 — POM35 —		4	PM14	P14	PU14	_	_	_			
Port 2 Port 2 Port 2 Port 2 Port 2 Port 2 Port 3 Po		5	PM15	P15	PU15	-	-	_			
Port 2 Port 2 0		6	PM16	P16	PU16	PIM16	POM16	_			
1 PM21 P21		7	PM17	P17	PU17	PIM17	POM17	-			
2 PM22 P22 PU22 — — PMC22 3 PM23 P23 PU23 — — PMC23 4 PM24 P24 PU24 — — PMC24 5 PM25 P25 PU25 — — PMC25 6 PM26 P26 PU26 — — PMC26 7 PM27 P27 PU27 — — PMC27 Port 3 0 PM30 P30 PU30 — — — — 1 PM31 P31 PU31 — — — — 2 PM32 P32 PU32 — — — — 3 PM33 P33 PU33 — — — — 4 PM34 P34 PU34 PIM34 — — — 5 PM35 P35 PU35 — POM35 —	Port 2	0	PM20	P20	-	_	_	_			
3 PM23 P23 PU23 — — PMC23 4 PM24 P24 PU24 — — PMC24 5 PM25 P25 PU25 — — PMC25 6 PM26 P26 PU26 — — PMC26 7 PM27 P27 PU27 — — PMC27 Port 3 0 PM30 P30 PU30 — — — — 1 PM31 P31 PU31 — — — — 2 PM32 P32 PU32 — — — — 3 PM33 P33 PU33 — — — — 4 PM34 P34 PU34 PIM34 — — — 5 PM35 P35 PU35 — POM35 —		1	PM21	P21	_	_	_	_			
4 PM24 P24 PU24 - - PMC24 5 PM25 P25 PU25 - - PMC25 6 PM26 P26 PU26 - - PMC26 7 PM27 P27 PU27 - - PMC27 Port 3 0 PM30 P30 PU30 - - - 1 PM31 P31 PU31 - - - 2 PM32 P32 PU32 - - - 3 PM33 P33 PU33 - - - 4 PM34 P34 PU34 PIM34 - - 5 PM35 P35 PU35 - POM35 - 6 - - - - - -		2	PM22	P22	PU22	_	_	PMC22			
5 PM25 P25 PU25 — — PMC25 6 PM26 P26 PU26 — — PMC26 7 PM27 P27 PU27 — — PMC27 Port 3 0 PM30 P30 PU30 — — — 1 PM31 P31 PU31 — — — 2 PM32 P32 PU32 — — — 3 PM33 P33 PU33 — — — 4 PM34 P34 PU34 PIM34 — — 5 PM35 P35 PU35 — POM35 — 6 — — — — — —		3	PM23	P23	PU23	_	_	PMC23			
6 PM26 P26 PU26 - - PMC26 7 PM27 P27 PU27 - - PMC27 Port 3 0 PM30 P30 PU30 - - - 1 PM31 P31 PU31 - - - 2 PM32 P32 PU32 - - - 3 PM33 P33 PU33 - - - 4 PM34 P34 PU34 PIM34 - - 5 PM35 P35 PU35 - POM35 - 6 - - - - - -		4	PM24	P24	PU24	-	_	PMC24			
7 PM27 P27 PU27 — — PMC27 Port 3 0 PM30 P30 PU30 — — — — 1 PM31 P31 PU31 — — — — 2 PM32 P32 PU32 — — — — 3 PM33 P33 PU33 — — — — 4 PM34 P34 PU34 PIM34 — — — 5 PM35 P35 PU35 — POM35 — 6 — — — — — — — — —		5	PM25	P25	PU25	-	_	PMC25			
Port 3 0 PM30 P30 PU30 — — — — — — — — — — — — — — — — — — —		6	PM26	P26	PU26	_	_	PMC26			
1 PM31 P31 PU31		7	PM27	P27	PU27	_	_	PMC27			
2 PM32 P32 PU32	Port 3	0	PM30	P30	PU30	_	_	_			
3 PM33 P33 PU33		1	PM31	P31	PU31	_	_	_			
4 PM34 P34 PU34 PIM34 - - 5 PM35 P35 PU35 - POM35 - 6 - - - - -		2	PM32	P32	PU32	_	_	_			
5 PM35 P35 PU35 - POM35 - 6		3	PM33	P33	PU33	_	_	_			
5 PM35 P35 PU35 - POM35 - 6		4	PM34	P34	PU34	PIM34	_	_			
6		5	PM35	P35	PU35	_	POM35	_			
7		6	_	_	_	_	_	_			
		7	_	_	_	_	_	_			

Table 4-14. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx Registers and the Bits Mounted on Each Product (2/3)

Port		Bit Name									
		PMxx Register	Pxx Register	PUxx Register	PIMxx Register	POMxx Register	PMCxx Register				
Port 4	0	PM40	P40	PU40	_	_	_				
	1	PM41	P41	PU41	_	_	_				
	2	PM42	P42	PU42	_	POM42	PMC42				
	3	PM43	P43	PU43	PIM43	POM43	PMC43				
	4	PM44	P44	PU44	PIM44	POM44	PMC44				
	5	PM45	P45	PU45	_	_	PMC45				
	6	PM46	P46	PU46	PIM46	POM46	_				
	7	PM47	P47	PU47	PIM47	POM47	_				
Port 5	0	PM50	P50	PU50	_	_	-				
	1	PM51	P51	PU51	_	_	_				
	2	PM52	P52	PU52	_	_	_				
	3	PM53	P53	PU53	PIM53	POM53	_				
	4	PM54	P54	PU54	-	POM54	-				
	5	PM55	P55	PU55	PIM55	POM55	-				
	6	PM56	P56	PU56	_	POM56	_				
	7	PM57	P57	PU57	_	_	_				
Port 6	0	PM60	P60	_	_	_	_				
	1	PM61	P61	_	_	_	_				
	2	_	_	_	_	_	_				
	3	_	_	_	_	_	_				
	4	_	_	_	_	_	_				
	5	_	_	_	_	_	_				
	6	_	_	-	_	_	_				
	7	_	_	_	_	_	_				
Port 7	0	PM70	P70	PU70	_	_	_				
	1	PM71	P71	PU71	-	_	_				
	2	PM72	P72	PU72	-	_	_				
	3	PM73	P73	PU73	_	_	_				
	4	PM74	P74	PU74	-	_	_				
	5	PM75	P75	PU75	-	_	_				
	6	PM76	P76	PU76	_	_	_				
	7	PM77	P77	PU77	_	_	_				

Table 4-14. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx Registers and the Bits Mounted on Each Product (3/3)

Port				Bit N	lame		
		PMxx Register	Pxx Register	PUxx Register	PIMxx Register	POMxx Register	PMCxx Register
Port 12	0	_	_	_		_	_
	1	_	P121	_	_	_	_
	2	_	P122	_	_	_	_
	3	_	P123	_	_	_	_
	4	_	P124	_	_	_	_
	5	PM125	P125	PU125	_	_	_
	6	PM126	P126	PU126	-	_	_
	7	PM127	P127	PU127	_	_	_
Port 13	0	PM130	P130	PU130	_	POM130	_
	1	_	-	-	_	_	_
	2	_	-	-	_	_	_
	3	_	-	-	_	_	_
	4	_	_	_	-	_	_
	5	_	_	_	-	_	_
	6	_	_	_	_	_	_
	7	_	P137	_	_	_	_

4.3.1 Port mode registers (PMxx)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register by referencing **4.5 Register Settings**When Using Alternate Function.

Figure 4-35. Format of Port Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	PM07	PM06	PM05	PM04	PM03	PM02	PM01	PM00	FFF20H	FFH	R/W
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FFF22H	FFH	R/W
РМ3	1	1	PM35	PM34	PM33	PM32	PM31	PM30	FFF23H	FFH	R/W
PM4	PM47	PM46	PM45	PM44	PM43	PM42	PM41	PM40	FFF24H	FFH	R/W
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W
PM6	1	1	1	1	1	1	PM61	PM60	FFF26H	FFH	R/W
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W
PM12	PM127	PM126	PM125	1	1	1	1	1	FFF2CH	FFH	R/W
PM13	1	1	1	1	1	1	1	PM130	FFF2DH	FFH	R/W
	PMmn				F	Pmn pin I/C) mode se	lection			
					(n	n = 0 to 7,	12, 13; n =	0 to 7)			
	0	Output m	Output mode (output buffer on)								
	1	Input mod	out mode (output buffer off)								

Caution Be sure to set bits that are not mounted to their initial values.

4.3.2 Port registers (Pxx)

These registers set the output latch value of a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Note If P10 to P13, P20 to P23 are set up as analog inputs of the A/D converter, or P42 to P45 are set up as analog inputs of the comparator, when a port is read while in the input mode, 0 is always returned, not the pin level.

Symbol 7 6 5 4 3 2 1 0 Address After reset R/W P0 P07 P06 P05 P04 P03 P02 P01 P00 FFF00H 00H (output latch) R/W Р1 P17 P16 P15 P14 P13 P12 P11 P10 FFF01H 00H (output latch) R/W P2 P27 P26 P25 P24 P23 P22 P21 P20 FFF02H 00H (output latch) R/W P3 P35 P34 P33 P32 P31 P30 FFF03H 00H (output latch) R/W P47 P46 P45 P44 P43 P42 P41 P40 FFF04H P4 00H (output latch) R/W P5 P57 P56 P55 P54 P53 P52 P51 P50 FFF05H 00H (output latch) R/W P60 FFF06H P6 0 0 0 0 0 0 P61 00H (output latch) R/W P77 P76 P75 P73 P72 P71 P70 FFF07H P7 P74 00H (output latch) R/W P122 FFF0CH Undefined R/W^{Note 1} P12 P127 P126 P125 P124 P123 P121 0 P13 P137 0 0 0 0 0 0 P130 FFF0DH Note 2 R/W^{Note 1} Pmn Output data control (in output mode) Input data read (in input mode) 0 Output 0 Input low level

Input high level

Figure 4-36. Format of Port Register

Notes 1. P121 to P124, and P137 are read-only.

2. P137: Undefined P130: 0 (output latch)

Output 1

Caution Be sure to set bits that are not mounted to their initial values.

Remark m = 0 to 7, 12, 13 ; n = 0 to 7

1

4.3.3 Pull-up resistor option registers (PUxx)

These registers specify whether the on-chip pull-up resistors are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits set to normal output mode (POMmn = 0) and input mode (PMmn = 1) for the pins to which the use of an on-chip pull-up resistor has been specified in these registers. On-chip pull-up resistors cannot be connected to bits set to output mode and bits used as alternate-function output pins and analog setting (PMC = 1, ADPC = 1), regardless of the settings of these registers.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H (Only PU4 is set to 01H).

Caution When a port with the PIMn register is input from different potential device to TTL buffer, pull up to the power supply of the different potential device via a external pull-up resistor by setting PUmn = 0.

Symbol 6 3 2 1 0 Address After reset R/W PU0 PU07 PU06 PU05 PU04 PU03 PU02 PU01 PU00 F0030H 00H R/W PU17 PU16 PU15 PU14 PU13 PU12 PU11 F0031H PU1 PU10 00H R/W PU2 PU27 PU26 PU25 PU24 PU23 PU22 0 0 F0032H 00H R/W PU3 PU35 PU34 PU33 PU32 PU31 PU30 F0033H 00H R/W PU4 PU47 PU46 PU45 PU44 PU43 PU42 PU41 PU40 F0034H 01H R/W PU5 PU57 PU56 PU55 PU54 PU53 PU52 PU51 PU50 F0035H 00H R/W PU77 PU76 PU75 PU74 PU73 PU72 PU71 PU70 F0037H PU7 00H R/W PU12 PU127 PU126 PU125 0 0 0 0 F003CH 00H R/W PU13 F003DH 0 0 0 0 0 0 0 PU130 00H R/W **PUmn** Pmn pin on-chip pull-up resistor selection (m = 0 to 5, 7, 12, 13; n = 0 to 7)0 On-chip pull-up resistor not connected On-chip pull-up resistor connected

Figure 4-37. Format of Pull-up Resistor Option Register

Caution Be sure to set bits that are not mounted to their initial values.

4.3.4 Port input mode registers (PIMxx)

These registers set the input buffer in 1-bit units.

TTL input buffer can be selected during serial communication with an external device of the different potential.

Port input mode registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 4-38. Format of Port Input Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM0	0	PIM06	PIM05	0	PIM03	0	0	0	F0040H	00H	R/W
									•		
PIM1	PIM17	PIM16	0	0	0	0	0	0	F0041H	00H	R/W
PIM3	0	0	0	PIM34	0	0	0	0	F0043H	00H	R/W
									•		
PIM4	PIM47	PIM46	0	PIM44	PIM43	0	0	0	F0044H	00H	R/W
PIM5	0	0	PIM55	0	PIM53	0	0	0	F0045H	00H	R/W
	PIMmn				Р	mn pin inp	ut buffer s	election			
					((m = 0, 1, 3)	3 to 5 ; n =	3 to 7)			
	0	Normal in	nput buffer								
	1	TTL inpu	t buffer								

Caution Be sure to set bits that are not mounted to their initial values.

4.3.5 Port output mode registers (POMxx)

These registers set the output mode in 1-bit units.

N-ch open drain output (V_{DD} tolerance) mode can be selected during serial communication with an external device of the different potential, and for the SDA00 and SDA10 pins during simplified I²C communication with an external device of the same potential.

In addition, POMxx register is set with PUxx register, whether or not to use the on-chip pull-up resistor.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Caution An on-chip pull-up resistor is not connected to a bit for which N-ch open drain output (VDD tolerance) mode (POMmn = 1) is set.

Figure 4-39. Format of Port Output Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
POM0	POM07	РОМ06	POM05	POM04	0	0	0	РОМ00	F0050H	00H	R/W
POM1	POM17	POMJ16	0	0	0	0	0	0	F0051H	00H	R/W
РОМ3	0	0	POM35	0	0	0	0	0	F0053H	00H	R/W
POM4	POM47	POM46	0	POM44	POM43	POM42	0	0	F0054H	00H	R/W
		_			_						
POM5	0	POM56	POM55	POM54	POM53	0	0	0	F0055H	00H	R/W
		_			_						
POM13	0	0	0	0	0	0	0	POM130	F005DH	00H	R/W
	I	I									

POMmn	Pmn pin output mode selection
	(m = 0, 1, 3 to 5, 13; n = 0, 2 to 7)
0	Normal output mode
1	N-ch open-drain output (V _{DD} tolerance) mode

4.3.6 Port mode control registers (PMCxx)

These registers set the digital I/O/analog input and or digital I/O/digital input invalid in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to FFH (only PMC4 is set to 00H).

Figure 4-40. Format of Port Mode Control Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PMC1	1	1	1	1	PMC13	PMC12	PMC11	PMC10	F0061H	FFH	R/W
PMC2	PMC27	PMC26	PMC25	PMC24	PMC23	PMC22	1	1	F0062H	FFH	R/W
PMC4	0	0	PMC45	PMC44	PMC43	PMC42	0	0	F0064H	00H	R/W
	PMCmn				Pmn p	in digital I/0	O/analog i	nput select	tion		
						(mn = 22	2, 23, 42 to	ว 45)			
	0	Digital I/0	O (alternat	e function	other than	analog inp	out)				
	1	Analog ir	nput								
	PMCmn				Pmn pin c	digital I/O/d	igital input	invalid se	lection		
						(mn = 10	to 13, 24	to 27)			
	0	Digital I/0	O (alternat	e function)							
	1	Digital in	put invalid								

- Cautions 1. Select input mode by using port mode registers 1, 2, and 4 (PM1, PM2, and PM4) for the ports which are set by the PMCxx register as analog input.
 - 2. Do not set the pin set by the PMC register as digital I/O by the analog input channel specification register (ADS).
 - 3. When the P10 to P13 and P24 to P27 pins are used as digital I/O or LCD output, set PMC10 to PMC13 and PMC24 to PMC27 to 0.
 - 4. "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, analog inputs, and LCD outputs are disabled.
 - 5. Be sure to set bits that are not mounted to their initial values.

4.3.7 A/D port configuration register (ADPC)

This register switches the ANI0/P21, ANI1/P20 pins to digital I/O of port or analog input of A/D converter.

The ADPC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 4-41. Format of A/D Port Configuration Register (ADPC)

Address:	F0076H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADPC	0	0	0	0	0	0	ADPC1	ADPC0

ADPC1	ADPC0	Analog input (A)/dig	ital I/O (D) switching
		ANI1/P20	ANI0/P21
0	0	А	Α
0	1	D	D
1	0	D	Α
1	1	Setting prohibited	

- Cautions 1. Set the port to analog input by ADPC register to the input mode by using port mode register 2 (PM2).
 - 2. Do not set the pin set by the ADPC register as digital I/O by the analog input channel specification register (ADS).
 - 3. When using AVREFP and AVREFM, set ANIO and ANII to analog input and set the port mode register to the input mode.

4.3.8 Peripheral I/O redirection register (PIOR)

This register is used to specify whether to enable or disable the peripheral I/O redirect function.

This function is used to switch ports to which alternate functions are assigned.

Use the PIOR register to assign a port to the function to redirect and enable the function.

In addition, can be changed the settings for redirection until its function enable operation.

The PIOR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 4-42. Format of Peripheral I/O Redirection Register (PIOR)

Address: F0077H After reset: 00H R/W Symbol 5 3 2 0 6 4 1 0 0 PIOR4 PIOR3 PIOR2 PIOR1 PIOR0 **PIOR** 0

Bit	Function	Setting	g value
		0	1
PIOR4	INTP7	P02	P43
	INTP5	P55	P01
PIOR3	PCLBUZ0	P02	P07
PIOR2	TxD1	P07	P42
	RxD1	P06	P43
	SCL10	P05	P44
	SDA10	P06	P43
PIOR1	TxD0	P00	P130
	RxD0	P17	P47
	SCL00	P16	P46
	SDA00	P17	P47
	SI00	P17	P47
	SO00	P00	P130
	SCK00	P16	P46
PIOR0	TI00/TO00	P52	P40
	TI01/TO01	P32	P60
	TI02/TO02	P54	P61
	TI03/TO03	P30	P127
	TI04/TO04	P14	P126
	TI05/TO05	P42	P01
	TI06/TO06	P56	P125
	TI07/TO07	P15	P41

4.3.9 LCD port function registers 0 to 6 (PFSEG0 to PFSEG6)

These registers set whether to use pins P00 to P07, P10 to P17, P22 to P27, P30 to P35, P46, P47, P50 to P57, P70 to P77, and P130 as port pins (other than segment output pins) or segment output pins, and whether to use P45 as a port pin or an analog input pin.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH (PFSEG0 is set to F0H, and PFSEG6 is set to 0FH).

Remark The correspondence between the segment output pins (SEGxx) and the PFSEG register (PFSEGxx bits) and the existence of SEGxx pins in each product are shown in Table 4-15 Segment Output Pins and Correspondence with PFSEG Register (PFSEG Bits).

Figure 4-43. Format of LCD port function registers 0 to 6 (PFSEG0 to PFSEG6)

Address: F	0300H Afte	r reset: F0H	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG0	PFSEG07	PFSEG06	PFSEG05	PFSEG04	0	0	0	0
Address: F	0301H Afte	r reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG1	PFSEG15	PFSEG14	PFSEG13	PFSEG12	PFSEG11	PFSEG10	PFSEG09	PFSEG08
Address: F	0302H Afte	r reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG2	PFSEG23	PFSEG22	PFSEG21	PFSEG20	PFSEG19	PFSEG18	PFSEG17	PFSEG16
Address: F	0303H Afte	r reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG3	PFSEG30	PFSEG29	PFSEG28	PFSEG27	PFSEG26	PFDEG	PFSEG25	PFSEG24
Address: F	0304H Afte	r reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG4	PFSEG38	PFSEG37	PFSEG36	PFSEG35	PFSEG34	PFSEG33	PFSEG32	PFSEG31
Address: F	0305H Afte	r reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG5	PFSEG46	PFSEG45	PFSEG44	PFSEG43	PFSEG42	PFSEG41	PFSEG40	PFSEG39
Address: F	0306H Afte	r recet: NEH	D/M					
		i leset. Ul II	17/ 7/					
Symbol	7	6	5	4	3	2	1	0
Symbol PFSEG6				4 0	3 PFSEG50	2 PFSEG49	1 PFSEG48	0 PFSEG47
-	7	6	5					
-	7 0 PFSEGxx	6 0 Port (otl	5 0 ner than seg	0 ment output	PFSEG50	PFSEG49	PFSEG48	PFSEG47
-	7 0 PFSEGxx (xx = 04 to	6 0 Port (otl	5 0 ner than seg	0 ment output	PFSEG50	PFSEG49	PFSEG48	PFSEG47
-	7 0 PFSEGxx (xx = 04 to 50)	6 0 Port (otl (mn = 0	5 0 ner than seg 0 to 07, 10 t	0 ment output o 17, 22 to 2	PFSEG50 c)/segment o 27, 30 to 35,	utputs speci	PFSEG48	PFSEG47
-	7 0 PFSEGxx (xx = 04 to 50) 0	6 0 Port (oth (mn = 0) Used the F	5 0 ner than seg 0 to 07, 10 t	0 ment output to 17, 22 to 2 ort (other th	PFSEG50 c)/segment o 27, 30 to 35, an segment	utputs speci	PFSEG48	PFSEG47
-	7 0 PFSEGxx (xx = 04 to 50)	6 0 Port (oth (mn = 0) Used the F	5 0 ner than seg 0 to 07, 10 t	0 ment output o 17, 22 to 2	PFSEG50 c)/segment o 27, 30 to 35, an segment	utputs speci	PFSEG48	PFSEG47

PFDEG	Specification of port/analog input (IVREF0) for P45 pin
0	Used the Pmn pin as port
1	Used the Pmn pin as analog input (IVREF0)

Caution Be sure to set bits that are not mounted to their initial values.

Remark To use the Pmn pins as segment output pins (PFSEGxx = 1), be sure to set the PUmn bit of the PUm register, POMmn bit of the POMm register, and PIMmn bit of the PIMm register to "0".

Table 4-15. Segment Output Pins and Correspondence with PFSEG Register (PFSEG Bits)

Bit Name of PFSEG Register	Corresponding SEGxx Pins	Alternate Port
PFSEG04	SEG4	P50
PFSEG05	SEG5	P51
PFSEG06	SEG6	P52
PFSEG07	SEG7	P53
PFSEG08	SEG8	P54
PFSEG09	SEG9	P55
PFSEG10	SEG10	P56
PFSEG11	SEG11	P57
PFSEG12	SEG12	P70
PFSEG13	SEG13	P71
PFSEG14	SEG14	P72
PFSEG15	SEG15	P73
PFSEG16	SEG16	P74
PFSEG17	SEG17	P75
PFSEG18	SEG18	P76
PFSEG19	SEG19	P77
PFSEG20	SEG20	P30
PFSEG21	SEG21	P31
PFSEG22	SEG22	P32
PFSEG23	SEG23	P33
PFSEG24	SEG24	P34
PFSEG25	SEG25	P35
PFSEG26	SEG26	P46
PFSEG27	SEG27	P47
PFSEG28	SEG28	P130
PFSEG29	SEG29	P22
PFSEG30	SEG30	P23
PFSEG31	SEG31	P24
PFSEG32	SEG32	P25
PFSEG33	SEG33	P26
PFSEG34	SEG34	P27
PFSEG35	SEG35	P10
PFSEG36	SEG36	P11
PFSEG37	SEG37	P12
PFSEG38	SEG38	P13
PFSEG39	SEG39	P14
PFSEG40	SEG40	P15
PFSEG41	SEG41	P16
PFSEG42	SEG42	P17
PFSEG43	SEG43	P00
PFSEG44	SEG44	P01
PFSEG45	SEG45	P02
PFSEG46	SEG46	P03
PFSEG47	SEG47	P04
PFSEG48	SEG48	P05
PFSEG49	SEG49	P06
PFSEG50	SEG50	P07

4.3.10 LCD input switch control register (ISCLCD)

This register sets whether to use pins P125 to P127 as port pins (other than LCD function pins) or LCD function pins (VL3, CAPL, CAPH).

The ISCLCD register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to 00H.

Figure 4-44. Format of LCD input switch control register (ISCLCD)

 Address: F0308H
 After reset: 00H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 ISCLCD
 0
 0
 0
 0
 0
 ISCVL3
 ISCCAP

ISCVL3	Control of schmitt trigger buffer of V∟₃/P125 pin
0	Makes digital input ineffective (used as LCD function pin (VL3))
1	Makes digital input effective

ISCCAP	Control of schmitt trigger buffer of CAPL/ P126 and CAPH/P127 pins
0	Makes digital input ineffective (used as LCD function pins (CAPL,CAPH))
1	Makes digital input effective

Caution If ISCVL3 bit = 0 and ISCCAP bit = 0, set the corresponding port control registers as follows:

PU127 bit of PU12 register = 0, P127 bit of P12 register = 0

PU126 bit of PU12 register = 0, P126 bit of P12 register = 0

PU125 bit of PU12 register = 0, P125 bit of P12 register = 0

4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change. Therefore, byte data can be written to the ports used for both input and output.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change. Therefore, byte data can be written to the ports used for both input and output.

The data of the output latch is cleared when a reset signal is generated.

4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers

It is possible to connect an external device operating on a different potential (1.8 V, 2.5 V, or 3 V) by switching I/O buffers with the port input mode register (PIMxx) and port output mode register (POMxx).

When receiving input from an external device with a different potential (1.8 V, 2.5 V, or 3 V), set port input mode registers 0, 1, 3, 4, and 5 (PIM0, PIM1, PIM3, PIM4, and PIM5) on a bit-by-bit basis to enable normal input (CMOS)/TTL input buffer switching.

When outputting data to an external device with a different potential (1.8 V, 2.5 V, or 3 V), set port output mode registers 0, 1, 3, 4, 5, and 13 (POM0, POM1, POM3, POM4, POM5, and POM13) on a bit-by-bit basis to enable normal output (CMOS)/N-ch open drain (V_{DD} tolerance) switching.

Following, describes the connection of a serial interface.

(1) Setting procedure when using input ports of UART0 to UART3, and CSI00 functions for the TTL input buffer

In case of UART0: P17 (P47)
In case of UART1: P06 (P43)
In case of UART2: P03

In case of UART3: P34

In case of CSI00: P17, P16 (P47, P46)

Remark Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).

- <1> Using an external resistor, pull up externally the pin to be used to the power supply of the target device (onchip pull-up resistor cannot be used).
- <2> Set the corresponding bit of the PIM0, PIM1, PIM3, and PIM4 registers to 1 to switch to the TTL input buffer. For VIH and VIL, refer to the DC characteristics when the TTL input buffer is selected.
- <3> Enable the operation of the serial array unit and set the mode to the UART/Simplified SPI (CSI Note) mode.

Note Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

(2) Setting procedure when using output ports of UART0 to UART3, and CSI00 functions in N-ch open-drain output mode

In case of UART0: P00 (P130)
In case of UART1: P07 (P42)
In case of UART2: P04

In case of UART3: P35

In case of CSI00: P00, P16 (P130, P46)

Remark Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).

- <1> Using an external resistor, pull up externally the pin to be used to the power supply of the target device (onchip pull-up resistor cannot be used).
- <2> After reset release, the port mode changes to the input mode (Hi-Z).
- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM0, POM1, POM3, POM4, and POM13 registers to 1 to set the N-ch open drain output (VDD tolerance) mode.
- <5> Enable the operation of the serial array unit and set the mode to the UART/Simplified SPI (CSI) mode.
- <6> Set the output mode by manipulating the PM0, PM1, PM3, PM4, and PM13 registers. At this time, the output data is high level, so the pin is in the Hi-Z state.





(3) Setting procedure when using I/O ports of IIC00 and IIC10 functions with a different potential (1.8 V, 2.5 V, 3 V)

In case of IIC00: P16, P17 (P46, P47) In case of IIC10: P05, P06 (P44, P43)

Remark Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).

- <1> Using an external resistor, pull up externally the pin to be used to the power supply of the target device (onchip pull-up resistor cannot be used).
- <2> After reset release, the port mode is the input mode (Hi-Z).
- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM0, POM1, and POM4 registers to 1 to set the N-ch open drain output (V_{DD} tolerance) mode.
- <5> Set the corresponding bit of the PIM0, PIM1, and PIM4 registers to 1 to switch the TTL input buffer. For VIH and VIL, refer to the DC characteristics when the TTL input buffer is selected.
- <6> Enable the operation of the serial array unit and set the mode to the simplified I²C mode.
- <7> Set the corresponding bit of the PM0, PM1, and PM4 registers to the output mode (data I/O is possible in the output mode).

At this time, the output data is high level, so the pin is in the Hi-Z state.

4.5 Register Settings When Using Alternate Function

4.5.1 Basic concept when using alternate function

In the beginning, for a pin also assigned to be used for analog input, use the A/D port configuration register (ADPC) to specify whether to use the pin for analog input or digital input/output.

Also, for a pin also assigned to be used for analog input and segment output, use the LCD port function register (PFSEGx) and port mode control register (PMCxx) specify whether to use the pin for analog input, segment output, or digital input/output.

Figure 4-45 shows the basic configuration of an output circuit for pins used for digital input/output. The output of the output latch for the port and the output of the alternate SAU function are input to an AND gate. The output of the AND gate is input to an OR gate. The output of an alternate function other than SAU (TAU, RTC2, clock/buzzer output, IICA, etc.) is connected to the other input pin of the OR gate. When such kind of pins are used by the port function or an alternate function, the unused alternate function must not hinder the output of the function to be used. An idea of basic settings for this kind of case is shown in Table 4-16.




Figure 4-45. Basic Configuration of Output Circuit for Pins

- Notes 1. When there is no POM register, this signal should be considered to be low level (0).
 - 2. When there is no alternate function, this signal should be considered to be high level (1).
 - 3. When there is no alternate function, this signal should be considered to be low level (0).

Remark m: Port number (m = 0 to 7, 12, 13); n: Bit number (n = 0 to 7)

Output Function of Used Pin	Output Settings of Unused Alternate Function						
	Port Function	Output Function for SAU	Output Function for other than SAU				
Output function for port	-	Output is high (1)	Output is low (0)				
Output function for SAU	High (1)	-	Output is low (0)				
Output function for other than SAU	Low (0)	Output is high (1)	Output is low (0) ^{Note}				

Table 4-16. Concept of Basic Settings

Note Since more than one output function other than SAU may be assigned to a single pin, the output of an unused alternate function must be set to low level (0). For details on the setting method, see **4.5.2 Register settings for alternate function whose output function is not used**.

4.5.2 Register settings for alternate function whose output function is not used

When the output of an alternate function of the pin is not used, the following settings should be made. Note that when the peripheral I/O redirection function is the target, the output can be switched to another pin by setting the peripheral I/O redirection register (PIOR). This allows usage of the port function or other alternate function assigned to the target pin.

- (1) SOp = 1, TxDq = 1 (settings when the serial output (SOp/TxDq) of SAU is not used)
 When the serial output (SOp/TxDq) is not used, such as, a case in which only the serial input of SAU is used, set the bit in serial output enable register m (SOEm) which corresponds to the unused output to 0 (output disabled) and set the SOmn bit in serial output register m (SOm) to 1 (high). These are the same settings as the initial state.
- (2) SCKp = 1, SDAr = 1, SCLr = 1 (settings when channel n in SAU is not used)
 When SAU is not used, set bit n (SEmn) in serial channel enable status register m (SEm) to 0 (operation stopped state), set the bit in serial output enable register m (SOEm) which corresponds to the unused output to 0 (output disabled), and set the SOmn and CKOmn bits in serial output register m (SOm) to 1 (high). These are the same settings as the initial state.
- (3) TOmn = 0 (settings when the output of channel n in TAU is not used)

 When the TOmn output of TAU is not used, set the bit in timer output enable register 0 (TOE0) which corresponds to the unused output to 0 (output disabled) and set the bit in timer output register 0 (TO0) to 0 (low). These are the same settings as the initial state.
- (4) SDAAn = 0, SCLAn = 0 (setting when IICA is not used)
 When IICA is not used, set the IICEn bit in IICA control register n0 (IICCTLn0) to 0 (operation stopped). This is the same setting as the initial state.
- (5) PCLBUZn = 0 (setting when clock/buzzer output is not used)
 When the clock/buzzer output is not used, set the PCLOEn bit in clock output select register n (CKSn) to 0 (output disabled). This is the same setting as the initial state.
- (6) VCOUTn = 0 (setting when VCOUTn is not used)
 When VCOUTn of comparator is not used, set the bits 5 and 1 in the comparator output control register (COMPOCR) to 0 (VCOUTn pin of comparator n output disabled). This is the same setting as the initial state.

4.5.3 Register setting examples for used port and alternate functions

Register setting examples for used port and alternate functions are shown in Table 4-17. The registers used to control the port functions should be set as shown in Table 4-17. See the following remark for legends used in Table 4-17.

Remark -: Not supported

×: don't care

PIORx: Peripheral I/O redirection register

POMxx: Port output mode register PMCxx: Port mode control register

PMxx: Port mode register
Pxx: Port output latch

PFSEG××, PFDEG: LCD port function register

Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).

Table 4-17. Settings of Port Related Register When Using Alternate Function (1/7)

Pin Name	Alternate F	unction	PIOR×	PFSEG××	POM××	PMC××	PM××	P××
	Function Name	I/O						
P00	SEG43	Output	×	PFSEG43 = 1	0	-	0	0
	SO00	Output	0	PFSEG43 = 0	0/1	_	0	1
	TxD0	Output	0	PFSEG43 = 0	0/1	_	0	1
	TOOLTxD	Output	×	PFSEG43 = 0	0/1	_	0	1
P01	(TI05)	Input	1	PFSEG44 = 0	_	_	1	×
	(TO05)	Output	1	PFSEG44 = 0	_	_	0	0
	(INTP5)	Input	1	PFSEG44 = 0	_	_	1	×
	PCLBUZ1	Output	×	PFSEG44 = 0	_	_	0	0
	SEG44	Output	×	PFSEG44 = 1	_	_	0	0
P02	INTP7	Input	0	PFSEG45 = 0	_	_	1	×
	PCLBUZ0	Output	0	PFSEG45 = 0	-	-	0	0
	SEG45	Output	×	PFSEG45 = 1	_	_	0	0
P03	RxD2	Input	×	PFSEG46 = 0	-	-	1	×
	SEG46	Output	×	PFSEG46 = 1	-	_	0	0
	VCOUT0	Output	×	PFSEG46 = 0	-	-	0	0
P04	TxD2	Output	×	PFSEG47 = 0	0/1	-	0	1
	SEG47	Output	×	PFSEG47 = 1	0	_	0	0
	VCOUT1	Output	×	PFSEG47 = 0	0	_	0	0
P05	SCL10	Output	0	PFSEG48 = 0	0/1	-	0	1
	SEG48	Output	×	PFSEG48 = 1	0	_	0	0
P06	RxD1	Input	0	PFSEG49 = 0	×	_	1	×
	SDA10	I/O	0	PFSEG49 = 0	1	_	0	1
	SEG49	Output	×	PFSEG49 = 1	0	-	0	0
P07	TxD1	Output	0	PFSEG50 = 0	0/1	_	0	1
	(PCLBUZ0)	Output	1	PFSEG50 = 0	0	-	0	0
	SEG50	Output	×	PFSEG50 = 1	0	_	0	0

PIOR×: Peripheral I/O redirection register

PFSEG××: LCD port function register
POM××: Port output mode register
PMC××: Port mode control register

PM××: Port mode register P××: Port output latch

2. Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection register (PIOR).

Table 4-17. Settings of Port Related Register When Using Alternate Function (2/7)

Pin Name	Alternate F	unction	PIOR×	PFSEG××	POM××	PMC××	PM××	P××
	Function Name	I/O						
P10	SEG35	Output	×	PFSEG35 = 1	-	0	0	0
P11	SEG36	Output	×	PFSEG36 = 1	-	0	0	0
P12	SEG37	Output	×	PFSEG37 = 1	-	0	0	0
P13	SEG38	Output	×	PFSEG38 = 1	-	0	0	0
P14	TI04	Input	0	PFSEG39 = 0	-	_	1	×
	TO04	Output	0	PFSEG39 = 0	-	-	0	0
	SEG39	Output	×	PFSEG39 = 1	-	-	0	0
P15	TI07	Input	0	PFSEG40 = 0	-	-	1	×
	TO07	Output	0	PFSEG40 = 0	-	-	0	0
	SEG40	Output	×	PFSEG40 = 1	-	_	0	0
P16	SEG41	Output	×	PFSEG41 = 1	0	-	0	0
	SCK00	Input	0	PFSEG41 = 0	×	-	1	×
		Output	0	PFSEG41 = 0	0/1	_	0	1
	SCL00	Output	0	PFSEG41 = 0	0/1	-	0	1
P17	SEG42	Output	×	PFSEG42 = 1	0	-	0	0
	SI00	Input	0	PFSEG42 = 0	×	_	1	×
	RxD0	Input	0	PFSEG42 = 0	×	_	1	×
	TOOLRxD	Input	×	PFSEG42 = 0	×	-	1	×
	SDA00	I/O	0	PFSEG42 = 0	1	-	0	1

PIOR×: Peripheral I/O redirection register

PFSEG××: LCD port function register
POM××: Port output mode register
PMC××: Port mode control register

PM××: Port mode register P××: Port output latch

2. For details about ports that also serve as segment output pins (SEGxx), see 4.5.4 Operation of Ports That Alternately Function as SEGxx Pins.

Table 4-17. Settings of Port Related Register When Using Alternate Function (3/7)

Pin Name	Alternate F	unction	PIOR×	PFSEG××	POM××	PMC××	PM××	P××
	Function Name	I/O						
P20	ANI1 ^{Note 2}	Input	×	-	-	-	1	×
	AV _{REFM} Note 2	Input	×	-	-	-	1	×
P21	ANIO ^{Note 2}	Input	×	_	-	-	1	×
	Function Name I/O ANI1Note 2 Input × AVREFMNote 2 Input × ANI0Note 2 Input × AVREFPNote 2 Input × ANI16Note 1 Input × SEG29 Output × ANI17Note 1 Input × SEG30 Output × SEG31 Output × SEG32 Output × SEG33 Output × SEG34 Output × T003 Input 0 T003 Output × INTP3 Input × RTC1HZ Output × SEG21 Output × T101 Input 0	_	-	-	1	×		
P22	ANI16 ^{Note 1}	Input	×	PFSEG29 = 1	-	1	1	×
	SEG29	Output	×	PFSEG29 = 1	-	0	0	0
P23	ANI17 ^{Note 1}	Input	×	PFSEG30 = 1	-	1	1	×
D24	SEG30	Output	×	PFSEG30 = 1	-	0	0	0
P24	SEG31	Output	×	PFSEG31 = 1	-	0	0	0
P25	SEG32	Output	×	PFSEG32 = 1	-	0	0	0
P26	SEG33	Output	×	PFSEG33 = 1	-	0	0	0
P27	SEG34	Output	×	PFSEG34 = 1	-	0	0	0
P30	TI03	Input	0	PFSEG20 = 0	-	_	1	×
	TO03	Output	0	PFSEG20 = 0	-	-	0	0
	SEG20	Output	×	PFSEG20 = 1	-	-	0	0
P31	INTP3	Input	×	PFSEG21 = 0	-	_	1	×
	RTC1HZ	Output	×	PFSEG21 = 0	-	-	0	0
	SEG21	Output	×	PFSEG21 = 1	-	-	0	0
P32	TI01	Input	0	PFSEG22 = 0	-	_	1	×
	TO01	Output	0	PFSEG22 = 0	-	-	0	0
	SEG22	Output	×	PFSEG22 = 1	-	-	0	0

PIOR×: Peripheral I/O redirection register

PFSEG××: LCD port function register
POM××: Port output mode register
PMC××: Port mode control register

PM××: Port mode register P××: Port output latch

2. For details about ports that also serve as segment output pins (SEGxx), see 4.5.4 Operation of Ports That Alternately Function as SEGxx Pins.

(The Notes 1, 2 are described after the last table.)

Table 4-17. Settings of Port Related Register When Using Alternate Function (4/7)

Pin Name	Alternate F	unction	PIOR×	PFSEG××,	POM××	PMC××	PM××	P××
	Function Name	I/O		PFDEG		1 - 0 - 1 1 - 0 0 - 1 - 0 0 - 0 0 - 0 0 1 1 0 - 1 1 1 0 x 0 1 0 0 0 0 0/1 0 0 0 x 1 1 x 0 1 x 0 1 x 0 1 1 0 0 x 1 1 0 0 0 x 1 1 0 0 0 x 1 1 1 0 0 x 1 1 1 0 0 x 1 1 0/1 0 0 x 1 1 0/1 0 0 x 1 1 0/1 0 1		
P33	INTP4	Input	×	PFSEG23 = 0	_	-	1	×
	SEG23	Output	×	PFSEG23 = 1	_	-	0	x 0 x 0 1 0 x 0 x 0 x 0 x 0 x 0 1 x 0 x 1 x x 1 x x 1
P34	RxD3	Input	×	PFSEG24 = 0	_	_	1	×
	SEG24	Output	×	PFSEG24 = 1	_	_	0	0
P35	TxD3	Output	×	PFSEG25 = 0	0/1	-	0	1
P40	SEG25	Output	×	PFSEG25 = 1	0	_	0	0
P40	TOOL0	I/O	×	-	_	_	×	×
	(TI00)	Input	1	-	_	_	1	×
	(TO00)	Output	1	-	_	_	0	0
P41	(TI07)	Input	1	-	_	_	1	×
	(TO07)	Output	1	_	_	-	0	0
P42	TI05	Input	0	-	×	0	1	×
	TO05	Output	0	-	0	0	0	0
	(TxD1)	Output	1	_	0/1	0	0	1
	IVREF1	Input	×	-	×	1	1	×
P43	(INTP7)	Input	1	-	×	0	1	×
	(RxD1)	Input	1	_	×	0	1	×
	(SDA10)	I/O	1	-	1	0	0	1
	IVCMP1	Input	×	-	×	1	1	×
P44	(SCL10)	Output	1	-	0/1	0	0	1
	IVCMP0	Input	×	_	×	1	1	×
P45	IVREF0	Input	×	PFDEG = 1	_	1	1	×
P46	(SCK00)	Input	1	PFSEG26 = 0	×	_	1	×
		Output	1	PFSEG26 = 0	0/1	-	0	1
	(SCL00)	Output	1	PFSEG26 = 0	0/1	_	0	1
	SEG26	Output	×	PFSEG26 = 1	0	-	0	0

PIOR×: Peripheral I/O redirection register

PFSEG××: LCD port function register
POM××: Port output mode register
PMC××: Port mode control register

PM××: Port mode register P××: Port output latch

- 2. Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection register (PIOR).
- 3. For details about ports that also serve as segment output pins (SEGxx), see 4.5.4 Operation of Ports That Alternately Function as SEGxx Pins.

Table 4-17. Settings of Port Related Register When Using Alternate Function (5/7)

Pin Name	Alternate F	unction	PIOR×	PFSEG××	POM××	PMC××	PM××	P××
	Function Name	I/O						
P47	(SI00)	Input	1	PFSEG27 = 0	×	-	1	×
	(RxD0)	Input	1	PFSEG27 = 0	×	-	1	×
	(SDA00)	I/O	1	PFSEG27 = 0	1	-	0	1
	SEG27	Output	×	PFSEG27 = 1	0	-	0	0
P50	SEG4	Output	×	PFSEG04 = 1	-	_	0	0
P51	SEG5	Output	×	PFSEG05 = 1	-	-	0	0
P52	TI00	Input	0	PFSEG06 = 0	-	-	1	×
	TO00	Output	0	PFSEG06 = 0	-	-	0	0
	INTP1	Input	×	PFSEG06 = 0	-	-	1	×
	SEG6	Output	×	PFSEG06 = 1	-	_	0	0
P53	INTP2	Input	×	PFSEG07 = 0	×	-	1	×
	SCIO1	I/O	×	PFSEG07 = 0	0/1	_	1	1
	SEG7	Output	×	PFSEG07 = 1	0	_	0	0
P54	TI02	Input	0	PFSEG08 = 0	×	_	1	×
	TO02	Output	0	PFSEG08 = 0	0	_	0	0
	SCCLK1	Output	×	PFSEG08 = 0	0	_	0	1
	SEG8	Output	×	PFSEG08 = 1	0	-	0	0
P55	INTP5	Input	0	PFSEG09 = 0	×	-	1	×
	SCIO0	I/O	×	PFSEG09 = 0	0/1	_	1	1
	SEG9	Output	×	PFSEG09 = 1	0	-	0	0
P56	TI06	Input	0	PFSEG10 = 0	×	-	1	×
	TO06	Output	0	PFSEG10 = 0	0	_	0	0
	SCCLK0	Output	×	PFSEG10 = 0	0	-	0	1
	SEG10	Output	×	PFSEG10 = 1	0	-	0	0
P57	INTP6	Input	×	PFSEG11 = 0	-	-	1	×
	SEG11	Output	×	PFSEG11 = 1	_	_	0	0

PIOR×: Peripheral I/O redirection register

PFSEG××: LCD port function register
POM××: Port output mode register
PMC××: Port mode control register

PM××: Port mode register P××: Port output latch

- **2.** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection register (PIOR).
- 3. For details about ports that also serve as segment output pins (SEGxx), see 4.5.4 Operation of Ports That Alternately Function as SEGxx Pins.

Table 4-17. Settings of Port Related Register When Using Alternate Function (6/7)

Pin Name	Alternate F	unction	PIOR×	PFSEG××	POM××	PMC××	PM××	P××
	Function Name	I/O						
P60	SCLA0	I/O	×	_	ı	-	0	0
	(TI01)	Input	1	_	-	-	1	×
	(TO01)	Output	1	_	ı	-	0	0
P61	SDAA0	I/O	×	_	ı	-	0	0
	(TI02)	Input	1	_	ı	_	1	×
	(TO02)	Output	1	_	ı	-	0	0
P70	SEG12	Output	×	PFSEG12 = 1	1	_	0	0
P71	SEG13	Output	×	PFSEG13 = 1	-	_	0	0
P72	SEG14	Output	×	PFSEG14 = 1	-	_	0	0
P73	SEG15	Output	×	PFSEG15 = 1	-	_	0	0
P74	SEG16	Output	×	PFSEG16 = 1	_	_	0	0
P75	SEG17	Output	×	PFSEG17 = 1	ı	_	0	0
P76	SEG18	Output	×	PFSEG18 = 1	_	_	0	0
P77	SEG19	Output	×	PFSEG19 = 1	_	_	0	0

PIOR×: Peripheral I/O redirection register

PFSEG××: LCD port function register
POM××: Port output mode register
PMC××: Port mode control register

PM××: Port mode register P××: Port output latch

- **2.** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection register (PIOR).
- 3. For details about ports that also serve as segment output pins (SEGxx), see 4.5.4 Operation of Ports That Alternately Function as SEGxx Pins.

Table 4-17. Settings of Port Related Register When Using Alternate Function (7/7)

Pin Name	Alternate Fun	ction	PIOR×	PFSEG××	POM××	PMC××	PM××	P××	ISCLCD
	Function Name	I/O							
P125	V _{L3}	I/O	×	_	_	_	1	0	ISCVL3 = 0
	(TI06)	Input	1	-	_	_	1	×	ISCVL3 = 1
	(TO06)	Output	1	-	_	_	0	0	ISCVL3 = 1
P126	CAPL	Output	×	_	-	_	1	0	ISCCAP = 0
	(TI04)	Input	1	_	-	-	1	×	ISCCAP = 1
	(TO04)	Output	1	_	_	-	0	0	ISCCAP = 1
P127	CAPH	Output	×	_	_	_	1	0	ISCCAP = 0
	(TI03)	Input	1	_	-	_	1	×	ISCCAP = 1
	(TO03)	Output	1	_	_	-	0	0	ISCCAP = 1
P130	(SO00)	Output	1	PFSEG28 = 0	0/1	_	0	1	_
	(TxD0)	Output	1	PFSEG28 = 0	0/1	_	0	1	-
	SEG28	Output	×	PFSEG28 = 1	0	_	0	0	_
P137	INTP0	Input	×	_	-	_	1	×	_

PIOR×: Peripheral I/O redirection register

PFSEG××: LCD port function register
POM××: Port output mode register
PMC××: Port mode control register

PM××: Port mode register P××: Port output latch

ISCLCD: LCD input switch control register

- **2.** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection register (PIOR).
- 3. For details about ports that also serve as VL3, CAPL, and CAPH pins, see 4.5.5 Operation of Ports That Alternately Function as VL3, CAPL, CAPH Pins.

Notes 1. The functions of the ANI16/P22 and ANI17/P23 pins can be selected by using the port mode control register 2 (PMC2), analog input channel specification register (ADS), and port mode register 2 (PM2).

Table 4-18. Setting Functions of ANI16/P22 and ANI21/P23 pins

PMC2 Register	PM2 Register	ADS Register	ANI16/P22 and ANI17/P23 Pins
Digital I/O selection	Input mode	×	Digital input
	Output mode	×	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

2. The functions of the ANI0/P21, ANI1/P20 pins can be selected by using the A/D port configuration register (ADPC), analog input channel specification register (ADS), and port mode register 2 (PM2).

Table 4-19. Setting Functions of ANIO/P21 and ANI1/P20 pins

ADPC Register	PM2 Register	ADS Register	ANI0/P21, ANI1/P20 Pins
Digital I/O selection	Input mode	×	Digital input
	Output mode	×	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

Remark ×: don't care

4.5.4 Operation of Ports That Alternately Function as SEGxx Pins

The functions of ports that also serve as segment output pins (SEGxx) can be selected by using the port mode control register (PMCxx), port mode register (PMxx), and LCD port function registers 0 to 6 (PFSEG0 to PFSEG6).


(1) P00 to P07, P14 to P17, P30 to P35, P46, P47, P50 to P57, P70 to P77, P130 (ports that do not serve as analog input pins (ANIxx))

Table 4-20. Settings of SEGxx/Port Pin Function

PFSEGxx Bit of PFSEG0 to PFSEG6 Registers	PMxx Bit of PMxx Register	Pin Function	Initial Status
1	1	Digital input ineffective mode	V
0	0	Digital output mode	_
0	1	Digital input mode	_
1	0	Segment output mode	_

The following shows the SEGxx/port pin function status transitions.

Figure 4-46. SEGxx/Port Pin Function Status Transition Diagram



Caution Be sure to set the segment output mode before segment output starts (while SCOC of LCD mode register 1 (LCDM1) is 0).


(2) P10 to P13 and P24 to P27 (ports that doesn't serve as analog input pins (ANIxx))

Table 4-21. Settings of SEGxx/Port Pin Function

PMCxx Bit of PMCxx Register	PFSEGxx Bit of PFSEG3 and PFSEG4 Register	PMxx Bit of PMxx Register	Pin Function	Initial Status
1	1	1	Digital input ineffective mode	√
0	0	0	Digital output mode	_
0	0	1	Digital input mode	_
0	1	0	Segment output mode	_
0	1	1	Digital input ineffective mode	_
Other than above		Setting prohibited		

The following shows the SEGxx/port pin function status transitions.

Figure 4-47. SEGxx/Port Pin Function Status Transition Diagram



Caution Be sure to set the segment output mode before segment output starts (while SCOC of LCD mode register 1 (LCDM1) is 0).


(3) P22 and P23 (ports that serve as analog input pins (ANIxx))

Table 4-22. Settings of ANIxx/SEGxx/Port Pin Function

PMCxx Bit of PMCxx Register	PFSEGxx Bit of PFSEG3 Register	PMxx Bit of PMxx Register	Pin Function	Initial Status
1	1	1	Analog input mode	√
0	0	0	Digital output mode	_
0	0	1	Digital input mode	_
0	1	0	Segment output mode	_
0	1	1	Digital input ineffective mode	_
Other than above		Setting prohibited		

The following shows the ANIxx/SEGxx/port pin function status transitions.

Figure 4-48. ANIxx/SEGxx/Port Pin Function Status Transition Diagram



Caution Be sure to set the segment output mode before segment output starts (while SCOC of LCD mode register 1 (LCDM1) is 0).

4.5.5 Operation of Ports That Alternately Function as VL3, CAPL, CAPH Pins

The functions of the V_{L3}/P125, CAPL/P126, CAPH/P127 pins can be selected by using the LCD input switch control register (ISCLCD), LCD mode register 0 (LCDM0), and port mode register 12 (PM12).


(1) VL3/P125

Table 4-23. Settings of VL₃/P125 Pin Function

Bias Setting (LBAS1 and LBAS0 bits of LCDM0 Register)	ISCVL3 bit of ISCLCD Register	PM125 bit of PM12 Register	Pin Function	Initial Status
other than 1/4 bias method	0	1	Digital input ineffective mode	\checkmark
(LBAS1, LBAS0 = 00 or 01)	1	0	Digital output mode	_
	1	1	Digital input mode	_
1/4 bias method (LBAS1, LBAS0 = 10)	0	1	V _{L3} function mode	_
Other than above			Setting prohibited	

The following shows the VL₃/P125 pin function status transitions.

Figure 4-49. VL3/P125 Pin Function Status Transition Diagram



Caution Be sure to set the VL3 function mode before segment output starts (while SCOC of LCD mode register 1 (LCDM1) is 0).


(2) CAPL/P126, CAPH/P127

Table 4-24. Settings of CAPL/P126, CAPH/P127 Pins Function

LCD drive voltage generator (MDSET1 and MDSET0 bits of LCDM0 Register)	ISCCAP bit of ISCLCD Register	PM126, PM127 bits of PM12 Register	Pin Function	Initial Status
External resistance division	0	1	Digital input ineffective mode	\checkmark
(MDSET1, MDSET0 = 00)	1	0	Digital output mode	_
	1	1	Digital input mode	_
Internal voltage boosting (MDSET1, MDSET0 = 01)	0	1	CAPL/CAPH function mode	_
Other than above		Setting prohibited		

The following shows the CAPL/P126 and CAPH/P127 pins function status transitions.

Figure 4-50. CAPL/P126 and CAPH/P127 Pins Function Status Transition Diagram



Caution Be sure to set the CAPL/CAPH function mode before segment output starts (while SCOC of LCD mode register 1 (LCDM1) is 0).


4.5.6 P45 (port that serves as an analog input pin (IVREF0))

Table 4-25. Settings of IVREF0/Port Pin Function

PMC45 bit of PMC4 Register	PFDEG bit of PFSEG3 Register	PM45 bits of PM4 Register	Pin Function	Initial Status
1	1	1	Analog input mode	_
0	0	0	Digital output mode	_
0	0	1	Digital input mode	_
0	1	1	Digital input invalid mode	√ ·
Other than above		Setting prohibited		

The following shows the IVREF0/port pin function status transitions.

Figure 4-51. IVREF0/Port Pin Function Status Transition Diagram



4.6 Cautions When Using Port Function

4.6.1 Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

When P10 is an output port, P11 to P17 are input ports (all pin statuses are high level), and the port <Example>

latch value of port 1 is 00H, if the output of output port P10 is changed from low level to high level via a

1-bit manipulation instruction, the output latch value of port 1 is FFH.

Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.

A 1-bit manipulation instruction is executed in the following order in the R7F0C003 and R7F0C004.

- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the output latch value (0) of P10, which is an output port, is read, while the pin statuses of P11 to P17, which are input ports, are read. If the pin statuses of P11 to P17 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.

1-bit manipulation instruction P10 P10 (set1 P1.0)




Figure 4-52. Bit Manipulation Instruction (P10)

- In the case of P11 to P17, input ports, the pin status (1) is read.
- <2> Set the P10 bit to 1.
- <3> Write the results of <2> to the output latch of port register 1 (P1) in 8-bit units.

4.6.2 Notes on specifying the pin settings

If the output function of an alternate function is assigned to a pin that is also used as an output pin, the output of the unused alternate function must be set to its initial state so as to prevent conflicting outputs. This also applies to the functions assigned by using the peripheral I/O redirection register (PIOR). For details about the alternate output function, see **4.5 Register Settings When Using Alternate Function**.

No specific setting is required for input pins because the output function of their alternate functions is disabled (the buffer output is Hi-Z).

Table 4-26. Handling of Unused Alternate Functions

Affected Unit	Output or I/O Pins of Unused Alternate Functions	Handling of Unused Alternate Functions
		Make sure that bit m (TOmn) of timer output register m (TOm) and bit n (TOEmn) of timer output enable register m (TOEm) are set to their initial value (0).
Clock/buzzer output circuit	PCLBUZn	Make sure that bit 7 (PCLOEn) of clock output select register n (CKSn) is set to its initial value (0).
Serial array units	SCKmn, SOmn, SCLmn, SDAmn, TxDn	Make sure that bit n (SEmn) of serial channel enable status register m (SEm), bit n (SOmn) of serial output register m (SOm), and bit n (SOEmn) of serial output enable register m (SOEm) are set to their initial value (1 for SOmn and 0 for others).
IICA	SCAA0, SDAA0	Disable the IICA operation by setting bit 7 (IICE0) of the IICCTL00 register to 0.
SMCI	SCCLKn, SCIOn	Make sure those bits 1 and 2 (SMCI0EN and SMCI1EN) of peripheral enable register 1 (PER1) is set to 0.
Real-time clock 2	RTC1HZ	Make sure that bit 5 (CLOE1) of real-time clock control register 0 (RTCC0) is set to its initial value (0).
Comparator	VCOUTn	Make sure that bit (CnOE) of comparator output control register (COMPOCR) is set to its initial value (0).

Example: P52/TI00/TO00/INTP1/SEG6

When the pin is used as TO00 output

SEG6: Specify the digital I/O by setting PFSEG06 of LCD port function register 0 to 0.

P52: Specify the output mode by setting PM52 of port mode register 5 to 0.

TI00, INTP1: This is an input pin, so this note does not apply.

Like SCL00 when using the P16/SCK00/SCL00/SEG41 pin as the SCK00 I/O pin, changing the operation mode does not enable alternate functions assigned to pins on the same serial channel, and this note does not apply to such pins. (If the Simplified SPI (CSI) function is specified (MD002 = MD001 = 0), the pin does not function as a simplified I^2C pin, and therefore SCL00 output is invalid.)

Disabling the unused functions, including blocks that are only used for input or do not have I/O, is recommended to lower power consumption.

CHAPTER 5 CLOCK GENERATOR

5.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware.

The following three system clocks and clock oscillators are selectable.

(1) Main system clock

<1> X1 oscillator

This circuit oscillates the X1 oscillator clock ($f_X = 1$ to 20 MHz) by connecting a resonator to the X1 and X2 pins.

Oscillation can be stopped by executing the STOP instruction or setting the MSTOP bit (bit 7 of the clock operation status control register (CSC)).

<2> High-speed on-chip oscillator

The oscillation frequency (fHOCO) can be selected from 24, 16, 12, 8, 6, 4, 3, 2, or 1 MHz (typ.) by using the option byte (000C2H). After reset release, the CPU always starts operating on this high-speed on-chip oscillator clock. Oscillation can be stopped by executing the STOP instruction or setting the HIOSTOP bit (bit 0 of the CSC register).

The frequency specified by using the option byte can be changed by using the high-speed on-chip oscillator frequency select register (HOCODIV). For details about the frequency, see **Figure 5-10 Format of High-speed On-chip Oscillator Frequency Select Register (HOCODIV)**.

The frequencies that can be specified for the high-speed on-chip oscillator by using the option byte and the high-speed on-chip oscillator frequency select register (HOCODIV) are shown below.

Power Supply			(Oscillatio	n Frequer	ncy (MHz)		
Voltage	1	2	3	4	6	8	12	16	24
2.7 V ≤ V _{DD} ≤ 5.5 V	√	\checkmark	\checkmark	√	√	\checkmark	√	√	√
2.4 V ≤ V _{DD} ≤ 5.5 V	√	\checkmark	\checkmark	√	√	\checkmark	√	√	_
1.8 V ≤ V _{DD} ≤ 5.5 V	√	√	√	√	√	√	_	_	-
1.6 V ≤ V _{DD} ≤ 5.5 V	√	V	V	√	-	_	-	_	_

An external main system clock (f_{EX} = 1 to 20 MHz) can also be supplied from the EXCLK/X2/P122 pin. The external main system clock input can be disabled by executing the STOP instruction or setting the MSTOP bit. As the main system clock, a high-speed system clock (X1 clock or external main system clock) or high-speed on-chip oscillator clock can be selected by setting the MCM0 bit (bit 4 of the system clock control register (CKC)). However, note that the usable frequency range of the main system clock differs depending on the setting of the power supply voltage (V_{DD}). The operating voltage of the flash memory must be set by using the CMODE0 and CMODE1 bits of the option byte (000C2H) (see **CHAPTER 27 OPTION BYTE**).

(2) Subsystem clock

• XT1 clock oscillator

This circuit oscillates the XT1 oscillator clock (f_{XT} = 32.768 kHz) by connecting a 32.768 kHz resonator to the XT1 and XT2 pins. Oscillation can be stopped by setting the XTSTOP bit (bit 6 of the clock operation status control register (CSC)).

An external subsystem clock ($f_{EXS} = 32.768 \text{ kHz}$) can also be supplied from the EXCLKS/XT2/P124 pin. An external subsystem clock input can be disabled by the setting of the XTSTOP bit.

(3) Low-speed on-chip oscillator clock

This circuit oscillates the low-speed on-chip oscillator clock (f_{IL} = 15 kHz (TYP.)).

The low-speed on-chip oscillator clock cannot be used as the CPU clock.

Only the following peripheral hardware runs on the low-speed on-chip oscillator clock.

- Watchdog timer
- Real-time clock 2
- 12-bit interval timer
- LCD controller/driver

This clock operates when either bit 4 (WDTON) of the option byte (000C0H) or bit 4 (WUTMMCK0) of the subsystem clock supply mode control register (OSMC), or both, are set to 1.

However, when WDTON = 1, WUTMMCK0 = 0, and bit 0 (WDSTBYON) of the option byte (000C0H) is 0, oscillation of the low-speed on-chip oscillator stops if the HALT or STOP instruction is executed.

Caution The low-speed on-chip oscillator clock (fill) can only be selected as the count clock of real-time clock 2 when the fixed-cycle interrupt function is used.

Remark fx: X1 clock oscillation frequency

fін: High-speed on-chip oscillator clock frequency

fex: External main system clock frequency

fxt: XT1 clock oscillation frequency fexs: External subsystem clock frequency

fil: Low-speed on-chip oscillator clock frequency

5.2 Configuration of Clock Generator

The clock generator includes the following hardware.

Table 5-1. Configuration of Clock Generator

Item	Configuration
Control registers	Clock operation mode control register (CMC)
	System clock control register (CKC)
	Clock operation status control register (CSC)
	Oscillation stabilization time counter status register (OSTC)
	Oscillation stabilization time select register (OSTS)
	Peripheral enable registers 0 and 1 (PER0, PER1)
	Subsystem clock supply mode control register (OSMC)
	High-speed on-chip oscillator frequency select register (HOCODIV)
	High-speed on-chip oscillator trimming register (HIOTRM)
Oscillators	X1 oscillator
	XT1 oscillator
	High-speed on-chip oscillator
	Low-speed on-chip oscillator




Figure 5-1. Block Diagram of Clock Generator

(Remark is listed on the next page.)

Remark fx: X1 clock oscillation frequency

fін: High-speed on-chip oscillator clock frequency

fex: External main system clock frequency fmx: High-speed system clock frequency

fmain: Main system clock frequency
 fxT: XT1 clock oscillation frequency
 fexs: External subsystem clock frequency
 fsub: Subsystem clock frequency

fclk: CPU/peripheral hardware clock frequency fil: Low-speed on-chip oscillator clock frequency

Note Selecting fsuB as the output clock of the clock output/buzzer output controller is prohibited when the WUTMMCK0 bit is set to 1.

5.3 Registers Controlling Clock Generator

The following registers are used to control the clock generator.

- Clock operation mode control register (CMC)
- System clock control register (CKC)
- Clock operation status control register (CSC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- Peripheral enable registers 0 and 1 (PER0, PER1)
- Subsystem clock supply mode control register (OSMC)
- High-speed on-chip oscillator frequency select register (HOCODIV)
- · High-speed on-chip oscillator trimming register (HIOTRM)

Caution Be sure to set bits that are not mounted to their initial values.

5.3.1 Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121, X2/EXCLK/P122, XT1/P123, and XT2/EXCLKS/P124 pins, and to select a gain of the oscillator.

The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release. This register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Caution The EXCLKS, OSCSELS, AMPHS1, and AMPHS0 bits are reset only by a power-on reset; they retain the previous values when a reset caused by another factor occurs.

Figure 5-2. Format of Clock Operation Mode Control Register (CMC)

Address: FF	FA0H After	reset: 00HN	ote R/W					
Symbol	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	EXCLKS ^{Note}	OSCSELS ^{Note}	0	AMPHS1Note	AMPHS0 ^{Note}	AMPH
•								

EXCLK	OSCSEL	High-speed system clock pin operation mode	X1/P121 pin X2/EXCLK/P122 p		
0	0	Input port mode	Input port		
0	1	X1 oscillation mode	Crystal/ceramic resonato	r connection	
1	0	Input port mode	Input port		
1	1	External clock input mode	Input port	External clock input	

EXCLKS	OSCSELS	Subsystem clock pin operation mode	XT1/P123 pin	XT2/EXCLKS/P124 pin	
0	0	Input port mode	Input port		
0	1	XT1 oscillation mode	Crystal resonator connection		
1	0	Input port mode	Input port		
1	1	External clock input mode	Input port	External clock input	

AMPHS1	AMPHS0	XT1 oscillator oscillation mode selection
0	0	Low power consumption oscillation (default)
0	1	Normal oscillation
1	0	Ultra-low power consumption oscillation
1	1	Setting prohibited

AMPH	Control of X1 clock oscillation frequency
0	1 MHz ≤ f _x ≤ 10 MHz
1	10 MHz < fx ≤ 20 MHz

Note The EXCLKS, OSCSELS, AMPHS1, and AMPHS0 bits are reset only by a power-on reset; they retain the values when a reset caused by another factor occurs.

- Cautions 1. The CMC register can be written only once after a reset ends, by an 8-bit memory manipulation instruction. When using the CMC register with its initial value (00H), be sure to set the register to 00H after a reset ends in order to prevent malfunction due to a program loop. A malfunction caused by mistakenly writing a value other than 00H is unrecoverable.
 - 2. After a reset ends, set up the CMC register before setting the clock operation status control register (CSC) to start X1 or XT1 oscillation.
 - 3. Be sure to set the AMPH bit to 1 if the X1 clock oscillation frequency exceeds 10 MHz.
 - 4. Specify the settings for the AMPH, AMPHS1, and AMPHS0 bits while fiн is selected as fclk after a reset ends (before fclk is switched to fмx).
 - 5. Count the fxt oscillation stabilization time by using software.

(The cautions continue and Remark is given on the next page.)

- Cautions 6. Although the maximum system clock frequency is 24 MHz, the maximum frequency of the X1 oscillator is 20 MHz.
 - 7. If a reset other than a power-on reset occurs after the CMC register is written and then the reset ends, be sure to set the CMC register to the value specified before the reset occurred, to prevent a malfunction if a program loop occurs.
 - 8. The XT1 oscillator is a circuit with low amplification in order to achieve low-power consumption. Note the following points when designing the circuit.
 - Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation using a circuit board to be actually used and confirm that there are no problems.
 - Before using the ultra-low power consumption oscillation (AMPHS1, AMPHS0 = 1,
 0) as the mode of the XT1 oscillator, evaluate the resonators described in 5.7
 Resonator and Oscillator Constants.
 - Make the wiring between the XT1 and XT2 pins and the resonators as short as
 possible, and minimize the parasitic capacitance and wiring resistance. Note
 this particularly when the ultra-low power consumption oscillation (AMPHS1,
 AMPHS0 = 1, 0) is selected.
 - Configure the circuit of the circuit board, using material with little wiring resistance.
 - Place a ground pattern that has the same potential as Vss as much as possible near the XT1 oscillator.
 - Be sure that the signal lines between the XT1 and XT2 pins, and the resonators
 do not cross with the other signal lines. Do not route the wiring near a signal
 line through which a high fluctuating current flows.
 - The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due to moisture absorption of the circuit board in a high-humidity environment or dew condensation on the board. When using the circuit board in such an environment, take measures to damp-proof the circuit board, such as by coating.
 - When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.

Remark fx: X1 clock frequency

5.3.2 System clock control register (CKC)

This register is used to select a CPU/peripheral hardware clock and a main system clock.

The CKC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 5-3. Format of System Clock Control Register (CKC)

Address: FF	FA4H After	r reset: 00H	R/W ^{Note 1}					
Symbol	<7>	<6>	<5>	<4>	3	2	1	0
CKC	CLS	CSS	MCS	MCM0	0	0	0	0

CLS	Status of CPU/peripheral hardware clock (fclk)	
0	Main system clock (f _{MAIN})	
1	Subsystem clock (fsub)	

CSS	Selection of CPU/peripheral hardware clock (fcLκ)		
0	Main system clock (f _{MAIN})		
1 Note 2	Subsystem clock (fsub)		

MCS	Status of main system clock (fmain)	
0	High-speed on-chip oscillator clock (f⊮)	
1	1 High-speed system clock (f _{MX})	

MCM0 ^{Note 2}	Main system clock (fmain) operation control
0	Selects the high-speed on-chip oscillator clock (fin) as the main system clock (fmain)
1	Selects the high-speed system clock (f _{MX}) as the main system clock (f _{MAIN})

Notes 1. Bits 7 and 5 are read-only.

2. Changing the value of the MCM0 bit is prohibited while the CSS bit is set to 1.

Cautions 1. Be sure to set bits 3 to 0 to "0".

- 2. The clock set by the CSS bit is supplied to the CPU and peripheral hardware. If the CPU clock is changed, therefore, the clock supplied to peripheral hardware (except the real-time clock 2, subsystem clock frequency measurement circuit, 12-bit interval timer, clock output/buzzer output controller, LCD controller/driver, and watchdog timer) is also changed at the same time. Consequently, you should stop each peripheral function when changing the CPU/peripheral hardware clock.
- If the subsystem clock is used as the peripheral hardware clock, the operations of the A/D converter and IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing the various peripheral hardware as well as CHAPTER 32 ELECTRICAL SPECIFICATIONS.

Remark fin: High-speed on-chip oscillator clock frequency (24 MHz max.)

fmx: High-speed system clock frequency fmain: Main system clock frequency

fsub: Subsystem clock frequency

5.3.3 Clock operation status control register (CSC)

This register is used to control the operations of the high-speed system clock, high-speed on-chip oscillator clock, and subsystem clock (except the low-speed on-chip oscillator clock).

The CSC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to C0H.

Caution The XTSTOP bit is reset only by a power-on reset; it retains the value when a reset caused by another factor occurs.

Figure 5-4. Format of Clock Operation Status Control Register (CSC)

Address: FFFA1H After reset: C0H R/W <6> Symbol <7> 3 <0> XTSTOPNote CSC **MSTOP** 0 0 0 0 0 HIOSTOP

MSTOP	High-speed system clock operation control					
	X1 oscillation mode	External clock input mode	Input port mode			
0	X1 oscillator operating	External clock from EXCLK pin is valid	Input port			
1	X1 oscillator stopped	External clock from EXCLK pin is invalid				

XTSTOP	Subsystem clock operation control					
	XT1 oscillation mode	External clock input mode	Input port mode			
0	XT1 oscillator operating	External clock from EXCLKS pin is valid	Input port			
1	XT1 oscillator stopped	External clock from EXCLKS pin is invalid				

HIOSTOP	High-speed on-chip oscillator clock operation control
0	High-speed on-chip oscillator operating
1	High-speed on-chip oscillator stopped

Note The XTSTOP bit is reset only by a power-on reset; it retains the value when a reset caused by another factor occurs.

- Cautions 1. After reset release, set the clock operation mode control register (CMC) before setting the CSC register.
 - Set up the oscillation stabilization time select register (OSTS) before setting the MSTOP bit to 0 after releasing reset. Note that if the OSTS register is used with its default settings, setting the OSTS register is not required here.
 - 3. When starting X1 oscillation by setting the MSTOP bit, check the oscillation stabilization time of the X1 clock by using the oscillation stabilization time counter status register (OSTC).
 - 4. When starting XT1 oscillation by setting the XTSTOP bit, wait for oscillation of the subsystem clock to stabilize by setting a wait time using software.
 - 5. Do not stop the clock selected for the CPU/peripheral hardware clock (fcLκ) by using the OSC register.

(The cautions continue on the next page.)

Caution 6. The setting of the flags of the register to stop clock oscillation (disabling the external clock input) and the condition before clock oscillation is stopped are shown in Table 5-2. Before stopping the clock oscillation, check the precondition for stopping the clock oscillation.

Table 5-2. Stopping the Clock

Clock	Condition Before Stopping Clock (Disabling External Clock Input)	Setting of CSC Register Flags
X1 oscillator clock	The CPU/peripheral hardware clock is a clock other than the	MSTOP = 1
External main system clock	high-speed system clock. (CLS = 0 and MCS = 0, or CLS = 1)	
XT1 oscillator clock	The CPU/peripheral hardware clock is a clock other than the	XTSTOP = 1
External subsystem	subsystem clock.	
clock	(CLS = 0)	
High-speed on-chip	The CPU/peripheral hardware clock is a clock other than the	HIOSTOP = 1
oscillator clock	high-speed on-chip oscillator clock.	
	(CLS = 0 and MCS = 1, or CLS = 1)	

5.3.4 Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter.

The X1 clock oscillation stabilization time can be checked in the following cases:

- If the X1 clock starts oscillating while the high-speed on-chip oscillator clock or subsystem clock is used as the CPU clock
- If the STOP mode is entered and then exited while the high-speed on-chip oscillator clock is used as the CPU clock and the X1 clock is oscillating

The OSTC register can be read by a 1-bit or 8-bit memory manipulation instruction.

Occurrence of a reset signal, executing the STOP instruction, or setting MSTOP (bit 7 of clock operation status control register (CSC)) to 1 clears the OSTC register to 00H.

Remark The oscillation stabilization time counter starts counting in the following cases.

- When oscillation of the X1 clock starts (EXCLK, OSCSEL = 0, 1 → MSTOP = 0)
- When the STOP mode is exited


Figure 5-5. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: FFFA2H After reset: 00H Symbol 6 5 4 3 OSTC MOST MOST MOST MOST MOST MOST MOST MOST 8 9 10 13 15 17 18 11

MOST	Oscillation stabilization time status									
8	9	10	11	13	15	17	18		fx = 10 MHz	fx = 20 MHz
0	0	0	0	0	0	0	0	28/fx max.	25.6 μs max.	12.8 µs max.
1	0	0	0	0	0	0	0	28/fx min.	25.6 μs min.	12.8 µs min.
1	1	0	0	0	0	0	0	29/fx min.	51.2 μs min.	25.6 μs min.
1	1	1	0	0	0	0	0	2 ¹⁰ /fx min.	102 μs min.	51.2 μs min.
1	1	1	1	0	0	0	0	2 ¹¹ /fx min.	204 μs min.	102 μs min.
1	1	1	1	1	0	0	0	2 ¹³ /fx min.	819 µs min.	409 μs min.
1	1	1	1	1	1	0	0	2 ¹⁵ /fx min.	3.27 ms min.	1.63 ms min.
1	1	1	1	1	1	1	0	2 ¹⁷ /fx min.	13.1 ms min.	6.55 ms min.
1	1	1	1	1	1	1	1	2 ¹⁸ /fx min.	26.2 ms min.	13.1 ms min.

Cautions 1. After the above time has elapsed, the bits are set to 1 starting from the MOST8 bit, and remain 1.

- 2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by the oscillation stabilization time select register (OSTS).
 In the following cases, set the oscillation stabilization time of the OSTS register to a value greater than the count value to be monitored by using the OSTC register after the oscillation starts.
 - To start X1 clock oscillation while the high-speed on-chip oscillator clock or subsystem clock is used as the CPU clock.
 - To enter and exit the STOP mode while the high-speed on-chip oscillator clock is used as the CPU clock and the X1 clock is oscillating.
 (Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is exited.)
- 3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

5.3.5 Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time.

When the X1 clock is made to oscillate by clearing the MSTOP bit to start the X1 oscillation circuit operating, actual operation is automatically delayed for the time set in the OSTS register.

When switching the CPU clock from the high-speed on-chip oscillator clock or the subsystem clock to the X1 clock, and when using the high-speed on-chip oscillator clock for switching the X1 clock from the oscillating state to STOP mode, use the oscillation stabilization time counter status register (OSTC) to confirm that the desired oscillation stabilization time has elapsed after release from the STOP mode. The oscillation stabilization time can be checked up to the time set by using the OSTC register.

The OSTS register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets the OSTS register to 07H.

Figure 5-6. Format of Oscillation Stabilization Time Select Register (OSTS)

Address: FF	FA3H Afte	r reset: 07H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Oscillat	Oscillation stabilization time selection		
				fx = 10 MHz	fx = 20 MHz	
0	0	0	28/fx	25.6 µs	12.8 µs	
0	0	1	2 ⁹ /fx	51.2 µs	25.6 µs	
0	1	0	2 ¹⁰ /fx	102 μs	51.2 μs	
0	1	1	2 ¹¹ /fx	204 µs	102 µs	
1	0	0	2 ¹³ /fx	819 µs	409 μs	
1	0	1	2 ¹⁵ /fx	3.27 ms	1.64 ms	
1	1	0	2 ¹⁷ /fx	13.1 ms	6.55 ms	
1	1	1	2 ¹⁸ /fx	26.2 ms	13.1 ms	

Cautions 1. Change the setting of the OSTS register before setting the MSTOP bit of the clock operation status control register (CSC) to 0.


2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by the OSTS register.

In the following cases, set the oscillation stabilization time of the OSTS register to a value greater than the count value to be monitored by using the OSTC register after the oscillation starts.

- To start X1 clock oscillation while the high-speed on-chip oscillator clock or subsystem clock is used as the CPU clock.
- To enter and exit the STOP mode while the high-speed on-chip oscillator clock is used as the CPU clock and the X1 clock is oscillating.

(Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is exited.)

3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

5.3.6 Peripheral enable registers 0 and 1 (PER0, PER1)

These registers are used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware not used is also stopped so as to reduce the power consumption and noise.

To use the peripheral functions below, which are controlled by these registers, set the bit corresponding to each function to 1 before initial setup of the peripheral functions.

- Real-time clock 2
- A/D converter
- Serial interface IICA0
- Serial array unit 1
- Serial array unit 0
- Timer array unit
- 12-bit interval timer
- Subsystem clock frequency measurement circuit
- Comparators 0 and 1
- Smart card interface 1
- Smart card interface 0

The PER0 and PER1 registers can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

Figure 5-7. Format of Peripheral Enable Register 0 (PER0) (1/2)

Address: F0	00F0H After	reset: 00H	R/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	RTCWEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN

RTCWEN	Control of real-time clock 2 (RTC2) input clock supply
0	Stops input clock supply. • SFRs used by the real-time clock 2 (RTC2) cannot be written. • The real-time clock 2 (RTC2) is operable.
1	Enables input clock supply. ■ SFRs used by the real-time clock 2 (RTC2) can be read and written. ■ The real-time clock 2 (RTC2) is operable.

ADCEN	Control of A/D converter input clock supply
0	Stops input clock supply. • SFRs used by the A/D converter cannot be written. • The A/D converter is in the reset status.
1	Enables input clock supply. • SFRs used by the A/D converter can be read and written.

Caution Be sure to clear bits 6 and 1 to "0".

Figure 5-7. Format of Peripheral Enable Register 0 (PER0) (2/2)

Address: F00F0H After reset: 00H R/W Symbol <7> <5> <4> <3> <2> <0> 1 PER0 RTCWEN 0 **ADCEN** IICA0EN SAU1EN SAU0EN 0 TAU0EN

IICA0EN	Control of serial interface IICA0 input clock supply
0	Stops input clock supply. SFRs used by serial interface IICA0 cannot be written. Serial interface IICA0 is in the reset status.
1	Enables input clock supply. • SFRs used by serial interface IICA0 can be read and written.

SAU1EN	Control of serial array unit 1 input clock supply
0	Stops input clock supply. SFRs used by serial array unit 1 cannot be written. Serial array unit 1 is in the reset status.
1	Enables input clock supply. ◆ SFRs used by serial array unit 1 can be read and written.

SAU0EN	Control of serial array unit 0 input clock supply
0	Stops input clock supply. • SFRs used by serial array unit 0 cannot be written. • Serial array unit 0 is in the reset status.
1	Enables input clock supply. • SFRs used by serial array unit 0 can be read and written.

TAU0EN	Control of timer array unit input clock supply
0	Stops input clock supply. • SFRs used by timer array unit cannot be written. • Timer array unit is in the reset status.
1	Enables input clock supply. ◆ SFRs used by timer array unit can be read and written.

Caution Be sure to clear bits 6 and 1 to "0".

Figure 5-8. Format of Peripheral Enable Register 1 (PER1)

Address: F007AH After reset: 00H R/W Symbol <7> <6> <5> 3 <2> <1> 0 4 PER1 TMKAEN **FMCEN** CMPEN 0 0 SMCI1EN SMCI0EN 0

TMKAEN	Control of 12-bit interval timer input clock supply
0	Stops input clock supply. • SFRs used by the 12-bit interval timer cannot be written. • The 12-bit interval timer is in the reset status.
1	Enables input clock supply. • SFRs used by the 12-bit interval timer can be read and written.

FMCEN	Subsystem clock frequency measurement circuit input clock supply
0	Stops input clock supply. SFRs used by the subsystem clock frequency measurement circuit cannot be written. SUBCUD register used by the real-time clock 2 (RTC2) cannot be written. The subsystem clock frequency measurement circuit is in the reset status.
1	Enables input clock supply. SFRs used by the subsystem clock frequency measurement circuit can be read and written. SUBCUD register used by the real-time clock 2 (RTC2) can be read and written.

CMPEN	Control of comparators 0/1 input clock supply
0	Stops input clock supply. SFRs used by comparators 0 and 1 cannot be written. Comparators 0 and 1 are in the reset status.
1	Enables input clock supply. • SFRs used by comparators 0 and 1 can be read and written.

SMCI1EN	Smart card interface 1 input clock supply
0	Stops input clock supply. • SFRs used by the smart card interface 1 cannot be written. • The smart card interface 1 is in the reset status.
1	Enables input clock supply. • SFRs used by the smart card interface 1 can be read and written.

SMCI0EN	Smart card interface 0 input clock supply
0	Stops input clock supply. • SFRs used by the smart card interface 0 cannot be written.
	• The smart card interface 0 is in the reset status.
1	Enables input clock supply.
	SFRs used by the smart card interface 0 can be read and written.

Caution Be sure to clear bits 4, 3, and 0 to "0".

5.3.7 Subsystem clock supply mode control register (OSMC)

This register is used to reduce power consumption by stopping unnecessary clock functions.

If the RTCLPC bit is set to 1, power consumption can be reduced, because clock supply to the peripheral functions other than real-time clock 2, 12-bit interval timer, clock output/buzzer output controller, and LCD controller/driver is stopped in STOP mode or in HALT mode while the subsystem clock is selected as the CPU clock.

In addition, the OSMC register can be used to select the operation clock of real-time clock 2, 12-bit interval timer, clock output/buzzer output controller, LCD controller/driver, and subsystem clock frequency measurement circuit.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-9. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: Fo	00F3H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0

RTCLPC	Setting in STOP mode or in HALT mode while subsystem clock is selected as CPU clock
0	Enables supplying the subsystem clock to peripheral functions (See Tables 21-1 to 21-3 for peripheral functions whose operations are enabled.)
1	Stops supplying the subsystem clock to peripheral functions other than real-time clock 2, 12-bit interval timer, clock output/buzzer output controller, and LCD controller/driver.

WUTMMCK0	Selection of operation clock for real-time clock 2, 12-bit interval timer, and LCD controller/driver	Selection of clock output from PCLBUZn pin of clock output/buzzer output controller	Operation of subsystem clock frequency measurement circuit
0	Subsystem clock (fsub)	Selecting the subsystem clock (fsub) is enabled.	Enable
1	Low-speed on-chip oscillator clock (fiL)	Selecting the subsystem clock (fsub) is disabled.	Disable

- Cautions 1. Be sure to select the subsystem clock (WUTMMCK0 bit = 0) if the subsystem clock is oscillating.
 - 2. When WUTMMCK0 is set to 1, the low-speed on-chip oscillator clock oscillates.
 - 3. When WUTMMCK0 is set to 1, only the constant-period interrupt function of real-time clock 2 can be used. The year, month, day of the week, day, hour, minute, and second counters and the 1 Hz output function of real-time clock 2 cannot be used. The interval of the constant-period interrupt is calculated by constant period (value selected by using the RTCC0 register) × fsub/fil.
 - 4. The subsystem clock and low-speed on-chip oscillator clock can only be switched by using the WUTMMCK0 bit if real-time clock 2, 12-bit interval timer, and LCD controller/driver are all stopped.
 - 5. Do not select fsub as the clock output or buzzer output clock when the WUTMMCK0 bit is 1.
 - 6. When the WUTMMCK0 bit is set to 1, the following modes cannot be specified for the LCD controller/driver.
 - Internal voltage boosting method
 - 7. When the WUTMMCK0 bit is set to 1, the subsystem clock measurement circuit cannot be used.
 - 8. In the low-consumption RTC mode (when the RTCLPC bit of the subsystem clock supply mode control register (OSMC) = 1), it is not possible to output the subsystem clock (fsub) from the PCLBUZn pin.

5.3.8 High-speed on-chip oscillator frequency select register (HOCODIV)

This register is used to change the high-speed on-chip oscillator frequency set by an option byte (000C2H). However, the selectable frequency depends on the FRQSEL3 bit of the option byte (000C2H).

The HOCODIV register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to the value set by FRQSEL2 to FRQSEL0 of the option byte (000C2H).

Figure 5-10. Format of High-speed On-chip Oscillator Frequency Select Register (HOCODIV)

Address: F00A8H After reset: undefined			ined R/W						
Symbol	7	6	5	4	3	2	1	0	
HOCODIV	0	0	0	0	0	HOCODIV2	HOCODIV1	HOCODIV0	

HOCODIV2	HOCODIV1	HOCODIV0	Selection of high-speed on-chip oscillator clock frequency		
			FRQSEL3 = 0	FRQSEL3 = 1	
0	0	0	f _{IH} = 24 MHz	Setting prohibited	
0	0	1	f _{IH} = 12 MHz	fін = 16 MHz	
0	1	0	f _{IH} = 6 MHz	f _{IH} = 8 MHz	
0	1	1	f _{IH} = 3 MHz	f _{IH} = 4 MHz	
1	0	0	Setting prohibited	f _{IH} = 2 MHz	
1	0	1	Setting prohibited	f _{IH} = 1 MHz	
C	Other than above		Setting prohibited		

Cautions 1. For the HOCODIV register, specify a value in the operating voltage range corresponding to the flash operation mode specified in the option byte (000C2H), regardless of whether the frequency is changed.

Option Byte (0	000C2H) Value	Flash Operation Mode	Operating Frequency	Operating Voltage		
CMODE1	CMODE0		Range	Range		
0	0	LV (low-voltage main) mode	1 to 4 MHz	1.6 to 5.5 V		
1	0	LS (low-speed main) mode	1 to 8 MHz	1.8 to 5.5 V		
1	1	HS (high-speed main) mode	1 to 16 MHz	2.4 to 5.5 V		
			1 to 24 MHz	2.7 to 5.5 V		
Other than above		Setting prohibited				

- 2. Specify the HOCODIV register settings after first selecting the high-speed on-chip oscillator clock (fih) as the CPU/peripheral hardware clock (fclk).
- After changing the frequency setting by using the HOCODIV register, the system will begin operating on the new frequency after the transition time shown below has elapsed.
 - . Operation for up to three clocks at the pre-change frequency
 - CPU/peripheral hardware clock wait at the post-change frequency for up to three clocks

5.3.9 High-speed on-chip oscillator trimming register (HIOTRM)

This register is used to adjust the accuracy of the high-speed on-chip oscillator.

With self-measurement of the high-speed on-chip oscillator frequency via a timer using high-accuracy external clock input (timer array unit), and so on, the accuracy can be adjusted.

The HIOTRM register can be set by an 8-bit memory manipulation instruction.

Caution The frequency will vary if the temperature and VDD pin voltage change after accuracy adjustment.

When the temperature and VDD voltage change, accuracy adjustment must be executed regularly or before the frequency accuracy is required.

Figure 5-11. Format of High-Speed On-Chip Oscillator Trimming Register (HIOTRM)

Address: F0	00A0H After	reset: Unde	fined ^{Note} R/	W				
Symbol	7	6	5	4	3	2	1	0
HIOTRM	0	0	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0

HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator
0	0	0	0	0	0	Minimum speed
0	0	0	0	0	1	<u></u>
0	0	0	0	1	0	
0	0	0	0	1	1	
0	0	0	1	0	0	
		•	•			
1	1	1	1	1	0	•
1	1	1	1	1	1	Maximum speed

Note The value after reset is the value adjusted at shipment.

Remarks 1. The HIOTRM register holds a six-bit value used to adjust the high-speed on-chip oscillator with an increment of 1 corresponding to an increase of frequency by about 0.05%.

 For the usage example of the HIOTRM register, refer to the application note for RL78 MCU Series High-speed On-chip Oscillator (HOCO) Clock Frequency Correction (R01AN0464).

5.4 System Clock Oscillator

5.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator (1 to 20 MHz) connected to the X1 and X2 pins.

An external clock can also be input. In this case, input the clock signal to the EXCLK pin.

To use the X1 oscillator, set bits 7 and 6 (EXCLK, OSCSEL) of the clock operation mode control register (CMC) as follows.

• Crystal or ceramic oscillation: EXCLK, OSCSEL = 0, 1

• External clock input: EXCLK, OSCSEL = 1, 1

When the X1 oscillator is not used, specify the input port mode (EXCLK, OSCSEL = 0, 0).

When the X1 and X2 pins are not used as input port pins, either, see Table 2-2 Connection of Unused Pins.


Figure 5-12 shows an example of the external circuit connected to the X1 oscillator.

Figure 5-12. Example of External Circuit Connected to X1 Oscillator

(a) Crystal or ceramic oscillation

Crystal resonator or ceramic resonator

(b) External clock



Cautions are listed on the next page.

5.4.2 XT1 oscillator

The XT1 oscillator oscillates with a crystal resonator (32.768 kHz typ.) connected to the XT1 and XT2 pins.

To use the XT1 oscillator, set bit 4 (OSCSELS) of the clock operation mode control register (CMC) to 1.

An external clock can also be input. In this case, input the clock signal to the EXCLKS pin.

To use the XT1 oscillator, set bits 5 and 4 (EXCLKS, OSCSELS) of the clock operation mode control register (CMC) as follows.

- Crystal or ceramic oscillation: EXCLKS, OSCSELS = 0, 1
- External clock input: EXCLKS, OSCSELS = 1, 1

When the XT1 oscillator is not used, specify the input port mode (EXCLKS, OSCSELS = 0, 0).

When the XT1 and XT2 pins are not used as input port pins, either, see Table 2-2 Connection of Unused Pins.

Figure 5-13 shows an example of the external circuit connected to the XT1 oscillator.

Figure 5-13. Example of External Circuit Connected to XT1 Oscillator

(a) Crystal oscillation (b) External clock Vss 32.768 **EXCLKS** External clock

Caution

When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed by the broken lines in the Figures 5-12 and 5-13 to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.

The XT1 oscillator is a circuit with low amplification in order to achieve low-power consumption. Note the following points when designing the circuit.


- Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation using a circuit board to be actually used and confirm that there are no problems.
- Before using the ultra-low power consumption oscillation (AMPHS1, AMPHS0 = 1, 0) as the mode of the XT1 oscillator, evaluate the resonators described in 5.7 Resonator and Oscillator Constants.
- . Make the wiring between the XT1 and XT2 pins and the resonators as short as possible, and minimize the parasitic capacitance and wiring resistance. Note this particularly when the ultralow power consumption oscillation (AMPHS1, AMPHS0 = 1, 0) is selected.
- Configure the circuit of the circuit board, using material with little wiring resistance.
- Place a ground pattern that has the same potential as Vss as much as possible near the XT1 oscillator.
- Be sure that the signal lines between the XT1 and XT2 pins, and the resonators do not cross with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due to moisture absorption of the circuit board in a high-humidity environment or dew condensation on the board. When using the circuit board in such an environment, take measures to damp-proof the circuit board, such as by coating.
- When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.

Figure 5-14 shows examples of incorrect resonator connection.

Figure 5-14. Examples of Incorrect Resonator Connection (1/2)

(c) The X1 and X2 signal line wires cross.

(d) A power supply/GND pattern exists under the X1 and X2 wires.




Note Do not place a power supply/GND pattern under the wiring section (section indicated by a broken line in the figure) of the X1 and X2 pins and the resonators in a multi-layer board or double-sided board.


Do not configure a layout that will cause capacitance elements and affect the oscillation characteristics.


Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.

Figure 5-14. Examples of Incorrect Resonator Connection (2/2)


(e) Wiring near high alternating current







(g) Signals are fetched



Caution When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.

5.4.3 High-speed on-chip oscillator

A high-speed on-chip oscillator is incorporated in the R7F0C003, R7F0C004. The frequency can be selected from among 24, 16, 12, 8, 6, 4, 3, 2, or 1 MHz by using the option byte (000C2H). Oscillation can be controlled by using bit 0 (HIOSTOP) of the clock operation status control register (CSC). The high-speed on-chip oscillator automatically starts oscillating after reset release.

5.4.4 Low-speed on-chip oscillator

<R>

A low-speed on-chip oscillator is incorporated in the R7F0C003, R7F0C004.

The low-speed on-chip oscillator clock is used only as the clock for the watchdog timer, real-time clock 2, 12-bit interval timer, and the LCD controller/driver. The low-speed on-chip oscillator clock cannot be used as the CPU clock.

The low-speed on-chip oscillator runs while the watchdog timer is operating or when the setting of bit 4 (WUTMMCK0) in the subsystem clock supply mode control register (OSMC) is 1. The low-speed on-chip oscillator is stopped when the watchdog timer is stopped and WUTMMCK0 is set to 0.

5.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode (see **Figure 5-1**).

- Main system clock fmain
 - High-speed system clock fmx

X1 clock fx

External main system clock fex

- High-speed on-chip oscillator clock fin
- Subsystem clock fsub
 - XT1 clock fxT
 - External subsystem clock fexs
- Low-speed on-chip oscillator clock fill
- CPU/peripheral hardware clock fclk

In the R7F0C003, R7F0C004, the CPU starts operating when the high-speed on-chip oscillator starts generating the clock after reset release .

The clock generator operation after the power supply voltage is turned on is shown in Figure 5-15.




Figure 5-15. Clock Generator Operation When Power Supply Voltage Is Turned On

- <1> When the power is turned on, an internal reset signal is generated by the power-on-reset (POR) circuit. Note that the reset state is maintained after a reset by the voltage detector or an external reset until the voltage reaches the range of operating voltage described in 32.4 AC Characteristics (the above figure is an example when the external reset is in use).
- <2> When the reset is released, the high-speed on-chip oscillator automatically starts oscillation.
- <3> The CPU starts operation on the high-speed on-chip oscillator clock after waiting for the voltage to stabilize and a reset processing have been performed after reset release.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (see 5.6.2 Example of setting X1 oscillation clock).
- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see 5.6.2 Example of setting X1 oscillation clock and 5.6.3 Example of setting XT1 oscillation clock).
- **Notes 1.** The reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.
 - 2. When releasing a reset, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC).
 - 3. For the reset processing time, see CHAPTER 23 POWER-ON-RESET CIRCUIT.

Caution It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.

5.6 Controlling Clock

5.6.1 Example of setting high-speed on-chip oscillator

After reset release, the high-speed on-chip oscillator clock is used as the CPU/peripheral hardware clock (fcLK). The frequency of the high-speed on-chip oscillator can be selected from 24, 16, 12, 8, 6, 4, 3, 2, and 1 MHz by using FRQSEL0 to FRQSEL3 of the option byte (000C2H). The frequency can also be changed by the high-speed on-chip oscillator frequency select register (HOCODIV).

[Option byte setting] Address: 000C2H

Option	7	6	5	4	3	2	1	0
byte	CMODE1	CMODE0			FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0
(000C2H)	0/1	0/1	1	0	0/1	0/1	0/1	0/1

CMODE1	CMODE0	Setting	Setting of flash operation mode					
0	0	LV (low voltage main) mode	V _{DD} = 1.6 V to 5.5 V @ 1 MHz to 4 MHz					
1	0	LS (low speed main) mode	V _{DD} = 1.8 V to 5.5 V @ 1 MHz to 8 MHz					
1	1	HS (high speed main) mode	V_{DD} = 2.4 V to 5.5 V @ 1 MHz to 16 MHz V_{DD} = 2.7 V to 5.5 V @ 1 MHz to 24 MHz					
Other than above		Setting prohibited						

FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-speed on-chip oscillator (fℍ)
0	0	0	0	24 MHz
1	0	0	1	16 MHz
0	0	0	1	12 MHz
1	0	1	0	8 MHz
0	0	1	0	6 MHz
1	0	1	1	4 MHz
0	0	1	1	3 MHz
1	1	0	0	2 MHz
1	1	0	1	1 MHz
	Other tha	an above		Setting prohibited

 $[High-speed\ on-chip\ oscillator\ frequency\ select\ register\ (HOCODIV)\ setting]$

Address: F00A8H

_	7	6	5	4	3	2	1	0
HOCODIV	0	0	0	0	0	HOCODIV2	HOCODIV1	HOCODIV0

HOCODIV2	HOCODIV1	HOCODIV0	Selection of high-speed on-chip oscillator clock frequency		
			FRQSEL3 = 0	FRQSEL3 = 1	
0	0	0	fін = 24 MHz	Setting prohibited	
0	0	1	fін = 12 MHz	fін = 16 MHz	
0	1	0	fıн = 6 MHz	fiн = 8 MHz	
0	1	1	fıн = 3 MHz	fiн = 4 MHz	
1	0	0	Setting prohibited	fiн = 2 MHz	
1	0	1	Setting prohibited	fiн = 1 MHz	
C	ther than abo	ve	Setting prohibited		

5.6.2 Example of setting X1 oscillation clock

After reset release, the high-speed on-chip oscillator clock is used as the CPU/peripheral hardware clock (fclk). To change the clock to the X1 oscillation clock, specify the oscillator settings by using the oscillation stabilization time select register (OSTS), clock operation mode control register (CMC), and clock operation status control register (CSC) to start oscillation, and then make sure that oscillation has stabilized by checking the oscillation stabilization time counter status register (OSTC). After the oscillation stabilizes, select the X1 oscillation clock as fclk by using the system clock control register (CKC).

[Register settings] Set the register according to steps <1> to <5> below.

<1> Set the OSCSEL bit of the CMC register to 1. If fx is higher than 10 MHz, set the AMPH bit to 1, to start the X1 oscillator.

_	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	EXCLKS	OSCSELS		AMPHS1	AMPHS0	AMPH
CIVIC	0	1	0	0	0	0	0	0/1

<2> Using the OSTS register, select the oscillation stabilization time of the X1 oscillator after the STOP mode is exited.
Example: Specify as below to wait for oscillation to stabilize for at least 102.4 µs when using a 10 MHz resonator.

	7	6	5	4	3	2	1	0	
0279						OSTS2	OSTS1	OSTS0	
OSTS	0	0	0	0	0	0	1	0	l

<3> Clear the MSTOP bit of the CSC register to 0 to start oscillation of the X1 oscillator.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP						HIOSTOP
CSC	0	1	0	0	0	0	0	0

<4> Use the OSTC register to wait for oscillation of the X1 oscillator to stabilize.

Example: Wait until the bits are set to the following values to wait for at least 102.4 µs for oscillation to stabilize when using a 10 MHz resonator.

	7	6	5	4	3	2	1	0
OSTC	MOST8	MOST9	MOST10	MOST11	MOST13	MOST15	MOST17	MOST18
0310	1	1	1	0	0	0	0	0

<5> Use the MCM0 bit of the CKC register to specify the X1 oscillation clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS	CSS	MCS	MCM0				
CKC	0	0	0	1	0	0	0	0

Caution The EXCLKS, OSCSELS, AMPHS1, AMPHS0, and XTSTOP bits are reset only by a power-on reset; they retain the previous values when a reset caused by another factor occurs.

5.6.3 Example of setting XT1 oscillation clock

After reset release, the high-speed on-chip oscillator clock is used as the CPU/peripheral hardware clock (fcLK). To change the clock to the XT1 oscillation clock, specify the oscillator settings by using the subsystem clock supply mode control register (OSMC), clock operation mode control register (CMC), and clock operation status control register (CSC) to start oscillation, and then select the XT1 oscillation clock as fcLK by using the system clock control register (CKC).

[Register settings] Set the register according to steps <1> to <5> below.

<1> Set the RTCLPC bit to 1 to run only the real-time clock 2, 12-bit interval timer, and LCD controller/driver on the subsystem clock (for ultra-low current consumption) in the STOP mode or HALT mode during CPU operation on the subsystem clock.

	7	6	5	4	3	2	1	0
OSMC	RTCLPC			WUTMMCK0				
OSIVIC	0/1	0	0	0	0	0	0	0

<2> Set the OSCSELS bit of the CMC register to 1 to operate the XT1 oscillator.

	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	EXCLKS	OSCSELS		AMPHS1	AMPHS0	AMPH
CIVIC	0	0	0	1	0	0/1	0/1	0

AMPHS0 and AMPHS1 bits: Use these bits to specify the oscillation mode of the XT1 oscillator.

<3> Clear the XTSTOP bit of the CSC register to 0 to start oscillation of the XT1 oscillator.

	7	6	5	4	3	2	1	0	_
000	MSTOP	XTSTOP						HIOSTOP	l
CSC	1	0	0	0	0	0	0	0	

<4> Use features such as the timer to wait for oscillation of the subsystem clock to stabilize by using software.

<5> Use the CSS bit of the CKC register to specify the XT1 oscillation clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS	CSS	MCS	MCM0				
CKC	0	1	0	0	0	0	0	0

Caution The EXCLKS, OSCSELS, AMPHS1, AMPHS0, and XTSTOP bits are reset only by a power-on reset; they retain the previous values when a reset caused by another factor occurs.

XT1 oscillation/EXCLKS input:

CHAPTER 5 CLOCK GENERATOR

5.6.4 CPU clock status transition diagram

Figure 5-16 shows the CPU clock status transition diagram of this product.

High-speed on-chip oscillator: Woken up Power ON X1 oscillation/EXCLK input: Stops (input port mode)
XT1 oscillation/EXCLKS input: Stops (input port mode) V_{DD} ≥ Lower limit of the operating voltage range (release from the reset state triggered by the LVD circuit or an external reset Reset release High-speed on-chip oscillator: Operating X1 oscillation/EXCLK input: Stops (input port mode) XT1 oscillation/EXCLKS input: Stops (input port mode High-speed on-chip oscillator: Operating (B) High-speed on-chip oscillator: Stops X1 oscillation/EXCLK input: Selectable by CPU CPU: Operating (H) XT1 oscillation/EXCLKS input: Selectable by CPU X1 oscillation/EXCLK input: Stops with high-speed T1 oscillation/EXCLKS input: on-chip oscillato CPU: High-speed on-chip oscillator Oscillatable High-speed on-chip oscillator: (D) → STOP Selectable by CPU X1 oscillation/EXCLK input: CPU: Operating with XT1 oscillation or EXCLKS input (J) Selectable by CPU XT1 oscillation/EXCLKS input High-speed on-chip oscillator: Operating X1 oscillation/EXCLK input: Stops XT1 oscillation/EXCLKS input: Oscillatable CPU: High-spee Operating on-chip oscillator (E) → SNOOZE (G) CPU: High-speed on-chip oscillator → HALT CPU: XT1 oscillation/EXCLKS input → HALT High-speed on-chip oscillator: Operating (C) High-speed on-chip oscillator: Oscillatable X1 oscillation/EXCLK input: X1 oscillation/EXCLK input: Oscillatable XT1 oscillation/EXCLKS input: Oscillatabl CPU: Operating with X1 oscillation or Oscillatable
XT1 oscillation/EXCLKS input (I) Operating High-speed on-chip CPU: X1 oscillation/EXCLK oscillator: Selectable by CPU X1 oscillation/EXCLK input: (F) input \rightarrow STOF Operating High-speed on-chip oscillator: Stops CPU: X1 oscillation/EXCLK XT1 oscillation/EXCLKS input X1 oscillation/EXCLK input: Stops XT1 oscillation/EXCLKS input: Selectable by CPU input → HALT Oscillatable High-speed on-chip oscillator: Oscillatable X1 oscillation/EXCLK input: Operating

Figure 5-16. CPU Clock Status Transition

Table 5-3 shows transition of the CPU clock and examples of setting the special function registers (SFRs).

Table 5-3. CPU Clock Transition and SFR Setting Examples (1/5)

(1) CPU operating on high-speed on-chip oscillator clock (B) after reset release (A)

Status Transition	SFR Setting					
$(A) \rightarrow (B)$	SFR setting not required (SFRs are in the default status after reset release).					

(2) CPU operating on high-speed system clock (C) after reset release (A)

(The CPU operates on the high-speed on-chip oscillator clock immediately after reset release (B).)

(SFR setting sequence)							
SFR Flag to Set	СМ	C Register	-Note 1	OSTS Register	CSC Register	OSTC Register	CKC Register
Status Transition	EXCLK	OSCSEL	AMPH		MSTOP		MCM0
$(A) \rightarrow (B) \rightarrow (C)$ (X1 clock: 1 MHz \leq f _x \leq 10 MHz)	0	1	0	Note 2	0	Must be checked	1
$(A) \rightarrow (B) \rightarrow (C)$ (X1 clock: 10 MHz < f _X ≤ 20 MHz)	0	1	1	Note 2	0	Must be checked	1
$(A) \rightarrow (B) \rightarrow (C)$ (external main clock)	1	1	×	Note 2	0	Not need to be checked	1

- **Notes 1.** The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.
 - 2. Set the oscillation stabilization time as follows.
 - Desired oscillation stabilization time indicated by the oscillation stabilization time counter status register
 (OSTC) ≤ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Specify the clock after the supply voltage has reached the operable voltage of the clock to be specified (see CHAPTER 32 ELECTRICAL SPECIFICATIONS).

(3) CPU operating on subsystem clock (D) after reset release (A)

(The CPU operates on the high-speed on-chip oscillator clock immediately after reset release (B).)

	(SFR setting sequence)							>
		CMC Re	gister ^{Note}		CSC Register	Waiting for Oscillation	CKC Register	
Status Transition		EXCLKS	OSCSELS	AMPHS1	AMPHS0	XTSTOP	Stabilization	CSS
$(A) \to (B) \to (D)$		0	1	0/1	0/1	0	Necessary	1
(XT1 clock)								
$(A) \to (B) \to (D)$		1	1	×	×	0	Necessary	1
(external subsystem cloc	k)							

Note The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.

Remarks 1. ×: don't care

2. (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-16.

Table 5-3. CPU Clock Transition and SFR Setting Examples (2/5)

(4) Changing CPU clock from high-speed on-chip oscillator clock (B) to high-speed system clock (C)

(SFR setting sequence) CMC RegisterNote 1 OSTS CSC CKC SFR Flag to Set **OSTC** Register Register Register Register Status Transition **EXCLK** OSCSEL **AMPH MSTOP** MCM0 0 $(B) \rightarrow (C)$ 0 Note 2 n Must be checked 1 (X1 clock: 1 MHz \leq fx \leq 10 MHz) $(B) \rightarrow (C)$ 0 1 1 Note 2 0 Must be checked 1 (X1 clock: 10 MHz < fx \le 20 MHz) $(B) \rightarrow (C)$ Note 2 0 Not need to be 1 checked (external main clock)

Setting unnecessary if these bits are already set

Setting unnecessary if the CPU is operating on the high-speed system clock

subsystem clock

- **Notes 1.** The clock operation mode control register (CMC) can be changed only once after reset release. This setting is not necessary if it has already been set.
 - 2. Set the oscillation stabilization time as follows.
 - Desired oscillation stabilization time indicated by the oscillation stabilization time counter status register
 (OSTC) ≤ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Specify the clock after the supply voltage has reached the operable voltage of the clock to be specified (see CHAPTER 32 ELECTRICAL SPECIFICATIONS).

(5) CPU clock changing from high-speed on-chip oscillator clock (B) to subsystem clock (D)

(Setting sequence of SFR registers) CMC Register^{Note} CKC Setting Flag of SFR Register CSC Waiting for Register Oscillation Register Status Transition Stabilization **EXCLKS OSCSELS** AMPHS1,0 XTSTOP CSS $(B) \rightarrow (D)$ 00: Low power Necessary consumption oscillation (XT1 clock) 01: Normal oscillation 10: Ultra-low power consumption oscillation $(B) \rightarrow (D)$ 1 1 Necessary 1 (external sub clock) Unnecessary if these registers Unnecessary if the CPU are already set is operating with the

Note The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release. This setting is not necessary if it has already been set.

Remarks 1. ×: don't care

2. (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-16.

Table 5-3. CPU Clock Transition and SFR Setting Examples (3/5)

(6) Changing CPU clock from high-speed system clock (C) to high-speed on-chip oscillator clock (B)

Setting unnecessary if the CPU is operating on the high-speed on-chip oscillator clock

(7) Changing CPU clock from high-speed system clock (C) to subsystem clock (D)

(;	SFR setting sequence)			>
	SFR Flag to Set	CSC Register	Waiting for Oscillation	CKC Register
Status Transition		XTSTOP	Stabilization	CSS
$(C) \rightarrow (D)$		0	Necessary	1

Setting unnecessary if the CPU is operating on the subsystem clock

(8) Changing CPU clock from subsystem clock (D) to high-speed on-chip oscillator clock (B)

(Setting sequence of SFRs)

(Setting sequence of SFRs)				
Setting Flag of SFR	CSC Register	Oscillation	CKC F	Register
Status Transition	HIOSTOP	Accuracy Stabilization Time	CSS	мсмо
$(D) \to (B)$	0	18 to 65 μs	0	0
	· ·	sary if the CPU is igh-speed on-chip or clock		Setting unnecessary if this bit is already set

Remarks 1. (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-16.

2. The oscillation accuracy stabilization time changes according to the temperature conditions and the STOP mode period.

Table 5-3. CPU Clock Transition and SFR Setting Examples (4/5)

(9) CPU clock changing from subsystem clock (D) to high-speed system clock (C)

(Setting sequence of SFR registers)

Setting Flag of SFR Register	OSTS	CSC Register	OSTC Register	CKC Register
Status Transition	Register	MSTOP		CSS
(D) → (C) (X1 clock: 1 MHz ≤ fx ≤ 10 MHz)	Note	0	Must be checked	0
(D) → (C) (X1 clock: 10 MHz < fx ≤ 20 MHz)	Note	0	Must be checked	0
(D) → (C) (external main clock)	Note	0	Must not be checked	0

Unnecessary if the CPU is operating with the high-speed system clock

Note Set the oscillation stabilization time as follows.

 Desired oscillation stabilization time indicated by the oscillation stabilization time counter status register (OSTC) ≤ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Specify the clock after the supply voltage has reached the operable voltage of the clock to be specified (see CHAPTER 32 ELECTRICAL SPECIFICATIONS).

- (10) HALT mode (E) entered while CPU is operating on high-speed on-chip oscillator clock (B)
 - HALT mode (F) entered while CPU is operating on high-speed system clock (C)
 - HALT mode (G) entered while CPU is operating on subsystem clock (D)

Status Transition	Setting
$(B) \rightarrow (E)$	Execute HALT instruction
$(C) \rightarrow (F)$	
$(D)\to (G)$	

Remark (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-16.

Table 5-3. CPU Clock Transition and SFR Setting Examples (5/5)

(11) • STOP mode (H) entered while CPU is operating on high-speed on-chip oscillator clock (B)

• STOP mode (I) entered while CPU is operating on high-speed system clock (C)

	(Setting sequence)	-		•			
Status	Transition		Setting				
(B) → (H)		Stopping peripheral functions that are	-	Execute the STOP instruction.			
(C) → (I)	X1 oscillation clock	disabled in STOP mode	Set up the OSTS register.				
	External main system clock		_				

(12) Changing CPU operating mode from STOP mode (H) to SNOOZE mode (J)

For details about the setting for switching from the STOP mode to the SNOOZE mode, see 12.8 SNOOZE Mode Function, 14.5.7 SNOOZE mode function, and 14.6.3 SNOOZE mode function.

Remark (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-16.

5.6.5 Conditions before changing the CPU clock and processing after changing CPU clock

The conditions before changing the CPU clock and processing after changing the CPU clock are shown below.

Table 5-4. Changing CPU Clock (1/2)

CPU	Clock	Conditions Before Change	Processing After Change			
Before Change	After Change					
High-speed on- chip oscillator clock	X1 clock	X1 oscillation is stable OSCSEL = 1, EXCLK = 0, MSTOP = 0 The oscillation stabilization time has elapsed	The operating current can be reduced by stopping the high-speed on-chip oscillator (HIOSTOP = 1) after checking that the CPU clock is changed.			
	External main system clock	Inputting the external clock from the EXCLK pin is enabled • OSCSEL = 1, EXCLK = 1, MSTOP = 0				
	XT1 clock	XT1 oscillation is stable • OSCSELS = 1, EXCLKS = 0, XTSTOP = 0				
	External subsystem clock	Inputting the external clock from the EXCLKS pin is enabled • OSCSELS = 1, EXCLKS = 1, XTSTOP = 0				
X1 clock	High-speed on- chip oscillator clock	Enabling oscillation of high-speed on-chip oscillator HIOSTOP = 0 The oscillation accuracy stabilization time has elapsed	X1 oscillation can be stopped (MSTOP = 1) after checking that the CPU clock is changed.			
	External main system clock	Transition impossible	-			
	XT1 clock	XT1 oscillation is stable OSCSELS = 1, EXCLKS = 0, XTSTOP = 0 The oscillation stabilization time has elapsed	X1 oscillation can be stopped (MSTOP = 1) after checking that the CPU clock is changed.			
	External subsystem clock	Inputting the external clock from the EXCLKS pin is enabled • OSCSELS = 1, EXCLKS = 1, XTSTOP = 0	X1 oscillation can be stopped (MSTOP = 1) after checking that the CPU clock is changed.			
External main system clock	High-speed on- chip oscillator clock	Enabling oscillation of high-speed on-chip oscillator • HIOSTOP = 0 • The oscillation accuracy stabilization time has elapsed	Inputting the external main system clock can be disabled (MSTOP = 1).			
	X1 clock	Transition impossible	-			
	XT1 clock	XT1 oscillation is stable OSCSELS = 1, EXCLKS = 0, XTSTOP = 0 The oscillation stabilization time has elapsed	Inputting the external main system clock can be disabled (MSTOP = 1).			
	External subsystem clock	Inputting the external clock from the EXCLKS pin is enabled • OSCSELS = 1, EXCLKS = 1, XTSTOP = 0	Inputting the external main system clock can be disabled (MSTOP = 1).			

Table 5-4. Changing CPU Clock (2/2)

CPU	Clock	Condition Before Change	Processing After Change
Before Change	After Change		
XT1 clock	High-speed on- chip oscillator clock	The high-speed on-chip oscillator is oscillating and the high-speed on-chip oscillator clock is selected as the main system clock • HIOSTOP = 0, MCS = 0	XT1 oscillation can be stopped (XTSTOP = 1)
	X1 clock X1 oscillation is stable and the high-speed system clock is selected as the main system clock OSCSEL = 1, EXCLK = 0, MSTOP = 0 The oscillation stabilization time has elapsed MCS = 1		
	External main system clock	Inputting the external clock from the EXCLK pin is enabled and the high-speed system clock is selected as the main system clock OSCSEL = 1, EXCLK = 1, MSTOP = 0 MCS = 1	
	External subsystem clock	Transition impossible	-
External subsystem clock	High-speed on- chip oscillator clock	The high-speed on-chip oscillator is oscillating and the high-speed on-chip oscillator clock is selected as the main system clock • HIOSTOP = 0, MCS = 0	Inputting external subsystem clock can be disabled (XTSTOP = 1).
	X1 clock	X1 oscillation is stable and the high-speed system clock is selected as the main system clock OSCSEL = 1, EXCLK = 0, MSTOP = 0 The oscillation stabilization time has elapsed MCS = 1	
	External main system clock	Inputting the external clock from the EXCLK pin is enabled and the high-speed system clock is selected as the main system clock OSCSEL = 1, EXCLK = 1, MSTOP = 0 MCS = 1	
	XT1 clock	Transition impossible	-

5.6.6 Time required for switching CPU clock and system clock

By setting bits 4 and 6 (MCM0, CSS) of the system clock control register (CKC), the CPU clock can be switched between the main system clock and the subsystem clock, and main system clock can be switched between the high-speed on-chip oscillator clock and the high-speed system clock.

The clock is not switched immediately after rewriting the CKC register; operation continues on the clock before the change for several clock cycles (see **Tables 5-5** to **5-7**).

Whether the CPU is operating on the main system clock or the subsystem clock can be checked by using bit 7 (CLS) of the CKC register. Whether the main system clock is operating on the high-speed system clock or high-speed on-chip oscillator clock can be checked by using bit 5 (MCS) of the CKC register.

When the CPU clock is switched, the peripheral hardware clock is also switched.

Table 5-5. Maximum Time Required for System Clock Switchover

Clock A	Switching Directions	Clock B	Remark
fін	←→	fмx	See Table 5-6.
fmain	←→	fsuв	See Table 5-7.

Table 5-6. Maximum Number of Clock Cycles Required for Switching Between fir and fmx

Value Before Switchover		Value After Switchover				
МС	OM:	MCM0				
		0	1			
		(fmain = fih)	$(f_{MAIN} = f_{MX})$			
0	f _{MX} ≥ f _{IH}		2 clock cycles			
(fmain = fih)	f _{MX} < f _{IH}		2 fін/fмх clock cycles			
1	f _{MX} ≥ f _{IH}	2 fмx/fін clock cycles				
$(f_{MAIN} = f_{MX})$	f _{MX} < f _{IH}	2 clock cycles				

Table 5-7. Maximum Number of Clocks Required for Switching Between fmain and fsub

Value Before Switchover	Value After Switchover							
CSS	CSS							
	0	1						
	(fclk = fmain)	(fclk = fsub)						
0 (fclk = fmain)		1 + 2 fmain/fsub clock cycles						
1 (fclк = fsuв)	3 clock cycles							

- **Remarks 1.** The number of clock cycles in Table 5-6 and Table 5-7 is the number of CPU clock cycles before switchover.
 - 2. Calculate the number of clock cycles in Table 5-6 and Table 5-7, rounding off the decimal values.

Example When switching the main system clock from the high-speed system clock to the high-speed onchip oscillator clock (when fin = 8 MHz, f_{MX} = 10 MHz)

2 f_{MX}/f_{IH} cycles = 2 (10/8) =
$$2.5 \rightarrow 3$$
 clock cycles

5.6.7 Conditions before stopping clock oscillation

The following lists the register flag settings for stopping the clock oscillation (disabling external clock input) and conditions before the clock oscillation is stopped. Before stopping the clock oscillation, check the conditions before the clock oscillation is stopped.

Table 5-8. Conditions Before Stopping the Clock Oscillation and Flag Settings


Clock	Conditions Before Stopping Clock Oscillation (Disabling External Clock Input)	SFR Flag Settings
High-speed on-chip oscillator clock	MCS = 1 or CLS = 1 (The CPU is operating on a clock other than the high-speed on-chip oscillator clock.)	HIOSTOP = 1
X1 oscillator clock	MCS = 0 or CLS = 1	MSTOP = 1
External main system clock	(The CPU is operating on a clock other than the high-speed system clock.)	
XT1 oscillator clock	CLS = 0	XTSTOP = 1
External subsystem clock	(The CPU is operating on a clock other than the subsystem clock.)	


5.7 Resonator and Oscillator Constants

For the resonators for which the operation has been verified and their oscillation constants (for reference), see the page for the corresponding product at the Renesas Web site (http://www.renesas.com).

- Cautions 1. The constants for these oscillator circuits are reference values based on specific environments set up for evaluation by the manufacturers. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board. Furthermore, if you are switching from a different product to this microcontroller, and whenever you change the board, again request evaluation by the manufacturer of the oscillator circuit mounted on the new board.
 - The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the RL78 microcontroller so that the internal operation conditions are within the specifications of the DC and AC characteristics.

Figure 5-17. External Oscillation Circuit Example





(1) X1 oscillation:

As of March, 2014 (1/2)

Manufacturer	Resonator	Part Number	SMD/ Lead	Frequency (MHz)	Flash Operation		nmended ts ^{Note 2} (re	Circuit	Oscillation Rang	n Voltage
					Mode ^{Note 1}	C1 (pF)	C2 (pF)	Rd (kΩ)	MIN.	MAX.
Murata	Ceramic	CSTCC2M00G56-R0	SMD	2.0	LV	(47)	(47)	0	1.6	5.5
Manufacturing Co., Ltd. Note 3	resonator	CSTCR4M00G55-R0	SMD	4.0		(39)	(39)	0		
Co., Ltd."		CSTLS4M00G53-B0	Lead			(15)	(15)	0		
		CSTCC2M00G56-R0	SMD	2.0	LS	(47)	(47)	0	1.8	5.5
		CSTCR4M00G55-R0	SMD	4.0		(39)	(39)	0		
		CSTLS4M00G53-B0	Lead			(15)	(15)	0		
		CSTCR4M19G55-R0	SMD	4.194		(39)	(39)	0		
		CSTLS4M19G53-B0	Lead			(15)	(15)	0		
		CSTCR4M91G53-R0	SMD	4.915		(15)	(15)	0		
		CSTLS4M91G53-B0	Lead			(15)	(15)	0		
		CSTCR5M00G53-R0	SMD	5.0		(15)	(15)	0		
		CSTLS5M00G53-B0	Lead			(15)	(15)	0		
		CSTCR6M00G53-R0	SMD	6.0		(15)	(15)	0		
		CSTLS6M00G53-B0	Lead			(15)	(15)	0		
		CSTCE8M00G52-R0	SMD	8.0		(10)	(10)	0		
		CSTLS8M00G53-B0	Lead			(15)	(15)	0		
		CSTCE8M38G52-R0	SMD	8.388	HS	(10)	(10)	0	2.4	5.5
		CSTLS8M38G53-B0	Lead			(15)	(15)	0		
		CSTCE10M0G52-R0	SMD	10.0		(10)	(10)	0		
		CSTLS10M0G53-B0	Lead			(15)	(15)	0		
		CSTCE12M0G52-R0	SMD	12.0		(10)	(10)	0		
		CSTCE16M0V53-R0	SMD	16.0		(15)	(15)	0		
		CSTLS16M0X51-B0	Lead			(5)	(5)	0		
		CSTCE20M0V51-R0	SMD	20.0		(5)	(5)	0	2.7	5.5
		CSTLS20M0X51-B0	Lead			(5)	(5)	0		

- Notes 1. Set the flash operation mode by using CMODE1 and CMODE0 bits of the option byte (000C2H).
 - 2. Values in parentheses in the C1 and C2 columns indicate an internal capacitance.
 - **3.** When using this resonator, for details about the matching, contact Murata Manufacturing Co., Ltd. (http://www.murata.com).

Remark Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 4 MHz

As of March, 2014 (2/2)

Manufacturer	Resonator	Part Number ^{Note 2}	SMD/ Lead	Frequency (MHz)	Flash Operation Mode ^{Note 1}	Const	ants (refe	erence)	Oscillation Voltage Range (V)			
					Wiede	C1 (pF)	,, ,	Rd (kΩ)	MIN.	MAX.		
Nihon Dempa	Crystal	NX8045GB ^{Note 3}	SMD	8.0			No	te 3				
Kogyo Co., Ltd.	resonator	NX5032GA ^{Note 3}	SMD	16.0								
00., Eta.		NX3225HA ^{Note 3}	SMD	20.0		ı	ı	1	· · · · · · · · · · · · · · · · · · ·			
Kyocera Crystal	Crystal	CX8045GB04000D0P PTZ1Note 4	SMD	4.0	LV	12	12	0	1.6	5.5		
Device Co., Ltd.	resonator	PIZINGE			LS				1.8	5.5		
00., Ltd.		CX8045GB04915D0P PTZ1 ^{Note 4}	SMD	4.915	LS	12	12	0	1.8	5.5		
		CX8045GB08000D0P PTZ1 ^{Note 4}	SMD	8.0		12	12	0				
		CX8045GB10000D0P PTZ1 ^{Note 4}	SMD	10.0	HS	12	12	0	2.4	5.5		
				CX3225GB12000B0PP TZ1 ^{Note 4}	SMD	12.0		5	5	0		
		CX3225GB16000B0PP TZ1 ^{Note 4}	SMD	16.0		5	5	0				
		CX3225SB20000B0PP TZ1 ^{Note 4}	SMD	20.0		5	5	0	2.7	5.5		
RIVER ELETEC	Crystal resonator	FCX-03-8.000MHZ- J21140 ^{Note 5}	SMD	8.0	HS	3	3	0	2.4	5.5		
CORPORATION	CORPORATION	FCX-04C-10.000MHZ- J21139 ^{Note 5}	SMD	10.0		4	4	0				
		FCX-05-12.000MHZ- J21138 ^{Note 5}	SMD	12.0		6	6	0				
		FCX-06-16.000MHZ- J21137 ^{Note 5}	SMD	16.0		4	4	0				

Notes 1. Set the flash operation mode by using CMODE1 and CMODE0 bits of the option byte (000C2H).

- 2. This resonator supports operation at up to 85°C.
- **3.** When using this resonator, for details about the matching, contact Nihon Dempa Kogyo Co., Ltd (http://www.ndk.com/en).
- **4.** When using this resonator, for details about the matching, contact Kyocera Crystal Device Co., Ltd. (http://www.kyocera-crystal.jp/eng/index.html, http://global.kyocera.com).
- **5.** When using this resonator, for details about the matching, contact RIVER ELETEC CORPORATION (http://www.river-ele.co.jp/english/index.html).

Remark Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz}$ to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 4 MHz

(2) XT1 oscillation: Crystal resonator

As of March, 2014

Manufacturer	Part Number ^{Note 2}	SMD/ Lead	Frequency (kHz)	Load Capacitance CL (pF)	XT1 oscillation mode ^{Note 1}				Oscillation Voltage Range (V)	
						C3 (pF)	C4 (pF)	Rd (kΩ)	MIN.	MAX.
Seiko	SSP-T7-FNote 3	SMD	32.768	7	Normal oscillation	11	11	0	1.6	5.5
Instruments Inc.	SSP-T7-FL			6		9	9	0		
	Note 3			6	Low power consumption	9	9	0		
				4.4	oscillation	6	5	0		
				4.4	Ultra-low power	6	5	0		
				3.7	consumption oscillation	4	4	0		
	VT-200-FL	Lead		6	Normal oscillation	9	9	0		
	Note 3			6	Low power consumption	9	9	0		
				4.4	oscillation	6	5	0		
				4.4	Ultra-low power	6	5	0		
				3.7	consumption oscillation	4	4	0		
Nihon Dempa	NX3215SA	SMD	32.768	6	Normal oscillation	7	7	0	1.6	5.5
Kogyo Co., Ltd.	Note 4				Low power consumption oscillation					
					Ultra-low power consumption oscillation					
	NX2012SA	-	SMD 32.768	6	Normal oscillation	7	7	0		
	Note 4				Low power consumption oscillation					
					Ultra-low power consumption oscillation					
Kyocera Crystal	ST3215SB	SMD	32.768	7	Normal oscillation	10	10	0	1.6	5.5
Device Co., Ltd.	Note 5				Low power consumption oscillation					
					Ultra-low power consumption oscillation					
RIVER	TFX-02-	SMD	32.768	9	Normal oscillation	12	10	0	1.6	5.5
ELETEC CORPORATION	32.768KHZ- J20986 ^{Note 6}				Low power consumption oscillation					
	TFX-03- 32.768KHZ- J13375 ^{Note 6}	SMD	32.768	7	Normal oscillation	12	10	0	1.6	5.5


Notes 1. Set the XT1 oscillation mode by using AMPHS0 and AMPHS1 bits of the clock operation mode control register (CMC).

- 2. This resonator supports operation at up to 85°C.
- **3.** This oscillator is a low-power-consumption product. When using it, for details about the matching, contact Seiko Instruments Inc., Ltd (http://www.sii.co.jp/components/quartz/topEN.jsp).
- **4.** When using this resonator, for details about the matching, contact Nihon Dempa Kogyo Co., Ltd (http://www.ndk.com/en).
- **5.** When using this resonator, for details about the matching, contact Kyocera Crystal Device Co., Ltd. (http://www.kyocera-crystal.jp/eng/index.html, http://global.kyocera.com).
- **6.** When using this resonator, for details about the matching, contact RIVER ELETEC CORPORATION (http://www.river-ele.co.jp/english/index.html).

CHAPTER 6 TIMER ARRAY UNIT

The timer array unit has eight 16-bit timers.

Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more "channels" can be used to create a high-accuracy timer.



For details about each function, see the table below.

Independent Channel Operation Function	Simultaneous Channel Operation Function
 Interval timer (→ see 6.8.1) Square wave output (→ see 6.8.1) External event counter (→ see 6.8.2) Input pulse interval measurement (→ see 6.8.3) Measurement of high-/low-level width of input signal (→ see 6.8.4) Delay counter (→ see 6.8.5) 	 One-shot pulse output (→ see 6.9.1) PWM output (→ see 6.9.2) Multiple PWM output (→ see 6.9.3)

It is possible to use the 16-bit timer of channels 1 and 3 as two 8-bit timers (higher and lower). The functions that can use channels 1 and 3 as 8-bit timers are as follows:

- Interval timer (higher or lower 8-bit timer)/square wave output (lower 8-bit timer only)
- External event counter (lower 8-bit timer only)
- Delay counter (lower 8-bit timer only)

Channel 7 can be used to realize LIN-bus communication operating in combination with UART0 of the serial array unit.

6.1 Functions of Timer Array Unit


The timer array unit has the following functions.

6.1.1 Independent channel operation function

By operating a channel independently, it can be used for the following purposes without being affected by the operation mode of other channels.


(1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMmn) at fixed intervals.



(2) Square wave output

A toggle operation is performed each time INTTMmn interrupt is generated and a square wave with a duty factor of 50% is output from a timer output pin (TOmn).




(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (TImn) has reached a specific value.



(4) Input pulse interval measurement


Counting is started by the valid edge of a pulse signal input to a timer input pin (Tlmn). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.



(Remark is listed on the next page.)


(5) Measurement of high-/low-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (Tlmn), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.



(6) Delay counter

Counting is started at the valid edge of the signal input to the timer input pin (Tlmn), and an interrupt is generated after any delay period.




Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.1.2 Simultaneous channel operation function

By using the combination of a master channel (a reference timer mainly controlling the cycle) and slave channels (timers operating according to the master channel), channels can be used for the following purposes.


(1) One-shot pulse output

Two channels are used as a set to generate a one-shot pulse with a specified output timing and a specified pulse width.



(2) PWM (Pulse Width Modulation) output


Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.



(Remark is listed on the next page.)

(3) Multiple PWM (Pulse Width Modulation) output

By extending the PWM function and using one master channel and two or more slave channels, up to seven types of PWM signals that have a specific period and a specified duty factor can be generated.



Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7),

p, q: Slave channel number (n \leq 7)

6.1.3 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8-bit timer channels. This function can only be used for channels 1 and 3.

Caution There are several rules for using 8-bit timer operation function.

For details, see 6.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only).

6.1.4 LIN-bus supporting function (channel 7 only)

Timer array unit is used to check whether signals received in LIN-bus communication match the LIN-bus communication format.

(1) Detection of wakeup signal

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD0) of UART0 and the count value of the timer is captured at the rising edge. In this way, a low-level width can be measured. If the low-level width is greater than a specific value, it is recognized as a wakeup signal.

(2) Detection of break field

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD0) of UART0 after a wakeup signal is detected, and the count value of the timer is captured at the rising edge. In this way, a low-level width is measured. If the low-level width is greater than a specific value, it is recognized as a break field.

(3) Measurement of pulse width of sync field

After a break field is detected, the low-level width and high-level width of the signal input to the serial data input pin (RxD0) of UART0 are measured. From the bit interval of the sync field measured in this way, a baud rate is calculated.

Remark For details about setting up the operations used to implement the LIN-bus, see 6.3.13 Input switch control register (ISC) and 6.8.4 Operation as input signal high-/low-level width measurement.

6.2 Configuration of Timer Array Unit

The timer array unit includes the following hardware.

Table 6-1. Configuration of Timer Array Unit

Item	Configuration
Timer/counter	Timer count register mn (TCRmn)
Register	Timer data register mn (TDRmn)
Timer input	TI00 to TI07, RxD0 pin (for LIN-bus)
Timer output	TO00 to TO07, output controller
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Timer clock select register m (TPSm) Timer channel enable status register m (TEm) Timer channel start register m (TSm) Timer channel stop register m (TTm) Timer input select register 0 (TIS0) Timer output enable register m (TOEm) Timer output register m (TOm) Timer output level register m (TOLm) Timer output mode register m (TOMm)</registers>
	<registers channel="" each="" of=""> Timer mode register mn (TMRmn) Timer status register mn (TSRmn) Input switch control register (ISC) Noise filter enable register 1 (NFEN1) Port mode control register (PMCxx)^{Note} Port mode register (PMxx)^{Note} Port register (Pxx)^{Note} </registers>

Note The port mode control register (PMCxx), port mode registers (PMxx) and port registers (Pxx) to be set differ depending on the product. For details, see 6.3.15 Registers controlling port functions of pins to be used for timer I/O.

The port pins used as timer I/O pins in each timer array unit channel are shown below.

Table 6-2. Timer I/O Pins

Timer Array Unit Channels	Timer I/O Pin
Channel 0	P52/TI00/TO00 (P40)
Channel 1	P32/TI01/TO01 (P60)
Channel 2	P54/TI02/TO02 (P61)
Channel 3	P30/TI03/TO03 (P127)
Channel 4	P14/TI04/TO04 (P126)
Channel 5	P42/TI05/TO05 (P01)
Channel 6	P56/TI06/TO06 (P125)
Channel 7	P15/TI07/TO07 (P41)

- **Remarks 1.** Because timer input and timer output are shared by the same pin, either only timer input or only timer output can be used.
 - 2. Pins in the parentheses indicate an alternate port when the bit 0 of the peripheral I/O redirection register (PIOR) is set to "1".

Figures 6-1 to 6-6 show block diagrams of the timer array unit.




Figure 6-1. Entire Configuration of Timer Array Unit

Remark fsub: Subsystem clock frequency

fıL: Low-speed on-chip oscillator clock frequency

Interrupt signal from master channel Note1 CK00 Operating clock selection Count clock selection Timer controller fralk Output controller ➤ ⊚ TO0n CK01 Mode Output latch (Pxx) PMxx selection Interrupt controller INTTM0n Edge detection (Timer interrupt) TIOn © Trigger selection Timer counter register 0n (TCR0n) Timer status register 0n (TSR0n) OVF Timer data register 0n (TDR0n) Slave/master controller CKS0n CCS0n MS2 STS0n2 STS0n1 STS0n0 CIS0n1 CIS0n0 MD0n3 MD0n2 MD0n1 MD0n0 Channel n Timer mode register 0n (TMR0n) Interrupt signal to slave channel


Figure 6-2. Internal Block Diagram of Channels 0, 2, 4, 6 of Timer Array Unit

Notes 1. Channels 2, 4, and 6 only

2. n = 2, 4, 6 only

Remark n = 0, 2, 4, 6

Figure 6-3. Internal Block Diagram of Channels 1 of Timer Array Unit







Figure 6-4. Internal Block Diagram of Channels 3 of Timer Array Unit

Figure 6-5. Internal Block Diagram of Channels 5 of Timer Array Unit






Figure 6-6. Internal Block Diagram of Channels 7 of Timer Array Unit

6.2.1 Timer count register mn (TCRmn)


The TCRmn register is a 16-bit read-only register and is used to count clocks.

The value of this counter is incremented or decremented in synchronization with the rising edge of a count clock.

Whether the counter is incremented or decremented depends on the operation mode that is selected by the MDmn3 to MDmn0 bits of timer mode register mn (TMRmn) (see **6.3.3 Timer mode register mn (TMRmn)**).

Figure 6-7. Format of Timer Count Register mn (TCRmn)

Address: F0180H, F0181H (TCR00) to F018EH, F018FH (TCR07) After reset: FFFFH R



Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

The count value can be read by reading timer count register mn (TCRmn).

The count value is set to FFFFH in the following cases.

- When the reset signal is generated
- When the TAUmEN bit of peripheral enable register 0 (PER0) is cleared
- When counting of the slave channel has been completed in the PWM output mode
- When counting of the slave channel has been completed in the delay count mode
- When counting of the master/slave channel has been completed in the one-shot pulse output mode
- When counting of the slave channel has been completed in the multiple PWM output mode

The count value is cleared to 0000H in the following cases.

- When the start trigger is input in the capture mode
- When capturing has been completed in the capture mode

Caution The count value is not captured to timer data register mn (TDRmn) even when the TCRmn register is read.

The TCRmn register read value differs as follows according to operation mode changes and the operating status.

Table 6-3. Timer Count Register mn (TCRmn) Read Value in Various Operation Modes

Operation Mode	Count Mode		Timer Count Register mn (TCRmn) Read Value ^{Note}							
		Value if the operation mode was changed after releasing reset	Value if the Operation was restarted after count operation paused (TTmn = 1)	Value if the operation mode was changed after count operation paused (TTmn = 1)	Value when waiting for a start trigger after one count					
Interval timer mode	Count down	FFFFH	Value if stop	Undefined	-					
Capture mode	Count up	0000H	Value if stop	Undefined	_					
Event counter Count down		FFFFH	Value if stop	Undefined	_					
One-count mode	Count down	FFFFH	Value if stop	Undefined	FFFFH					
Capture & one- count mode	Count up	0000H	Value if stop	Undefined	Capture value of TDRmn register + 1					

Note This indicates the value read from the TCRmn register when channel n has stopped operating as a timer (TEmn = 0) and has been enabled to operate as a counter (TSmn = 1). The read value is held in the TCRmn register until the count operation starts.

6.2.2 Timer data register mn (TDRmn)

This is a 16-bit register from which a capture function and a compare function can be selected.

The capture or compare function can be switched by selecting an operation mode by using the MDmn3 to MDmn0 bits of timer mode register mn (TMRmn).

The value of the TDRmn register can be changed at any time.

This register can be read or written in 16-bit units.

In addition, for the TDRm1 and TDRm3 registers, while in the 8-bit timer mode (when the SPLIT bits of timer mode registers 01 and 03 (TMRm1, TMRm3) are 1), it is possible to read and write data in 8-bit units, with the higher 8 bits used as TDRm1H and TDRm3H, and the lower 8 bits used as TDRm1L and TDRm3L.

Reset signal generation clears this register to 0000H.

Figure 6-8. Format of Timer Data Register mn (TDRmn) (n = 0, 2, 4 to 7)

Address: FFF18H, FFF19H (TDR00), FFF64H, FFF65H (TDR02), After reset: 0000H R/W FFF68H, FFF69H (TDR04) to FFF6EH, FFF6FH (TDR07)





Figure 6-9. Format of Timer Data Register mn (TDRmn) (n = 1, 3)

Address: FFF1AH, FFF1BH (TDR01), FFF66H, FFF67H (TDR03) After reset: 0000H R/W



(i) When timer data register mn (TDRmn) is used as compare register

Counting down is started from the value set to the TDRmn register. When the count value reaches 0000H, an interrupt signal (INTTMmn) is generated. The TDRmn register holds its value until it is rewritten.

Caution The TDRmn register does not perform a capture operation even if a capture trigger is input, when it is set to the compare function.

(ii) When timer data register mn (TDRmn) is used as capture register

The count value of timer count register mn (TCRmn) is captured to the TDRmn register when the capture trigger is input.

A valid edge of the TImn pin can be selected as the capture trigger. This selection is made by timer mode register mn (TMRmn).

6.3 Registers Controlling Timer Array Unit

The timer array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Timer clock select register m (TPSm)
- Timer mode register mn (TMRmn)
- Timer status register mn (TSRmn)
- Timer channel enable status register m (TEm)
- Timer channel start register m (TSm)
- Timer channel stop register m (TTm)
- Timer input select register 0 (TIS0)
- Timer output enable register m (TOEm)
- Timer output register m (TOm)
- Timer output level register m (TOLm)
- Timer output mode register m (TOMm)
- Input switch control register (ISC)
- Noise filter enable register 1 (NFEN1)
- Port mode control register (PMCxx)
- Port mode register (PMxx)
- Port register (Pxx)

Caution Be sure to set bits that are not mounted to their initial values.

6.3.1 Peripheral enable register 0 (PER0)

This registers is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the timer array unit is used, be sure to set bit 0 (TAU0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-10. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W <7> 6 <5> Symbol <4> <3> <2> 1 <0> PER0 **RTCWEN** 0 **ADCEN** IICA0EN SAU1EN SAU0EN 0 TAU0EN

TAU0EN	Control of timer array unit input clock
0	Stops supply of input clock. • SFR used by the timer array unit cannot be written. • The timer array unit is in the reset status.
1	Supplies input clock. • SFR used by the timer array unit can be read/written.

- Cautions 1. When setting the timer array unit, be sure to set the following registers first while the TAU0EN bit is set to 1. If TAU0EN = 0, the values of the registers which control the timer array unit are cleared to their initial values and writing to them is ignored (except for timer input select register 0 (TIS0), input switch control register (ISC), noise filter enable register 1 (NFEN1), port mode control register 4 (PMC4), port mode register 0, 1, 3, 4, 5 (PM0, PM1, PM3, PM4, PM5), port register 0, 1, 3, 4, 5 (P0, P1, P3, P4, P5)).
 - Timer clock select register m (TPSm)
 - Timer mode register mn (TMRmn)
 - Timer status register mn (TSRmn)
 - Timer channel enable status register m (TEm)
 - Timer channel start register m (TSm)
 - Timer channel stop register m (TTm)
 - Timer output enable register m (TOEm)
 - Timer output register m (TOm)
 - Timer output level register m (TOLm)
 - Timer output mode register m (TOMm)
 - 2. Be sure to clear bits 1 and 6 to "0".

6.3.2 Timer clock select register m (TPSm)

The TPSm register is a 16-bit register that is used to select two types or four types of operation clocks (CKm0, CKm1, CKm2, CKm3) that are commonly supplied to each channel. CKm0 is selected by using bits 3 to 0 of the TPSm register, and CKm1 is selected by using bits 7 to 4 of the TPSm register. In addition, only for channels 1 and 3, CKm2 and CKm3 can be also selected. CKm2 is selected by using bits 9 and 8 of the TPSm register, and CKm3 is selected by using bits 13 and 12 of the TPSm register.

Rewriting of the TPSm register during timer operation is possible only in the following cases.

If the PRSm00 to PRSm03 bits can be rewritten (n = 0 to 7):

All channels for which CKm0 is selected as the operation clock (CKSmn1, CKSmn0 = 0, 0) are stopped (TEmn = 0). If the PRSm10 to PRSm13 bits can be rewritten (n = 0 to 7):

All channels for which CKm1 is selected as the operation clock (CKSmn1, CKSmn0 = 0, 1) are stopped (TEmn = 0). If the PRSm20 and PRSm21 bits can be rewritten (n = 1, 3):

All channels for which CKm2 is selected as the operation clock (CKSmn1, CKSmn0 = 1, 0) are stopped (TEmn = 0). If the PRSm30 and PRSm31 bits can be rewritten (n = 1, 3):

All channels for which CKm3 is selected as the operation clock (CKSmn1, CKSmn0 = 1, 1) are stopped (TEmn = 0).

The TPSm register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 6-11. Format of Timer Clock Select Register m (TPSm) (1/2)

Address: F01B6H, F01B7H After reset: 0000H R/W 6 0 Symbol 15 13 12 10 9 8 7 5 3 **TPSm** 0 0 PRS PRS 0 0 PRS m31 m30 m21 m20 m13 m12 m11 m10 m03 m02 m01 m00

PRS	PRS	PRS	PRS		Selection of operation clock (CKmk) ^{Note} (k = 0, 1)									
mk3	mk2	mk1	mk0		fclk = 2 MHz	fclk = 5 MHz	clk = 5 MHz fclk = 10 MHz		fclk = 24 MHz					
0	0	0	0	fclk	2 MHz	5 MHz	10 MHz	20 MHz	24 MHz					
0	0	0	1	fcLK/2	1 MHz	2.5 MHz	5 MHz	10 MHz	12 MHz					
0	0	1	0	fclk/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	6 MHz					
0	0	1	1	fclk/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz	3 MHz					
0	1	0	0	fclk/24	125 kHz	313 kHz	625 kHz	1.25 MHz	1.50 MHz					
0	1	0	1	fclk/2 ⁵	62.5 kHz	156 kHz	313 kHz	625 kHz	750 kHz					
0	1	1	0	fclk/26	31.3 kHz	78.1 kHz	156 kHz	313 kHz	375 kHz					
0	1	1	1	fclk/2 ⁷	15.6 kHz	39.1 kHz	78.1 kHz	156 kHz	188 kHz					
1	0	0	0	fclk/28	7.81 kHz	19.5 kHz 39.1 kHz		78.1 kHz	93.8 kHz					
1	0	0	1	fclk/29	3.91 kHz	9.76 kHz	19.5 kHz	39.1 kHz	46.9 kHz					
1	0	1	0	fcLK/2 ¹⁰	1.95 kHz	4.88 kHz	9.76 kHz	19.5 kHz	23.4 kHz					
1	0	1	1	fcLk/2 ¹¹	976 Hz	2.44 kHz	4.88 kHz	9.76 kHz	11.7 kHz					
1	1	0	0	fcLk/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz					
1	1	0	1	fcьк/2 ¹³	244 Hz	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz					
1	1	1	0	fcLK/2 ¹⁴	122 Hz	305 Hz	05 Hz 610 Hz		1.46 kHz					
1	1	1	1	fськ/2 ¹⁵	61.0 Hz	153 Hz	305 Hz	610 Hz	732 Hz					

Note When changing the clock selected for fclk (by changing the system clock control register (CKC) value), stop timer array unit (TTm = 00FFH).

- Cautions 1. Be sure to clear bits 15, 14, 11, and 10 to "0".
 - 2. If fclk (undivided) is selected as the operation clock (CKmk) and TDRnm is set to 0000H (n = 0, m = 0 to 7), interrupt requests output from timer array units cannot be used.
- Remarks 1. fclk: CPU/peripheral hardware clock frequency
 - 2. The above fclk/2^r is not a signal which is simply divided fclk by 2^r, but a signal which becomes high level for one period of fclk from its rising edge (r = 1 to 15). For details, see **6.5.1 Count clock (frclk)**.

Figure 6-11. Format of Timer Clock Select Register m (TPSm) (2/2)

Address: F01B6H, F01B7H After reset: 0000H R/W 0 Symbol 15 13 12 11 10 9 8 7 6 5 3 2 **TPSm** 0 0 PRS PRS 0 0 PRS m30 m21 m20 m12 m10 m03 m02 m01 m00 m31 m13 m11

PRS	PRS	Selection of operation clock (CKm2) ^{Note}									
m21	m20		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	fclk = 24 MHz				
0	0	fclk/2	1 MHz	2.5 MHz	5 MHz	10 MHz	12 MHz				
0	1	fclk/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	6 MHz				
1	0	fclk/2 ⁴	125 kHz	313 kHz	625 MHz	1.25 MHz	1.5 MHz				
1	1	fclk/2 ⁶	31.3 kHz	78.1 kHz	156 kHz	313 kHz	375 kHz				

PRS	PRS		Selection of	Selection of operation clock (CKm3) ^{Note}						
m31	m30		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	fclk = 24 MHz			
0	0	fclk/28	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	93.8 kHz			
0	1	fclk/2 ¹⁰	1.95 kHz	4.88 kHz	9.76 kHz	19.5 kHz	23.4 kHz			
1	0	fclk/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz			
1	1	fclk/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz	1.46 kHz			

Note When changing the clock selected for fclk (by changing the system clock control register (CKC) value), stop timer array unit (TTm = 00FFH).

The timer array unit must also be stopped if the operating clock (fMCK) specified by using the CKSmn0, and CKSmn1 bits or the valid edge of the signal input from the TImn pin is selected as the count clock (fTCLK).

Caution Be sure to clear bits 15, 14, 11, 10 to "0".

By using channels 1 and 3 in the 8-bit timer mode and specifying CKm2 or CKm3 as the operation clock, the interval times shown in Table 6-4 can be achieved by using the interval timer function.

Table 6-4. Interval Times Available for Operation Clocks CKSm2 and CKSm3

Clock			Interval time ^{Note} (fclk = 20 MHz)								
		16 µs	160 µs	1.6 ms	16 ms						
CKm2	fcLk/2	V	-	_	_						
	fclk/2 ²	√	_	_	-						
	fclk/24	√	√	_	_						
	fcLk/2 ⁶	√	√	_	_						
CKm3	fcLk/2 ⁸	_	√	√	_						
	fcLk/2 ¹⁰	_	√	√	_						
	fclk/2 ¹²	_	_	√	√						
	fcLK/2 ¹⁴	_	_	√	√						

Note The margin is within 5 %.

Remarks

- 1. fclk: CPU/peripheral hardware clock frequency
- 2. For details of the waveform of fclk/2^j selected with the TPSm register, see 6.5.1 Count clock (ftclk).

6.3.3 Timer mode register mn (TMRmn)

The TMRmn register sets an operation mode of channel n. This register is used to select the operation clock (fmck), select the count clock, select the master/slave, select the 16 or 8-bit timer (only for channels 1 and 3), specify the start trigger and capture trigger, select the valid edge of the timer input, and specify the operation mode (interval, capture, event counter, one-count, or capture and one-count).

Rewriting the TMRmn register is prohibited when the register is in operation (when TEmn = 1). However, bits 7 and 6 (CISmn1, CISmn0) can be rewritten even while the register is operating with some functions (when TEmn = 1). (For details, see 6.8 Independent Channel Operation Function of Timer Array Unit and 6.9 Simultaneous Channel Operation Function of Timer Array Unit).

The TMRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Caution The bits mounted depend on the channels in the bit 11 of TMRmn register.

TMRm2, TMRm4, TMRm6: MASTERmn bit (n = 2, 4, 6)

TMRm1, TMRm3: SPLITmn bit (n = 1, 3) TMRm0, TMRm5, TMRm7: Fixed to 0

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W 5 Symbol 15 14 13 12 11 10 9 8 3 2 0 TMRmn CKS CKS 0 CCS MAST STS STS STS CIS CIS 0 0 MD MD MD MD **ERmn** mn0 mn0 mn1 mn0 mn mn2 mn1 mn1 mn3 mn2 mn1 mn0 (n = 2, 4, 6)0 Symbol 15 12 10 9 8 7 6 5 3 2 14 13 11 4 1 STS STS STS **TMRmn** CKS **CKS** CCS **SPLIT** CIS CIS 0 0 MD MD MD MD mn0 mn0 mn3 mn2 mn0 mn2 mn1 mn mn mn1 mn1 mn1 mn0 (n = 1, 3)Symbol 12 6 0 15 14 13 11 10 9 8 5 3 2 O^{Note} CKS CCS STS STS STS CIS CIS 0 **TMRmn CKS** 0 MD MD MD MDmn1 mn0 mn mn2 mn1 mn0 mn1 mn0 mn3 mn2 mn1 mn0 (n = 0, 5, 7)

Figure 6-12. Format of Timer Mode Register mn (TMRmn) (1/4)

CKS mn1	CKS mn0	Selection of operation clock (fмск) of channel n
0	0	Operation clock CKm0 set by timer clock select register m (TPSm)
0	1	Operation clock CKm2 set by timer clock select register m (TPSm)
1	0	Operation clock CKm1 set by timer clock select register m (TPSm)
1	1	Operation clock CKm3 set by timer clock select register m (TPSm)

Operation clock (f_{MCK}) is used by the edge detector. A count clock (f_{TCLK}) and a sampling clock are generated according to the setting of the CCSmn bit.

The operation clocks CKm2 and CKm3 can only be selected for channels 1 and 3.

	CCS mn	Selection of count clock (ftclk) of channel n							
Н	0	On and the shall (f) and also also also also also also also also							
	0	Operation clock (fмск) specified by the CKSmn0 and CKSmn1 bits							
	1	Valid edge of input signal input from the Tlmn pin							
		In channel 1, valid edge of input signal selected by TIS0							
C	Count clock (ftclk) is used for the counter, output controller, and interrupt controller.								

Note Bit 11 is read-only and fixed to 0. Writing to this bit is ignored.

Cautions 1. Be sure to clear bits 13, 5, and 4 to "0".

2. The timer array unit must be stopped (TTm = 00FFH) if the clock selected for fclk is changed (by changing the value of the system clock control register (CKC)), even if the operating clock specified by using the CKSmn0 and CKSmn1 bits (fмck) or the valid edge of the signal input from the TImn pin is selected as the count clock (fτclk).

Figure 6-12. Format of Timer Mode Register mn (TMRmn) (2/4)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W																
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 2, 4, 6)	mn1	mn0		mn	ERmn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
																<u>.</u>
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	SPLIT	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 1, 3)	mn1	mn0		mn	mn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
																<u>.</u>
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	O ^{Note}	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 0, 5, 7)	mn1	mn0		mn		mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0

(Bit 11 of TMRmn (n = 2, 4, 6))

MAS	Selection between using channel n independently or
TER	simultaneously with another channel (as a slave or master)
mn	
0	Operates in independent channel operation function or as slave channel in simultaneous channel operation function.
1	Operates as master channel in simultaneous channel operation function.

Only the channel 2, 4, 6 can be set as a master channel (MASTERmn = 1).

Be sure to use channel 0, 5, 7 are fixed to 0 (Regardless of the bit setting, channel 0 operates as master, because it is the highest channel).

 ${\bf Clear\ the\ MASTERmn\ bit\ to\ 0\ for\ a\ channel\ that\ is\ used\ with\ the\ independent\ channel\ operation\ function.}$

(Bit 11 of TMRmn (n = 1, 3))

(<u></u>	5
SPLI Tmn	Selection of 8 or 16-bit timer operation for channels 1 and 3
0	Operates as 16-bit timer. (Operates in independent channel operation function or as slave channel in simultaneous channel operation function.)
1	Operates as 8-bit timer.

STS mn2	STS mn1	STS mn0	Setting of start trigger or capture trigger of channel n
0	0	0	Only software trigger start is valid (other trigger sources are unselected).
0	0	1	Valid edge of the Tlmn pin input is used as both the start trigger and capture trigger.
0	1	0	Both the edges of the TImn pin input are used as a start trigger and a capture trigger.
1	0	0	Interrupt signal of the master channel is used (when the channel is used as a slave channel with the simultaneous channel operation function).
Other than above		bove	Setting prohibited

Note Bit 11 is read-only and fixed to 0. Writing to this bit is ignored.

Figure 6-12. Format of Timer Mode Register mn (TMRmn) (3/4)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07) After reset: 0000H R/W Symbol 12 9 8 5 0 15 14 13 11 10 3 2 **TMRmn** CKS CKS 0 CCS MAST STS STS STS CIS CIS 0 0 MD MD MD MD mn0 **ERmn** mn2 mn0 mn0 mn2 mn0 mn1 mn mn1 mn1 mn3 mn1 (n = 2, 4, 6)Symbol 12 9 5 0 15 13 11 10 8 7 6 3 2 14 4 1 CKS ccs SPLIT STS STS STS 0 0 **TMRmn CKS** CIS CIS MD MD MD MD mn0 mn2 mn0 mn0 mn3 mn2 mn0 mn1 mn mn mn1 mn1 mn1 (n = 1, 3)Symbol 15 12 10 9 8 6 5 3 0 14 13 11 2 0^{Note} **TMRmn** CKS CKS CCS STS STS STS CIS CIS 0 0 MD MD MD MDmn1 mn0 mn mn2 mn1 mn0 mn1 mn0 mn3 mn2 mn1 mn0 (n = 0, 5, 7)

CIS	CIS	Selection of TImn pin input valid edge
mn1	mn0	
0	0	Falling edge
0	1	Rising edge
1	0	Both edges (when low-level width is measured) Start trigger: Falling edge, Capture trigger: Rising edge
1	1	Both edges (when high-level width is measured) Start trigger: Rising edge, Capture trigger: Falling edge

If both the edges are specified when the value of the STSmn2 to STSmn0 bits is other than 010B, set the CISmn1 to CISmn0 bits to 10B.

MD mn3	MD mn2	MD mn1	Operation mode of channel n	Corresponding function	Count operation of TCR	
0	0	0	Interval timer mode	Interval timer/Square wave output/PWM output (master)	Counting down	
0	1	0	Capture mode	Input pulse interval measurement	Counting up	
0	1	1	Event counter mode	External event counter	Counting down	
1	0	0	One-count mode	Delay counter/One-shot pulse output/PWM output (slave)	Counting down	
1	1	0	Capture & one-count mode	Measurement of high-/low-level width of input signal	Counting up	
Other than above Setting prohibited						
The o	peration	of eacl	n mode varies depending on MDmn0 bi	t (see next table).		

Note Bit 11 is read-only and fixed to 0. Writing to this bit is ignored.

Figure 6-12. Format of Timer Mode Register mn (TMRmn) (4/4)

Address: F01	90H, F0)191H (TMR00) to F01	9EH, F	019FH	(TMR07	7) Aft	er reset	:: 0000H	I R/W	/				
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 2, 4, 6)	mn1	mn0		mn	ERmn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	SPLIT	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 1, 3)	mn1	mn0		mn	mn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	O ^{Note 1}	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 0, 5, 7)	mn1	mn0		mn		mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0

Operation mode (Value set by the MDmn3 to MDmn1 bits (see the previous page)	MD mn0	Setting of starting counting and interrupt
• Interval timer mode (0, 0, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• Capture mode (0, 1, 0)	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• One-count mode ^{Note 2} (1, 0, 0)	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated.
	1	Start trigger is valid during counting operation ^{Note 3} . At that time, interrupt is generated.
• Capture & one-count mode (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time, interrupt is not generated.

Notes 1. Bit 11 is read-only and fixed to 0. Writing to this bit is ignored.

- 2. In one-count mode, interrupt output (INTTMmn) when starting a count operation and TOmn output are not controlled.
- **3.** If the start trigger (TSmn = 1) is issued during operation, the counter is initialized, an interrupt is generated, and recounting starts. (No interrupt request occurs.)

6.3.4 Timer status register mn (TSRmn)

The TSRmn register indicates the overflow status of the counter of channel n.

The TSRmn register is valid only in the capture mode (MDmn3 to MDmn1 = 010B) and capture & one-count mode (MDmn3 to MDmn1 = 110B). See **Table 6-5** for the operation of the OVF bit in each operation mode and set/clear conditions.

The TSRmn register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the TSRmn register can be set with an 8-bit memory manipulation instruction with TSRmnL.

Reset signal generation clears this register to 0000H.

Figure 6-13. Format of Timer Status Register mn (TSRmn)

Address: F01A0H, F01A1H (TSR00) to F01AEH, F01AFH (TSR07) After reset: 0000H 0 Symbol 12 10 5 3 11 **TSRmn** 0 OVF 0 0 0 0 0 0 0 0 0 0

OVF	Counter overflow status of channel n						
0	Overflow does not occur.						
1	Overflow occurs.						
When	When OVF = 1, this flag is cleared (OVF = 0) when the next value is captured without overflow.						

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

Table 6-5. OVF Bit Operation and Set/Clear Conditions in Each Operation Mode

Timer Operation Mode	OVF Bit	Set/Clear Conditions
Capture mode	Cleared	When no overflow has occurred upon capturing
Capture & one-count mode	Set	When an overflow has occurred upon capturing
Interval timer mode	Cleared	
Event counter mode	0.1	- (Hoo prohibited)
One-count mode	Set	(Use prohibited)

Remark The OVF bit does not change immediately after the counter has overflowed, but changes upon the subsequent capture.

6.3.5 Timer channel enable status register m (TEm)

The TEm register is used to enable or stop the timer operation of each channel.

Each bit of the TEm register corresponds to each bit of the timer channel start register m (TSm) and the timer channel stop register m (TTm). When a bit of the TSm register is set to 1, the corresponding bit of this register is set to 1. When a bit of the TTm register is set to 1, the corresponding bit of this register is cleared to 0.

The TEm register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the TEm register can be set with a 1-bit or 8-bit memory manipulation instruction with TEmL.

Reset signal generation clears this register to 0000H.

Figure 6-14. Format of Timer Channel Enable Status Register m (TEm)

After reset: 0000H Address: F01B0H, F01B1H R 12 7 6 3 0 Symbol 13 11 10 9 5 2 15 TEHm TEHm TEm TEm TEm TEm TEm TEm 0 0 0 0 0 0 TEm TEm TEm 3 7 6 4 2 0 1 5 3 1

TEH m3	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 3 is in the 8-bit timer mode
0	Operation is stopped.
1	Operation is enabled.

TEH m1	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 1 is in the 8-bit timer mode
0	Operation is stopped.
1	Operation is enabled.

TEmn	Indication of operation enable/stop status of channel n
0	Operation is stopped.
1	Operation is enabled.
	it displays whether operation of the lower 8-bit timer for TEm1 and TEm3 is enabled or stopped when channel is in the 8-bit timer mode.

6.3.6 Timer channel start register m (TSm)

The TSm register is a trigger register that is used to initialize timer count register mn (TCRmn) and start the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register m (TEm) is set to 1. The TSmn, TSHm1, TSHm3 bits are immediately cleared when operation is enabled (TEmn, TEHm1, TEHm3 = 1), because they are trigger bits.

The TSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TSm register can be set with a 1-bit or 8-bit memory manipulation instruction with TSmL.

Reset signal generation clears this register to 0000H.

Figure 6-15. Format of Timer Channel Start Register m (TSm)

Address: F01B2H, F01B3H After reset: 0000H R/W 9 0 Symbol 15 13 12 10 8 7 6 5 3 2 14 11 TSHm TSm TSm 0 0 **TSHm** 0 0 TSm **TSm TSm** TSm TSm TSm **TSm** 3 1 7 6 5 4 3 2 0

TSH m3	Trigger to enable operation (start operation) of the higher 8-bit timer when channel 3 is in the 8-bit timer mode
0	No trigger operation
1	The TEHm3 bit is set to 1 and the count operation is enabled.
	The TCRm3 register count operation start in the interval timer mode in the count operation enabled state
	(see Table 6-6 in 6.5.2 Start timing of counter).

TSH m1	Trigger to enable operation (start operation) of the higher 8-bit timer when channel 1 is in the 8-bit timer mode
0	No trigger operation
1	The TEHm1 bit is set to 1 and the count operation is enabled.
	The TCRm1 register count operation start in the interval timer mode in the count operation enabled state
	(see Table 6-6 in 6.5.2 Start timing of counter).

TSmn	Operation enable (start) trigger of channel n
0	No trigger operation
1	The TEmn bit is set to 1 and the count operation is enabled.
	The TCRmn register count operation start in the count operation enabled state varies depending on each
	operation mode (see Table 6-6 in 6.5.2 Start timing of counter).
	This bit is the trigger to enable operation (start operation) of the lower 8-bit timer for TSm1 and TSm3 when
	channel 1 or 3 is in the 8-bit timer mode.

Cautions 1. Be sure to clear bits 15 to 12, 11, and 8 to "0"

 When switching from a function that does not use Tlmn pin input to one that does, the following wait period is required from when timer mode register mn (TMRmn) is set until the TSmn (TSHm1, TSHm3) bit is set to 1.

When the TImn pin noise filter is enabled (TNFENnm = 1): Four cycles of the operation clock (fmck) When the TImn pin noise filter is disabled (TNFENnm = 0): Two cycles of the operation clock (fmck)

Remarks 1. When the TSm register is read, 0 is always read.

2. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.3.7 Timer channel stop register m (TTm)

The TTm register is a trigger register that is used to stop the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register m (TEm) is cleared to 0. The TTmn, TTHm1, TTHm3 bits are immediately cleared when operation is stopped (TEmn, TTHm1, TTHm3 = 0), because they are trigger bits.

The TTm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TTm register can be set with a 1-bit or 8-bit memory manipulation instruction with TTmL.

Reset signal generation clears this register to 0000H.

Figure 6-16. Format of Timer Channel Stop Register m (TTm)

After reset: 0000H Address: F01B4H, F01B5H R/W 12 7 6 3 0 Symbol 13 10 9 5 2 15 11 TTHm TTm 0 0 0 0 **TTHm** 0 0 TTm TTm TTm TTm TTm TTm TTm TTm 3 7 3 2 0 6 5 1

TTH m3	Trigger to stop operation of the higher 8-bit timer when channel 3 is in the 8-bit timer mode
0	No trigger operation
1	TEHm3 bit is cleared to 0 and the count operation is stopped.

TTH m1	Trigger to stop operation of the higher 8-bit timer when channel 1 is in the 8-bit timer mode
0	No trigger operation
1	TEHm1 bit is cleared to 0 and the count operation is stopped.

TTmn	Operation stop trigger of channel n
0	No trigger operation
1	TEmn bit is cleared to 0 and the count operation is stopped.
	This bit is the trigger to stop operation of the lower 8-bit timer for TTm1 and TTm3 when channel 1 or 3 is in
	the 8-bit timer mode.

Caution Be sure to clear bits 15 to 12, 10, and 8 of the TTm register to "0".

Remarks 1. When the TTm register is read, 0 is always read.

6.3.8 Timer input select register 0 (TIS0)

The TISO register is used to select the channel 1 timer input.

The TIS0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-17. Format of Timer Input Select Register 0 (TIS0)

Address: F0074H After reset: 00H 7 Symbol 3 2 1 0 TIS0 0 0 0 0 0 TIS02 TIS01 TIS00

TIS02	TIS01	TIS00	Selection of timer input used with channel 1
0	0	0	Input signal of timer input pin (TI01)
0	0	1	
0	1	0	
0	1	1	
1	0	0	Low-speed on-chip oscillator clock (fil.)
1	0	1	Subsystem clock (fsub)
C	other than abov	e	Setting prohibited

Caution High-level width, low-level width of timer input is selected, will require more than 1/fmck + 10 ns.

Therefore, when selecting fsub to fclk (CSS bit of CKS register = 1), can not TIS02 bit set to 1.

6.3.9 Timer output enable register m (TOEm)

The TOEm register is used to enable or disable timer output of each channel.

Channel n for which timer output has been enabled becomes unable to rewrite the value of the TOmn bit of timer output register m (TOm) described later by software, and the value reflecting the setting of the timer output function through the count operation is output from the timer output pin (TOmn).

The TOEm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOEm register can be set with a 1-bit or 8-bit memory manipulation instruction with TOEmL.

Reset signal generation clears this register to 0000H.

Figure 6-18. Format of Timer Output Enable Register m (TOEm)

After reset: 0000H R/W Address: F01BAH, F01BBH 0 12 7 6 5 3 Symbol 15 13 10 9 4 2 11 **TOEm** TOE TOE TOE TOE TOE TOE TOE TOE 0 0 0 0 0 0 0 0 m7 m6 m5 m2 m0 m4 m3 m1

TOE	Timer output enable/disable of channel n
mn	
0	Disable output of timer. Without reflecting on TOmn bit timer operation, to fixed the output. Writing to the TOmn bit is enabled and the level set in the TOmn bit is output from the TOmn pin.
1	Enable output of timer. Reflected in the TOmn bit timer operation, to generate the output waveform. Writing to the TOmn bit is disabled (writing is ignored).

Caution Be sure to clear bits 15 to 8 to "0".

6.3.10 Timer output register m (TOm)

The TOm register is a buffer register of timer output of each channel.

The value of each bit in this register is output from the timer output pin (TOmn) of each channel.

The TOmn bit oh this register can be rewritten by software only when timer output is disabled (TOEmn = 0). When timer output is enabled (TOEmn = 1), rewriting this register by software is ignored, and the value is changed only by the timer operation.

To use the P52/TI00/TO00, P32/TI01/TO01, P54/TI02/TO02, P30/TI03/TO03, P14/TI04/TO04, P42/TI05/TO05, P56/TI06/TO06, or P15/TI07/TO07 pin as a port function pin, set the corresponding TOmn bit to "0".

The TOm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOm register can be set with an 8-bit memory manipulation instruction with TOmL.

Reset signal generation clears this register to 0000H.

Figure 6-19. Format of Timer Output Register m (TOm)

Address: F01B8H, F01B9H		After reset: 0000H		R/W												
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOm	0	0	0	0	0	0	0	0	TOm	TOm	TOm	TOm	TOm	TOm	TOm	TOm
									7	6	5	4	3	2	1	0
	TOm						Т	imer ou	tput of c	hannel	n					
	n															
	0	Timer	Timer output value is "0".													

Caution Be sure to clear bits 15 to 8 to "0".

Timer output value is "1".

6.3.11 Timer output level register m (TOLm)

The TOLm register is a register that controls the timer output level of each channel.


The setting of the inverted output of channel n by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled (TOEmn = 1) in the Slave channel output mode (TOMmn = 1). In the master channel output mode (TOMmn = 0), this register setting is invalid.

The TOLm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOLm register can be set with an 8-bit memory manipulation instruction with TOLmL.

Reset signal generation clears this register to 0000H.

Figure 6-20. Format of Timer Output Level Register m (TOLm)



TOL mn

Control of timer output level of channel n

Positive logic output (active-high)

Negative logic output (active-low)

Caution Be sure to clear bits 15 to 8, and 0 to "0".

Remarks 1. If the value of this register is rewritten during timer operation, the timer output logic is inverted when the timer output signal changes next, instead of immediately after the register value is rewritten.

2. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.3.12 Timer output mode register m (TOMm)

The TOMm register is used to control the timer output mode of each channel.

When a channel is used for the independent channel operation function, set the corresponding bit of the channel to be used to 0.

When a channel is used for the simultaneous channel operation function (PWM output, one-shot pulse output, or multiple PWM output), set the corresponding bit of the master channel to 0 and the corresponding bit of the slave channel to 1

The setting of each channel n by this register is reflected at the timing when the timer output signal is set or reset while the timer output is enabled (TOEmn = 1).

The TOMm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOMm register can be set with an 8-bit memory manipulation instruction with TOMmL.

Reset signal generation clears this register to 0000H.

Figure 6-21. Format of Timer Output Mode Register m (TOMm)

Address: F01BEH, F01BFH After reset: 0000H R/W 15 13 12 10 7 6 5 3 2 0 Symbol 14 11 9 8 TOM TOM TOM TOM TOM **TOMm** 0 0 0 0 0 0 0 0 TOM TOM 0 m6 m5 m4 m1 m7 m3 m2

Control of timer output mode of channel n
Master channel output mode (to produce toggle output by timer interrupt request signal (INTTMmn))
Slave channel output mode (output is set by the timer interrupt request signal (INTTMmn) of the master channel, and reset by the timer interrupt request signal (INTTM0p) of the slave channel)
S

Caution Be sure to clear bits 15 to 8, and 0 to "0".

Remark m: Unit number (m = 0)

n: Channel number

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

p: Slave channel number

n

(For details of the relationship between the master channel and slave channel, see **6.4.1 Basic rules of simultaneous channel operation function**.)

6.3.13 Input switch control register (ISC)

The ISC1 and ISC0 bits of the ISC register are used to implement LIN-bus communication operation by using channel 7 in association with the serial array unit. When the ISC1 bit is set to 1, the input signal of the serial data input pin (RxD0) is selected as a timer input signal.

The ISC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-22. Format of Input Switch Control Register (ISC)

Address: F00	73H After re	eset: 00H R/	W					
Symbol	7 6		5	4	3	2	1	0
ISC	0	0	0	0	0	0	ISC1	ISC0

ISC1	Switching channel 7 input of timer array unit
0	Uses the input signal of the TI07 pin as a timer input (normal operation).
1	Input signal of the RxD0 pin is used as timer input (detects the wakeup signal and measures the low width of the break field and the pulse width of the sync field).

ISC0	Switching external interrupt (INTP0) input
0	Uses the input signal of the INTP0 pin as an external interrupt (normal operation).
1	Uses the input signal of the RxD0 pin as an external interrupt (wakeup signal detection).

Caution Be sure to clear bits 7 to 2 to "0".

Remark When the LIN-bus communication function is used, select the input signal of the RxD0 pin by setting ISC1 to 1.

6.3.14 Noise filter enable register 1 (NFEN1)

The NFEN1 register is used to set whether the noise filter can be used for the timer input signal to each channel.

Enable the noise filter by setting the corresponding bits to 1 on the pins in need of noise removal.

When the noise filter is enabled, after synchronization with the operating clock (fmck) for the target channel, whether the signal keeps the same value for two clock cycles is detected.

When the noise filter is disabled, the input signal is only synchronized with the operating clock (fmck) for the target channel^{Note}.

The NFEN1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Note For details, see 6.5.1 (2) When valid edge of input signal via the TImn pin is selected (CCSmn = 1) and 6.5.2 Start timing of counter.

Figure 6-23. Format of Noise Filter Enable Register 1 (NFEN1)

Address: F0071H After reset: 00H R/W Symbol 7 6 5 4 3 2 0 1 NFEN1 TNFEN07 TNFEN06 TNFEN05 TNFEN04 TNFEN03 TNFEN02 TNFEN01 TNFEN00

TNFEN07	Enable/disable using noise filter of TI07 pin or RxD0 pin input signal ^{Note}						
0	Noise filter OFF						
1	Noise filter ON						

TNFEN06	Enable/disable using noise filter of TI06 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN05	Enable/disable using noise filter of Tl05 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN04	Enable/disable using noise filter of TI04 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN03	Enable/disable using noise filter of Tl03 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN02	Enable/disable using noise filter of TI02 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN	Enable/disable using noise filter of TI01 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN00	Enable/disable using noise filter of TI00 pin input signal
0	Noise filter OFF
1	Noise filter ON

Note The applicable pin can be switched by setting the ISC1 bit of the ISC register.

ISC1 = 0: Whether or not to use the noise filter of the TI07 pin can be selected.

ISC1 = 1: Whether or not to use the noise filter of the RxD0 pin can be selected.

6.3.15 Registers controlling port functions of pins to be used for timer I/O

Using port pins for the timer array unit functions requires setting of the registers that control the port functions multiplexed on the target pins (port mode register (PMxx), port register (Pxx), and port mode control register (PMCxx)). For details, see **4.3.1** Port mode registers (PMxx), **4.3.2** Port registers (Pxx), and **4.3.6** Port mode control registers (PMCxx).

The port mode register (PMxx), port register (Pxx), and port mode control register (PMCxx) to be set depend on the product. For details, see **4.5.3 Register setting examples for used port and alternate functions**.

When using the ports (such as P14/TI04/TO04 and P42/TI05/TO05) to be shared with the timer output pin for timer output, set the port mode control register (PMCxx) bit, port mode register (PMxx) bit and port register (Pxx) bit corresponding to each port to 0.

Example: When using P14/TI04/TO04 for timer output

Set the PM14 bit of port mode register 1 to 0.

Set the P14 bit of port register 1 to 0.

Set bit of LCD port function register (PFSEGx) to 0.

When using the ports (such as P14/Tl04/TO04 and P42/Tl05/TO05) to be shared with the timer input pin for timer input, set the port mode register (PMxx) bit corresponding to each port to 1. And set the port mode control register (PMCxx) bit corresponding to each port to 0. At this time, the port register (Pxx) bit may be 0 or 1.

Example: When using P14/TI04/TO04 for timer input

Set the PM14 bit of port mode register 1 to 1.

Set the P14 bit of port register 1 to 0 or 1.

Set bit of LCD port function register (PFSEGx) to 0.

6.4 Basic Rules of Timer Array Unit

6.4.1 Basic rules of simultaneous channel operation function

When simultaneously using multiple channels, namely, a combination of a master channel (a reference timer mainly counting the cycle) and slave channels (timers operating according to the master channel), the following rules apply.

- (1) Only an even channel (channel 0, 2, 4, etc.) can be set as a master channel.
- (2) Any channel, except channel 0, can be set as a slave channel.
- (3) The slave channel must be lower than the master channel.

Example: If channel 2 is set as a master channel, channel 3 or those that follow (channels 3, 4, 5, etc.) can be set as a slave channel.

- (4) Two or more slave channels can be set for one master channel.
- (5) When two or more master channels are to be used, slave channels with a master channel between them may not be set


Example: If channels 0 and 4 are set as master channels, channels 1 to 3 can be set as the slave channels of master channel 0. Channels 5 to 7 cannot be set as the slave channels of master channel 0.

- (6) The operating clock for a slave channel in combination with a master channel must be the same as that of the master channel. The CKSmn0, CKSmn1 bits (bit 15, 14 of timer mode register mn (TMRmn)) of the slave channel that operates in combination with the master channel must be the same value as that of the master channel.
- (7) A master channel can transmit INTTMmn (interrupt), start software trigger, and count clock to the lower channels.
- (8) A slave channel can use INTTMmn (interrupt), a start software trigger, or the count clock of the master channel as a source clock, but cannot transmit its own INTTMmn (interrupt), start software trigger, or count clock to channels with lower channel numbers.
- (9) A master channel cannot use INTTMmn (interrupt), a start software trigger, or the count clock from the other higher master channel as a source clock.
- (10) To simultaneously start channels that operate in combination, the channel start trigger bit (TSmn) of the channels in combination must be set at the same time.
- (11) During the counting operation, a TSmn bit of a master channel or TSmn bits of all channels which are operating simultaneously can be set. It cannot be applied to TSmn bits of slave channels alone.
- (12) To stop the channels in combination simultaneously, the channel stop trigger bit (TTmn) of the channels in combination must be set at the same time.
- (13) CKm2/CKm3 cannot be selected while channels are operating simultaneously, because the operating clocks of master channels and slave channels have to be synchronized.
- (14) Timer mode register m0 (TMRm0) has no master bit (it is fixed as "0"). However, as channel 0 is the highest channel, it can be used as a master channel during simultaneous operation.

The rules of the simultaneous channel operation function are applied in a channel group (a master channel and slave channels forming one simultaneous channel operation function).

If two or more channel groups that do not operate in combination are specified, the basic rules of the simultaneous channel operation function in **6.4.1** Basic rules of simultaneous channel operation function do not apply to the channel groups.

Example



6.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8-bit timer channels.

This function can only be used for channels 1 and 3, and there are several rules for using it.

The basic rules for this function are as follows:

- (1) The 8-bit timer operation function applies only to channels 1 and 3.
- (2) When using 8-bit timers, set the SPLIT bit of timer mode register mn (TMRmn) to 1.
- (3) The higher 8 bits can be operated as the interval timer function.
- (4) At the start of operation, the higher 8 bits output INTTMm1H/INTTMm3H (an interrupt) (which is the same operation performed when MDmn0 is set to 1).
- (5) The operation clock of the higher 8 bits is selected according to the CKSmn1 and CKSmn0 bits of the lower-bit TMRmn register.
- (6) For the higher 8 bits, the TSHm1/TSHm3 bit is manipulated to start channel operation and the TTHm1/TTHm3 bit is manipulated to stop channel operation. The channel status can be checked using the TEHm1/TEHm3 bit.
- (7) The lower 8 bits operate according to the TMRmn register settings. The following three functions support operation of the lower 8 bits:
 - Interval timer function
 - External event counter function
 - Delay count function
- (8) For the lower 8 bits, the TSm1/TSm3 bit is manipulated to start channel operation and the TTm1/TTm3 bit is manipulated to stop channel operation. The channel status can be checked using the TEm1/TEm3 bit.
- (9) During 16-bit operation, manipulating the TSHm1, TSHm3, TTHm1, and TTHm3 bits is invalid. The TSm1, TSm3, TTm1, and TTm3 bits are manipulated to operate channels 1 and 3. The TEHm3 and TEHm1 bits are not changed.
- (10) For the 8-bit timer function, the simultaneous operation functions (one-shot pulse, PWM, and multiple PWM) cannot be used.

6.5 Operation of Counter

6.5.1 Count clock (ftclk)

The count clock (f_{TCLK}) of the timer array unit can be selected from the following according to the CCSmn bit of timer mode register mn (TMRmn).

- Operation clock (fmck) specified by the CKSmn0 and CKSmn1 bits
- Valid edge of input signal input from the TImn pin


Because the timer array unit is designed to operate in synchronization with fclk, the timings of the count clock (ftclk) are shown below.

(1) When operation clock (fmck) specified by the CKSmn0 and CKSmn1 bits is selected (CCSmn = 0)

The count clock (f_{TCLK}) is between f_{CLK} to f_{CLK} to f_{CLK} by setting of timer clock select register m (TPSm). When a divided f_{CLK} is selected, however, the clock selected in TPSmn register, but a signal which becomes high level for one period of f_{CLK} from its rising edge. When a f_{CLK} is selected, fixed to high level

Counting of timer count register mn (TCRmn) delayed by one period of fclk from rising edge of the count clock, because of synchronization with fclk. But, this is described as "counting at rising edge of the count clock", as a matter of convenience.

Figure 6-24. Timing of fclk and Count Clock (ftclk) (When CCSmn = 0)



- Remarks 1. \triangle : Rising edge of the count clock
 - ▲ : Synchronization, increment/decrement of counter
 - 2. fclk: CPU/peripheral hardware clock

(2) When valid edge of input signal via the Tlmn pin is selected (CCSmn = 1)

The count clock (ftclk) becomes the signal that detects valid edge of input signal via the Tlmn pin and synchronizes next rising fmck. The count clock (ftclk) is delayed for 1 to 2 period of fmck from the input signal via the Tlmn pin (when a noise filter is used, the delay becomes 3 to 4 clock).

Counting of timer count register mn (TCRmn) delayed by one period of fclk from rising edge of the count clock, because of synchronization with fclk. But, this is described as "counting at valid edge of input signal via the Tlmn pin", as a matter of convenience.




Figure 6-25. Timing of fclκ and Count Clock (fτclκ) (When CCSmn = 1, Noise Filter Unused)

- <1> Setting TSmn bit to 1 enables the timer to be started and to become wait state for valid edge of input signal via the TImn pin.
- <2> The rise of input signal via the TImn pin is sampled by fMCK.
- <3> The edge is detected by the rising of the sampled signal and the detection signal (count clock) is output.

Remarks 1. \triangle : Rising edge of the count clock

- ▲ : Synchronization, increment/decrement of counter
- $\textbf{2.} \ \, \textbf{fclk: CPU/peripheral hardware clock}$

fмск: Operation clock of channel n

3. The waveform of the Tlmn pin input signal, which is used for input pulse interval measurement, input signal of high/low width measurement, the delay counter, and one-shot pulse output, is the same as that shown in above figure.

6.5.2 Start timing of counter

Operation of timer count register mn (TCRmn) is enabled by setting of TSmn bit of timer channel start register m (TSm). Operation from when counting is enabled to when timer count register mn (TCRmn) starts counting is shown in Table 6-6.

Table 6-6. Operations from Count Operation Enabled State to Timer Count Register mn (TCRmn) Count Start

Timer Operation Mode	Operation when TSmn = 1 Is Set
Interval timer mode	No operation is carried out from start trigger detection (TSmn=1) until count clock generation. The first count clock loads the value of the TDRmn register to the TCRmn register and the subsequent count clock performs count down operation (see 6.5.3 (1) Operation of interval timer mode).
Event counter mode	Writing 1 to the TSmn bit loads the value of the TDRmn register to the TCRmn register. If detect edge of Tlmn input. The subsequent count clock performs count down operation (see 6.5.3 (2) Operation of event counter mode).
Capture mode	No operation is carried out from start trigger detection (TSmn = 1) until count clock generation. The first count clock loads 0000H to the TCRmn register and the subsequent count clock performs count up operation (see 6.5.3 (3) Operation of capture mode (input pulse interval measurement)).
One-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TSmn bit while the timer is stopped (TEmn = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads the value of the TDRmn register to the TCRmn register and the subsequent count clock performs count down operation (see 6.5.3 (4) Operation of one-count mode).
Capture & one-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TSmn bit while the timer is stopped (TEmn = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads 0000H to the TCRmn register and the subsequent count clock performs count up operation (see 6.5.3 (5) Operation of capture & one-count mode (high-level width measurement)).

6.5.3 Operation of counter

Here, the counter operation in each mode is explained.

(1) Operation of interval timer mode

- <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit. Timer count register mn (TCRmn) holds the initial value until count clock generation.
- <2> A start trigger is generated at the first count clock after operation is enabled.
- <3> When the MDmn0 bit is set to 1, INTTMmn is generated by the start trigger.
- <4> By the first count clock after the operation enable, the value of timer data register mn (TDRmn) is loaded to the TCRmn register and counting starts in the interval timer mode.
- <5> When the TCRmn register counts down and its count value is 0000H, INTTMmn is generated and the value of timer data register mn (TDRmn) is loaded to the TCRmn register and counting keeps on.




Figure 6-26. Operation Timing (In Interval Timer Mode)

Caution In the operation in the first count clock cycle after writing the TSmn bit, an error at a maximum of one count clock cycle occurs since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated when counting is started by setting MDmn0 = 1.

Remark fmck, the start trigger detection signal, and INTTMmn become active for one clock cycle in synchronization with fclk.

(2) Operation of event counter mode

- <1> Timer count register mn (TCRmn) holds its initial value while operation is stopped (TEmn = 0).
- <2> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.
- <3> As soon as 1 has been written to the TSmn bit and 1 has been set to the TEmn bit, the value of timer data register mn (TDRmn) is loaded to the TCRmn register to start counting.
- <4> After that, the TCRmn register value is counted down according to the count clock of the valid edge of the Tlmn input.




Figure 6-27. Operation Timing (In Event Counter Mode)

Remark The above figure indicates the timing when the noise filter is not used. When the noise filter is turned on, edge detection is delayed by 2 fmck cycles (it sums up to 3 to 4 cycles) from Tlmn input. The error per one cycle occurs because the Tlmn input is not synchronous with the count clock (fmck).

(3) Operation of capture mode (input pulse interval measurement)

- <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.
- <2> Timer count register mn (TCRmn) holds the initial value until count clock generation.
- <3> A start trigger is generated at the first count clock after operation is enabled. And the value of 0000H is loaded to the TCRmn register and counting starts in the capture mode. (When the MDmn0 bit is set to 1, INTTMmn is generated by the start trigger.)
- <4> On detection of the valid edge of the TImn input, the value of the TCRmn register is captured to timer data register mn (TDRmn) and INTTMmn is generated. However, this capture value is no meaning. The TCRmn register keeps on counting from 0000H.
- <5> On next detection of the valid edge of the TImn input, the value of the TCRmn register is captured to timer data register mn (TDRmn) and INTTMmn is generated.




Figure 6-28. Operation Timing (In Capture Mode: Input Pulse Interval Measurement)

If a clock has been input to TImn (the trigger exists) when capturing starts, counting starts when a trigger is detected, even if no edge is detected. Therefore, the first captured value (<4>) does not determine a pulse interval (in the above figure, 0001 just indicates two clock cycles but does not determine the pulse interval) and so the user can ignore it.

Caution In the operation in the first count clock cycle after writing the TSmn bit, an error at a maximum of one count clock cycle occurs since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated when counting is started by setting MDmn0 = 1.

Remark The above figure indicates the timing when the noise filter is not used. When the noise filter is turned on, edge detection is delayed by 2 fмск cycles (it sums up to 3 to 4 cycles) from Tlmn input. The error per one cycle occurs because the Tlmn input is not synchronous with the count clock (fmck).

(4) Operation of one-count mode

- <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.
- <2> Timer count register mn (TCRmn) holds the initial value until start trigger generation.
- <3> Rising edge of the Tlmn input is detected.
- <4> On start trigger detection, the value of timer data register mn (TDRmn) is loaded to the TCRmn register and count starts.
- <5> When the TCRmn register counts down and its count value is 0000H, INTTMmn is generated and the value of the TCRmn register becomes FFFFH and counting stops.





Figure 6-29. Operation Timing (In One-count Mode)

Remark The above figure indicates the timing when the noise filter is not used. When the noise filter is turned on, edge detection is delayed by 2 fmcκ cycles (it sums up to 3 to 4 cycles) from Tlmn input. The error per one cycle occurs because the Tlmn input is not synchronous with the count clock (fmcκ).

(5) Operation of capture & one-count mode (high-level width measurement)

- <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit of timer channel start register m (TSm).
- <2> Timer count register mn (TCRmn) holds the initial value until start trigger generation.
- <3> Rising edge of the Tlmn input is detected.
- <4> On start trigger detection, the value of 0000H is loaded to the TCRmn register and count starts.
- <5> On detection of the falling edge of the TImn input, the value of the TCRmn register is captured to timer data register mn (TDRmn) and INTTMmn is generated.

Figure 6-30. Operation Timing (In Capture & One-count Mode: High-level Width Measurement)




Remark The above figure indicates the timing when the noise filter is not used. When the noise filter is turned on, edge detection is delayed by 2 fmcκ cycles (it sums up to 3 to 4 cycles) from Tlmn input. The error per one cycle occurs because the Tlmn input is not synchronous with the count clock (fmcκ).

6.6 Channel Output (TOmn Pin) Control

6.6.1 TOmn pin output circuit configuration

Figure 6-31. Output Circuit Configuration



The following describes the TOmn pin output circuit.

- <1> When TOMmn = 0 (master channel output mode), the set value of timer output level register m (TOLm) is ignored and only INTTM0p (slave channel timer interrupt) is transmitted to timer output register m (TOm).
- <2> When TOMmn = 1 (slave channel output mode), both INTTMmn (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TOm register.

At this time, the TOLm register becomes valid and the signals are controlled as follows:

When TOLmn = 0: Positive logic output (INTTMmn \rightarrow set, INTTM0p \rightarrow reset) When TOLmn = 1: Negative logic output (INTTMmn \rightarrow reset, INTTM0p \rightarrow set)

When INTTMmn and INTTM0p are simultaneously generated, (0% output of PWM), INTTM0p (reset signal) takes priority, and INTTMmn (set signal) is masked.

- <3> While timer output is enabled (TOEmn = 1), INTTMmn (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TOm register. Writing to the TOm register (TOmn write signal) becomes invalid.
 - When TOEmn = 1, the TOmn pin output never changes with signals other than interrupt signals.
 - To initialize the TOmn pin output level, it is necessary to set timer operation is stopped (TOEmn = 0) and to write a value to the TOm register.
- <4> While timer output is disabled (TOEmn = 0), writing to the TOmn bit to the target channel (TOmn write signal) becomes valid. When timer output is disabled (TOEmn = 0), neither INTTMmn (master channel timer interrupt) nor INTTM0p (slave channel timer interrupt) is transmitted to the TOm register.
- <5> The TOm register can always be read, and the TOmn pin output level can be checked.

Caution Since outputs are N-ch open-drain outputs, an external pull-up resistor is required to use P60 and P61 as channel output.

Remark m: Unit number (m = 0)

n: Channel number

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

p: Slave channel number

n

6.6.2 TOmn pin output setting

The following figure shows the procedure and status transition of the TOmn output pin from initial setting to timer operation start.




Figure 6-32. Status Transition from Timer Output Setting to Operation Start

- <1> The operation mode of timer output is set.
 - TOMmn bit (0: Master channel output mode, 1: Slave channel output mode)
 - TOLmn bit (0: Positive logic output, 1: Negative logic output)
- <2> The timer output signal is set to the initial status by setting timer output register m (TOm).
- <3> The timer output operation is enabled by writing 1 to the TOEmn bit (writing to the TOm register is disabled).
- <4> The port is set to digital I/O by port mode control register (PMCxx).
- <5> The port I/O setting is set to output (see 6.3.15 Registers controlling port functions of pins to be used for timer I/O).
- <6> The timer operation is enabled (TSmn = 1).

6.6.3 Cautions on channel output operation

(1) Changing values set in the registers TOm, TOEm, and TOLm during timer operation

Since the timer operations (operations of timer count register mn (TCRmn) and timer data register mn (TDRmn)) are independent of the TOmn output circuit and changing the values set in timer output register m (TOm), timer output enable register m (TOEm), and timer output level register m (TOLm) does not affect the timer operation, the values can be changed during timer operation. To output an expected waveform from the TOmn pin by timer operation, however, set the TOm, TOEm, TOLm, and TOMm registers to the values stated in the register setting example of each operation shown by 6.8 and 6.9.

When the values set to the TOEm, and TOMm registers (but not the TOm register) are changed close to the occurrence of the timer interrupt (INTTMmn) of each channel, the waveform output to the TOmn pin might differ, depending on whether the values are changed immediately before or immediately after the timer interrupt (INTTMmn) occurs.

(2) Default level of TOmn pin and output level after timer operation start

The change in the output level of the TOmn pin when timer output register m (TOm) is written while timer output is disabled (TOEmn = 0), the initial level is changed, and then timer output is enabled (TOEmn = 1) before port output is enabled, is shown below.

(a) When operation starts with master channel output mode (TOMmn = 0) setting

The setting of timer output level register m (TOLm) is invalid when master channel output mode (TOMmn = 0). When the timer operation starts after setting the default level, the toggle signal is generated and the output level of the TOmn pin is reversed.




Figure 6-33. TOmn Pin Output Status at Toggle Output (TOMmn = 0)

Remarks 1. Toggle: Reverse TOmn pin output status

(b) When operation starts with slave channel output mode (TOMmp = 1) setting (PWM output))

When slave channel output mode (TOMmp = 1), the active level is determined by timer output level register m (TOLm) setting.




Figure 6-34. TOmp Pin Output Status at PWM Output (TOMmp = 1)

Remarks 1. Set: The output signal of the TOmp pin changes from inactive level to active level.

Reset: The output signal of the TOmp pin changes from active level to inactive level.

2. m: Unit number (m = 0), p: Channel number (p = 1 to 7)


(3) Operation of TOmn pin in slave channel output mode (TOMmn = 1)

(a) When timer output level register m (TOLm) setting has been changed during timer operation

When the TOLm register setting has been changed during timer operation, the setting becomes valid at the generation timing of the TOmn pin change condition. Rewriting the TOLm register does not change the output level of the TOmn pin.

The operation when TOMmn is set to 1 and the value of the TOLm register is changed while the timer is operating (TEmn = 1) is shown below.

Figure 6-35. Operation When TOLm Register Has Been Changed Contents During Timer Operation



Remarks 1. Set: The output signal of the TOmn pin changes from inactive level to active level.

Reset: The output signal of the TOmn pin changes from active level to inactive level.

2. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

(b) Set/reset timing


To realize 0%/100% output at PWM output, the TOmn pin/TOmn bit set timing at master channel timer interrupt (INTTMmn) generation is delayed by 1 count clock by the slave channel.

If the set condition and reset condition are generated at the same time, a higher priority is given to the latter. Figure 6-36 shows the set/reset operating statuses where the master/slave channels are set as follows.


Master channel: TOEmn = 1, TOMmn = 0, TOLmn = 0 Slave channel: TOEmp = 1, TOMmp = 1, TOLmp = 0

Figure 6-36. Set/Reset Timing Operating Statuses

(1) Basic operation timing



(2) Operation timing when 0 % duty



Remarks 1. Internal reset signal: TOmn pin reset/toggle signal Internal set signal: TOmn pin set signal

2. m: Unit number (m = 0)

n: Channel number

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

p: Slave channel number

n < p ≤ 7

6.6.4 Collective manipulation of TOmn bit

In timer output register m (TOm), the setting bits for all the channels are located in one register in the same way as timer channel start register m (TSm). Therefore, the TOmn bit of all the channels can be manipulated collectively.

Only the desired bits can also be manipulated by enabling writing only to the TOmn bits (TOEmn = 0) that correspond to the relevant bits of the channel used to perform output (TOmn).

Before writing TO07 TO06 TO0 0 0 0 0 0 0 0 TO05 TO04 TO03 TO02 TO01 TO00 0 0 0 0 TOE0 0 0 0 0 0 0 0 TOE07 TOE06 TOE05 TOE04 TOE03 TOE02 TOE01 TOE00 0 0 1 Data to be written 0 0 0 0 0 0 0 0 0 0 1 1 1 0 ¥ Φ After writing TO0 0 0 0 0 0 TO07 TO06 TO05 TO04 TO03 TO02 TO01 TO00 0

Figure 6-37 Example of TO0n Bit Collective Manipulation

Writing is done only to the TOmn bit with TOEmn = 0, and writing to the TOmn bit with TOEmn = 1 is ignored.

TOmn (channel output) to which TOEmn = 1 is set is not affected by the write operation. Even if the write operation is done to the TOmn bit, it is ignored and the output change by timer operation is normally done.




Figure 6-38. TO0n Pin Statuses by Collective Manipulation of TO0n Bit

Caution While timer output is enabled (TOEmn = 1), even if the output by timer interrupt of each timer (INTTMmn) contends with writing to the TOmn bit, output is normally done to the TOmn pin.


6.6.5 Timer interrupt and TOmn pin output at operation start


In the interval timer mode or capture mode, the MDmn0 bit in timer mode register mn (TMRmn) sets whether or not to generate a timer interrupt at count start.

When MDmn0 is set to 1, the count operation start timing can be known by the timer interrupt (INTTMmn) generation. In the other modes, neither timer interrupt at count operation start nor TOmn output is controlled.

Figure 6-39 shows operation examples when the interval timer mode (TOEmn = 1, TOMmn = 0) is set.

Figure 6-39. Operation Examples of Timer Interrupt at Count Operation Start and TOmn Output





When MDmn0 is set to 1, a timer interrupt (INTTMmn) is output at count operation start, and TOmn performs a toggle operation.

When MDmn0 is set to 0, a timer interrupt (INTTMmn) is not output at count operation start, and TOmn does not change either. After counting one cycle, INTTMmn is output and TOmn performs a toggle operation.

6.7 Timer Input (TImn) Control

6.7.1 Tlmn input circuit configuration

A signal is input from a timer input pin, goes through a noise filter and an edge detector, and is sent to a timer controller. Enable the noise filter for the pin in need of noise removal. The following shows the configuration of the input circuit.

CCSmn Interrupt signal from master channel-Count clock selection **f**TCLK Timer controller Noise Edge TImn pin filter detection **TNFENmn** CISmn1, STSmn2 to CISmn0 STSmn0

Figure 6-40. Input Circuit Configuration

6.7.2 Noise filter

When the noise filter is disabled, the input signal is only synchronized with the operating clock (fmck) for channel n. When the noise filter is enabled, after synchronization with the operating clock (fmck) for channel n, whether the signal keeps the same value for two clock cycles is detected. The following shows differences in waveforms output from the noise filter between when the noise filter is enabled and disabled.




Figure 6-41. Sampling Waveforms Through Tlmn Input Pin with Noise Filter Enabled and Disabled

Caution The Tlmn pin input waveform is shown to explain the noise filter ON/OFF operation. For actual operation, refer to the high-level width/low-level width in 32.4 AC Characteristics.

6.7.3 Cautions on channel input operation

When a timer input pin is set as unused, the operating clock is not supplied to the noise filter. Therefore, after settings are made to use the timer input pin, the following wait time is necessary before a trigger is specified to enable operation of the channel corresponding to the timer input pin.

(1) Noise filter is disabled

When bits 12 (CCSmn), 9 (STSmn1), and 8 (STSmn0) in the timer mode register mn (TMRmn) are 0 and then one of them is set to 1, wait for at least two cycles of the operating clock (fmck), and then set the operation enable trigger bit in the timer channel start register (TSm).

(2) Noise filter is enabled

When bits 12 (CCSmn), 9 (STSmn1), and 8 (STSmn0) in the timer mode register mn (TMRmn) are all 0 and then one of them is set to 1, wait for at least four cycles of the operating clock (fMcK), and then set the operation enable trigger bit in the timer channel start register (TSm).

6.8 Independent Channel Operation Function of Timer Array Unit

6.8.1 Operation as interval timer/square wave output

(1) Interval timer

The timer array unit can be used as a reference timer that generates INTTMmn (timer interrupt) at fixed intervals. The interrupt generation period can be calculated by the following expression.

Generation period of INTTMmn (timer interrupt) = Period of count clock × (Set value of TDRmn + 1)

(2) Operation as square wave output

TOmn performs a toggle operation as soon as INTTMmn has been generated, and outputs a square wave with a duty factor of 50%.

The period and frequency for outputting a square wave from TOmn can be calculated by the following expressions.

- Period of square wave output from TOmn = Period of count clock × (Set value of TDRmn + 1) × 2
- Frequency of square wave output from TOmn = Frequency of count clock/{(Set value of TDRmn + 1) × 2}

Timer count register mn (TCRmn) operates as a down counter in the interval timer mode.

The TCRmn register loads the value of timer data register mn (TDRmn) at the first count clock after the channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSm) is set to 1. If the MDmn0 bit of timer mode register mn (TMRmn) is 0 at this time, INTTMmn is not output and TOmn is not toggled. If the MDmn0 bit of the TMRmn register is 1, INTTMmn is output and TOmn is toggled.

After that, the TCRmn register count down in synchronization with the count clock.

When TCRmn = 0000H, INTTMmn is output and TOmn is toggled at the next count clock. At the same time, the TCRmn register loads the value of the TDRmn register again. After that, the same operation is repeated.


The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid from the next period.

Clock selection CKm1 Operation clock^{Note} Timer counter Output O TOmn pin register mn (TCRmn) controller selection Interrupt Timer data Interrupt signal **TSmn** Trigger register mn(TDRmn) controller (INTTMmn)

Figure 6-42. Block Diagram of Operation as Interval Timer/Square Wave Output

Note When channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.

Figure 6-43. Example of Basic Timing of Operation as Interval Timer/Square Wave Output (MDmn0 = 1)



Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)

TOmn: TOmn pin output signal

(a) Timer mode register mn (TMRmn) 15 14 13 12 0 **TMRmn** CKSmn CKSmn0 CCSmn M/SNot STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 MDmn3 MDmn2 MDmn0 MDmn1 1/0 1/0 0/1 0 O 0 1/0 0 0 0 0 0 0 0 0 Operation mode of channel n 000B: Interval timer Setting of operation when counting is started 0: Neither generates INTTMmn nor inverts timer output when counting is started. 1: Generates INTTMmn and inverts timer output when counting is started. Selection of TImn pin input edge 00B: Sets 00B because these are not used. Start trigger selection 000B: Selects only software start. Setting of MASTERmn bit (channels 2, 4, 6) 0: Independent channel operation function. Setting of SPLITmn bit (channels 1, 3) 0: 16-bit timer mode 1: 8-bit timer mode Count clock selection 0: Selects operation clock (fmck). Operation clock (fmck) selection 00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n. 01B: Selects CKm2 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3).

11B: Selects CKm3 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3).

Figure 6-44. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (1/2)

(b) Timer output register m (TOm)

TOm TOmn 1/0

0: Outputs 0 from TOmn.

1: Outputs 1 from TOmn.

(c) Timer output enable register m (TOEm)

TOEm Bit n
TOEmn
1/0

0: Stops the TOmn output operation by counting operation.

1: Enables the TOmn output operation by counting operation.

Note TMRm2, TMRm4, TMRm6: MASTERmn bit TMRm1, TMRm3: SPLITmn bit TMRm0, TMRm5, TMRm7: Fixed to 0

Figure 6-44. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (2/2)

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode)

(e) Timer output mode register m (TOMm)

TOMm Bit n
TOMmn
0

0: Sets master channel output mode.

Figure 6-45. Operation Procedure of Interval Timer/Square Wave Output Function (1/2)

	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets timer mode register mn (TMRmn) (determines operation mode of channel). Sets interval (period) value to timer data register mn (TDRmn).	Channel stops operating. (Clock is supplied and some power is consumed.)
	To use the TOmn output Clears the TOMmn bit of timer output mode register m (TOMm) to 0 (master channel output mode). Clears the TOLmn bit to 0. Sets the TOmn bit and determines default level of the TOmn output.	The TOmn pin goes into Hi-Z output state. The TOmn default setting level is output when the port mode register is in the output mode and the port register is 0.
	•	TOmn does not change because channel stops operating. The TOmn pin outputs the TOmn set level.
Operation start	(Sets the TOEmn bit to 1 only if using TOmn output and resuming operation.). Sets the TSmn (TSHm1, TSHm3) bit to 1. The TSmn (TSHm1, TSHm3) bit automatically returns to 0 because it is a trigger bit.	TEmn (TEHm1, TEHm3) = 1, and count operation starts. Value of the TDRmn register is loaded to timer count register mn (TCRmn) at the count clock input. INTTMmn is generated and TOmn performs toggle operation if the MDmn0 bit of the TMRmn register is 1.
During operation	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TOm and TOEm registers can be changed. Set values of the TMRmn register, TOMmn, and TOLmn bits cannot be changed.	Counter (TCRmn) counts down. When count value reaches 0000H, the value of the TDRmn register is loaded to the TCRmn register again and the count operation is continued. By detecting TCRmn = 0000H, INTTMmn is generated and TOmn performs toggle operation. After that, the above operation is repeated.
Operation stop	The TTmn (TTHm1, TTHm3) bit is set to 1. The TTmn (TTHm1, TTHm3) bit automatically returns to 0 because it is a trigger bit.	TEmn (TEHm1, TEHm3), and count operation stops. The TCRmn register holds count value and stops. The TOmn output is not initialized but holds current status.
	The TOEmn bit is cleared to 0 and value is set to the TOmn bit.→	The TOmn pin outputs the TOmn bit set level.

(Remark is listed on the next page.)

Figure 6-45. Operation Procedure of Interval Timer/Square Wave Output Function (2/2)

	Software operation	Hardware status
TAU stop	To hold the TOmn pin output level Clears the TOmn bit to 0 after the value to be held is set to the port register. When holding the TOmn pin output level is not necessary Setting not required.	The TOmn pin output level is held by port function.
	The TAUmEN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOmn bit is cleared to 0 and the TOmn pin is set to port mode.)

6.8.2 Operation as external event counter

The timer array unit can be used as an external event counter that counts the number of times the valid input edge (external event) is detected in the TImn pin. When a specified count value is reached, the event counter generates an interrupt. The specified number of counts can be calculated by the following expression.

Specified number of counts = Set value of TDRmn + 1

Timer count register mn (TCRmn) operates as a down counter in the event counter mode.

The TCRmn register loads the value of timer data register mn (TDRmn) by setting any channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSm) to 1.

The TCRmn register counts down each time the valid input edge of the Tlmn pin has been detected. When TCRmn = 0000H, the TCRmn register loads the value of the TDRmn register again, and outputs INTTMmn.

After that, the above operation is repeated.

An irregular waveform that depends on external events is output from the TOmn pin. Stop the output by setting the TOEmn bit of timer output enable register m (TOEm) to 0.

The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid during the next count period.

TNFENxx Clock selection Noise Edge Tlmn pin ◎ Timer counter filter detection register mn (TCRmn) Trigger selection Timer data Interrupt O Interrupt signal **TSmn** register mn (TDRmn) controller (INTTMmn)

Figure 6-46. Block Diagram of Operation as External Event Counter




Figure 6-47. Example of Basic Timing of Operation as External Event Counter

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

Tlmn: Tlmn pin input signal

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)




Figure 6-48. Example of Set Contents of Registers in External Event Counter Mode (1/2)

Figure 6-48. Example of Set Contents of Registers in External Event Counter Mode (2/2)

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode).

(e) Timer output mode register m (TOMm)

TOMm TOMmn 0

0: Sets master channel output mode.

Figure 6-49. Operation Procedure When External Event Counter Function Is Used

	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable register 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel). Sets number of counts to timer data register mn (TDRmn). Clears the TOEmn bit of timer output enable register m (TOEm) to 0.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and count operation starts. Value of the TDRmn register is loaded to timer count register mn (TCRmn) and detection of the TImn pin input edge is awaited.
During operation	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TMRmn register, TOMmn, TOLmn, TOmn, and TOEmn bits cannot be changed.	Counter (TCRmn) counts down each time input edge of the TImn pin has been detected. When count value reaches 0000H, the value of the TDRmn register is loaded to the TCRmn register again, and the count operation is continued. By detecting TCRmn = 0000H, the INTTMmn output is generated. After that, the above operation is repeated.
Operation stop	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.8.3 Operation as input pulse interval measurement

The count value can be captured at the TImn valid edge and the interval of the pulse input to TImn can be measured. In addition, the count value can be captured by using software operation (TSmn = 1) as a capture trigger while the TEmn bit is set to 1.

The pulse interval can be calculated by the following expression.

TImn input pulse interval = Period of count clock × ((10000H × TSRmn: OVF) + (Capture value of TDRmn + 1))

Caution The TImn pin input is sampled using the operating clock selected with the CKSmn bit of timer mode register mn (TMRmn), so an error of up to one operating clock cycle occurs.

Timer count register mn (TCRmn) operates as an up counter in the capture mode.

When the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, the TCRmn register counts up from 0000H in synchronization with the count clock.

When the TImn pin input valid edge is detected, the count value of the TCRmn register is transferred (captured) to timer data register mn (TDRmn) and, at the same time, the TCRmn register is cleared to 0000H, and the INTTMmn is output. If the counter overflows at this time, the OVF bit of timer status register mn (TSRmn) is set to 1. If the counter does not overflow, the OVF bit is cleared. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Set the STSmn2 to STSmn0 bits of the TMRmn register to 001B to use the valid edges of Tlmn as a start trigger and a capture trigger.

When TEmn = 1, a software operation (TSmn = 1) can be used as a capture trigger, instead of using the TImn pin input.




Figure 6-50. Block Diagram of Operation as Input Pulse Interval Measurement

Note When channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.




Figure 6-51. Example of Basic Timing of Operation as Input Pulse Interval Measurement (MDmn0 = 0)

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

TImn: TImn pin input signal

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)

OVF: Bit 0 of timer status register mn (TSRmn)

(a) Timer mode register mn (TMRmn) 13 0 CISmn1 **TMRmn** CKSmn1 CKSmn0 CCSmr STSmn2 STSmn1 STSmn0 MDmn3 MDmn2 MDmn1 MDmn0 1/0 1/0 0 0 0 0 1/0 0 1/0 Operation mode of channel n 010B: Capture mode Setting of operation when counting is started 0: Does not generate INTTMmn when counting is started. 1: Generates INTTMmn when counting is started. Selection of Tlmn pin input edge 00B: Detects falling edge. 01B: Detects rising edge. 10B: Detects both edges. 11B: Setting prohibited Capture trigger selection 001B: Selects the Tlmn pin input valid edge. Setting of MASTERmn bit (channels 2, 4, 6) 0: Independent channel operation Setting of SPLITmn bit (channels 1, 3) 0: 16-bit timer mode. Count clock selection 0: Selects operation clock (fmck). Operation clock (fmck) selection 00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n. 01B: Selects CKm2 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3). 11B: Selects CKm3 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3). (b) Timer output register m (TOm) Bit n TOm 0: Outputs 0 from TOmn. TOmn 0 (c) Timer output enable register m (TOEm) Bit n **TOEm** TOEmn 0: Stops TOmn output operation by counting operation. 0 (d) Timer output level register m (TOLm) **TOLm** 0: Cleared to 0 when TOMmn = 0 (master channel output mode). TOLmr 0 (e) Timer output mode register m (TOMm) Bit n **TOMm** 0: Sets master channel output mode. TOMmi 0 Note TMRm2, TMRm4, TMRm6: MASTERmn bit

Figure 6-52. Example of Set Contents of Registers to Measure Input Pulse Interval

SPLITmn bit

TMRm1, TMRm3:

TMRm0, TMRm5, TMRm7: Fixed to 0

Figure 6-53. Operation Procedure When Input Pulse Interval Measurement Function Is Used

	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable register 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel).	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and count operation starts. Timer count register mn (TCRmn) is cleared to 0000H at the count clock input. When the MDmn0 bit of the TMRmn register is 1, INTTMmn is generated.
During operation	Set values of only the CISmn1 and CISmn0 bits of the TMRmn register can be changed. The TDRmn register can always be read. The TCRmn register can always be read. The TSRmn register can always be read. Set values of the TOMmn, TOLmn, TOmn, and TOEmn bits cannot be changed.	Counter (TCRmn) counts up from 0000H. When the TImn pin input valid edge is detected, the count value is transferred (captured) to timer data register mn (TDRmn). At the same time, the TCRmn register is cleared to 0000H, and the INTTMmn signal is generated. If an overflow occurs at this time, the OVF bit of timer status register mn (TSRmn) is set; if an overflow does not occur, the OVF bit is cleared. After that, the above operation is repeated.
Operation stop	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops. The OVF bit of the TSRmn register is also held.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0.——	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.8.4 Operation as input signal high-/low-level width measurement

Caution When using a channel to implement the LIN-bus, set bit 1 (ISC1) of the input switch control register (ISC) to 1. In the following descriptions, read TImn as RxD0.

By starting counting at one edge of the Tlmn pin input and capturing the number of counts at another edge, the signal width (high-level width/low-level width) of TImn can be measured. The signal width of TImn can be calculated by the following expression.

Signal width of Tlmn input = Period of count clock × ((10000H × TSRmn: OVF) + (Capture value of TDRmn + 1))

Caution The TImn pin input is sampled using the operating clock selected with the CKSmn bit of timer mode register mn (TMRmn), so an error equivalent to one operation clock occurs.

Timer count register mn (TCRmn) operates as an up counter in the capture & one-count mode.

When the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, the TEmn bit is set to 1 and the TImn pin start edge detection wait status is set.

When the TImn pin input start edge (rising edge of the TImn pin input when the high-level width is to be measured) is detected, the counter counts up from 0000H in synchronization with the count clock. When the valid capture edge (falling edge of the TImn pin input when the high-level width is to be measured) is detected later, the count value is transferred to timer data register mn (TDRmn) and, at the same time, INTTMmn is output. If the counter overflows at this time, the OVF bit of timer status register mn (TSRmn) is set to 1. If the counter does not overflow, the OVF bit is cleared. The TCRmn register stops at the value "value transferred to the TDRmn register + 1", and the TImn pin start edge detection wait status is set. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Whether the high-level width or low-level width of the TImn pin is to be measured can be selected by using the CISmn1 and CISmn0 bits of the TMRmn register.

Because this function is used to measure the signal width of the TImn pin input, the TSmn bit cannot be set to 1 while the TEmn bit is 1.

CISmn1, CISmn0 of TMRmn register = 10B: Low-level width is measured.


CISmn1, CISmn0 of TMRmn register = 11B: High-level width is measured.

selection CKm1 Operation clock Note Timer counter 양 register mn (TCRmn) **TNFENxx** Timer data Interrupt Noise Edge Interrupt signal TImn pin register mn (TDRmn) controller filter detection (INTTMmn)

Figure 6-54. Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement

Note For channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.

Figure 6-55. Example of Basic Timing of Operation as Input Signal High-/Low-Level Width Measurement



Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

TImn: TImn pin input signal

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)

OVF: Bit 0 of timer status register mn (TSRmn)

(a) Timer mode register mn (TMRmn) 13 12 **TMRmn** CKSmn1 CKSmn0 CCSmn STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 MDmn3 MDmn2 MDmn1 MDmn0 1/0 0 0 0 0 0 1/0 0 0 Operation mode of channel n 110B: Capture & one-count Setting of operation when counting is started 0: Does not generate INTTMmn when counting is started. Selection of TImn pin input edge 10B: Both edges (to measure low-level width) 11B: Both edges (to measure high-level width) Start trigger selection 010B: Selects the Tlmn pin input valid edge. Setting of MASTERmn bit (channels 2, 4, 6) 0: Independent channel operation function. Setting of SPLITmn bit (channels 1, 3) 1: 16-bit timer mode. Count clock selection 0: Selects operation clock (fmck). Operation clock (fmck) selection 00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n. 01B: Selects CKm2 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3). 11B: Selects CKm3 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3).

Figure 6-56. Example of Set Contents of Registers to Measure Input Signal High-/Low-Level Width

(b) Timer output register m (TOm)

Bit n TOm TOmn 0

0: Outputs 0 from TOmn.

(c) Timer output enable register m (TOEm)

TOEm TOEmr

0: Stops the TOmn output operation by counting operation.

(d) Timer output level register m (TOLm)

Bit n TOLm TOLmn 0

0: Cleared to 0 when TOMmn = 0 (master channel output mode).

(e) Timer output mode register m (TOMm)

Bit n **TOMm** TOMmn 0

0: Sets master channel output mode.

Note TMRm2, TMRm4, TMRm6: MASTERmn bit TMRm1, TMRm3: SPLITmn bit TMRm0, TMRm5, TMRm7: Fixed to 0

Figure 6-57. Operation Procedure When Input Signal High-/Low-Level Width Measurement Function Is Used

		Software operation	Hardware status
TAU defa setti	ault		Power-off status (Clock supply is stopped and writing to each register is disabled.)
		Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
		Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Cha defa setti		Sets the corresponding bit of the noise filter enable register 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel). Clears the TOEmn bit to 0 and stops operation of TOmn.	Channel stops operating. (Clock is supplied and some power is consumed.)
Ope start	eration t	Sets the TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and the TImn pin start edge detection wait status is set.
		Detects the Tlmn pin input count start valid edge.	Clears timer count register mn (TCRmn) to 0000H and starts counting up.
Duri oper	ing eration	Set value of the TDRmn register can always be read. The TCRmn register can always be read. The TSRmn register can always be read. Set values of the TMRmn register, TOMmn, TOLmn, TOmn, and TOEmn bits cannot be changed.	When the TImn pin start edge is detected, the counter (TCRmn) counts up from 0000H. If a capture edge of the TImn pin is detected, the count value is transferred to timer data register mn (TDRmn) and INTTMmn is generated. If an overflow occurs at this time, the OVF bit of timer status register mn (TSRmn) is set; if an overflow does not occur, the OVF bit is cleared. The TCRmn register stops the count operation until the next TImn pin start edge is detected.
Ope stop	eration	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops. The OVF bit of the TSRmn register is also held.
TAU		The TAUmEN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.8.5 Operation as delay counter

It is possible to start counting down when the valid edge of the Tlmn pin input is detected (an external event), and then generate INTTMmn (a timer interrupt) after any specified interval.

It can also generate INTTMmn (timer interrupt) at any interval by making a software set TSmn = 1 and the count down start during the period of TEmn = 1.

The interrupt generation period can be calculated by the following expression.

Generation period of INTTMmn (timer interrupt) = Period of count clock × (Set value of TDRmn + 1)

Timer count register mn (TCRmn) operates as a down counter in the one-count mode.

When the channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSm) is set to 1, the TEmn, TEHm1, TEHm3 bits are set to 1 and the TImn pin input valid edge detection wait status is set.

Timer count register mn (TCRmn) starts operating upon Tlmn pin input valid edge detection and loads the value of timer data register mn (TDRmn). The TCRmn register counts down from the value of the TDRmn register it has loaded, in synchronization with the count clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next Tlmn pin input valid edge is detected.

The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid from the next period.

selection CKm1 Operation clock Note Timer counter Clock register mn (TCRmn) CKm0 TNFENxx Timer data Interrupt signal Interrupt register mn (TDRmn) (INTTMmn) Edge controller Noise TImn pin filter detection

Figure 6-58. Block Diagram of Operation as Delay Counter

Note For using channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.

TEmn

TImn

TCRmn

TDRmn

a

b

INTTMmn

Figure 6-59. Example of Basic Timing of Operation as Delay Counter

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

Tlmn: Tlmn pin input signal

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)




Figure 6-60. Example of Set Contents of Registers to Delay Counter (1/2)

TMRm1, TMRm3: SPLITmn bit

Note TMRm2, TMRm4, TMRm6:

TMRm0, TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

MASTERmn bit

Figure 6-60. Example of Set Contents of Registers to Delay Counter (2/2)

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode).

(e) Timer output mode register m (TOMm)

TOMm TOMmn 0

0: Sets master channel output mode.

Figure 6-61. Operation Procedure When Delay Counter Function Is Used

	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable register 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel). INTTMmn output delay is set to timer data register mn (TDRmn). Clears the TOEmn bit to 0 and stops operation of TOmn.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and the start trigger detection (the valid edge of the TImn pin input is detected or the TSmn bit is set to 1) wait status is set.
	Detects the Tlmn pin input valid edge.	Value of the TDRmn register is loaded to the timer count register mn (TCRmn).
During operation	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used.	The counter (TCRmn) counts down. When TCRmn counts down to 0000H, INTTMmn is output, and counting stops (which leaves TCRmn at 0000H) until the next TIm pin input.
Operation stop	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.9 Simultaneous Channel Operation Function of Timer Array Unit

6.9.1 Operation as one-shot pulse output function

By using two channels as a set, a one-shot pulse having any delay pulse width can be generated from the signal input to the TImn pin.

The delay time and pulse width can be calculated by the following expressions.

Delay time = {Set value of TDRmn (master) + 2} × Count clock period

Pulse width = {Set value of TDRmp (slave)} × Count clock period

The master channel operates in the one-count mode and counts the delays. Timer count register mn (TCRmn) of the master channel starts operating upon start trigger detection and loads the value of timer data register mn (TDRmn).

The TCRmn register counts down from the value of the TDRmn register it has loaded, in synchronization with the count clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next start trigger is detected.

The slave channel operates in the one-count mode and counts the pulse width. The TCRmp register of the slave channel starts operation using INTTMmn of the master channel as a start trigger, and loads the value of the TDRmp register. The TCRmp register counts down from the value of The TDRmp register it has loaded, in synchronization with the count value. When count value = 0000H, it outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) is detected. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.

Instead of using the Tlmn pin input, a one-shot pulse can also be output using the software operation (TSmn = 1) as a start trigger.

Caution The timing of loading of timer data register mn (TDRmn) of the master channel is different from that of the TDRmp register of the slave channel. If the TDRmn and TDRmp registers are rewritten during counting, therefore, an illegal waveform may be output in conflict with the timing of loading. Rewrite the TDRmn register after INTTMmn is generated and the TDRmp register after INTTMmp is generated.

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6) p: Slave channel number (n \leq 7)




Figure 6-62. Block Diagram of Operation as One-Shot Pulse Output Function

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)




Figure 6-63. Example of Basic Timing of Operation as One-Shot Pulse Output Function

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)

2. TSmn, TSmp: Bit n, p of timer channel start register m (TSm)

TEmn, TEmp: Bit n, p of timer channel enable status register m (TEm)

Tlmn, Tlmp: Tlmn and Tlmp pins input signal

TCRmn, TCRmp: Timer count registers mn, mp (TCRmn, TCRmp)

TDRmn, TDRmp:Timer data registers mn, mp (TDRmn, TDRmp)

TOmn, TOmp: TOmn and TOmp pins output signal

Figure 6-64. Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Master Channel)

(a) Timer mode register mn (TMRmn) 14 15 12 MAS **TMRmn** CISmn0 KSmn⁻ KSmn0 CCSmr STSmn2 STSmn1 STSmn0 CISmn1 MDmn3 MDmn2 MDmn1 MDmn0 ERmr 1 Note 1/0 0 0 0 0 1/0 1/0 0 0 0 0 0 Operation mode of channel n 100B: One-count mode Start trigger during operation 0: Trigger input is invalid. Selection of TImn pin input edge 00B: Detects falling edge. 01B: Detects rising edge. 10B: Detects both edges. 11B: Setting prohibited Start trigger selection 001B: Selects the Tlmn pin input valid edge. Setting of MASTERmn bit (channels 2, 4, 6) 1: Master channel. Count clock selection 0: Selects operation clock (fmck). -Operation clock (fmck) selection 00B: Selects CKm0 as operation clock of channels n. 10B: Selects CKm1 as operation clock of channels n.

(b) Timer output register m (TOm)

TOm Tomn 0: Out

0: Outputs 0 from TOmn.

(c) Timer output enable register m (TOEm)

TOEm Bit n
TOEmn
0

0: Stops the TOmn output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode).


(e) Timer output mode register m (TOMm)

TOMm TOMmn 0

0: Sets master channel output mode.

Note TMRm2, TMRm4, TMRm6: MASTERmn = 1 TMRm0: Fixed to 0

Figure 6-65. Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Slave Channel)



(b) Timer output register m (TOm)

TOm Bit p
TOmp
1/0

0: Outputs 0 from TOmp.

1: Outputs 1 from TOmp.

(c) Timer output enable register m (TOEm)

TOEm Bit p
TOEmp
1/0

- 0: Stops the TOmp output operation by counting operation.
- 1: Enables the TOmp output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm Bit p
TOLmp
1/0

- 0: Positive logic output (active-high)
- 1: Negative logic output (active-low)

(e) Timer output mode register m (TOMm)

TOMm Bit p

TOMmp
1

1: Sets the slave channel output mode.

Note TMRm2, TMRm4, TMRm6: MASTERmn bit TMRm1, TMRm3: SPLITmp bit TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

Figure 6-66. Operation Procedure of One-Shot Pulse Output Function (1/2)

	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable registers 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets the corresponding bit of the noise filter enable register 1 (NFEN1) to 0 (off) or 1 (on). Sets timer mode register mn, mp (TMRmn, TMRmp) of two channels to be used (determines operation mode of channels). An output delay is set to timer data register mn (TDRmn) of the master channel, and a pulse width is set to the TDRmp register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOMmp bit of timer output mode register m (TOMm) is set to 1 (slave channel output mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the TOmp output.	The TOmp pin goes into Hi-Z output state. The TOmp default setting level is output when the port mode register is in output mode and the port register is 0.
		TOmp does not change because channel stops operating. The TOmp pin outputs the TOmp set level.

(Remark is listed on the next page.)

Figure 6-66. Operation Procedure of One-Shot Pulse Output Function (2/2)

	Software operation	Hardware status
Operation start	Sets the TOEmp bit (slave) to 1 (only when operation is resumed). The TSmn (master) and TSmp (slave) bits of timer channel start register m (TSm) are set to 1 at the same time. The TSmn and TSmp bits automatically return to 0 because they are trigger bits. Count operation of the master channel is started by start	The TEmn and TEmp bits are set to 1 and the master channel enters the start trigger detection (the valid edge of the TImn pin input is detected or the TSmn bit of the master channel is set to 1) wait status. Counter stops operating.
	trigger detection of the master channel. Detects the TImn pin input valid edge. Sets the TSmn bit of the master channel to 1 by software ^{Note} . Note Do not set the TSmn bit of the slave channel to 1.	Master channel starts counting.
During operation	Set values of only the CISmn1 and CISmn0 bits of the TMRmn register can be changed. Set values of the TMRmp, TDRmn, TDRmp registers, TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed. The TCRmn and TCRmp registers can always be read. The TSRmn and TSRmp registers are not used. Set values of the TOm and TOEm registers by slave channel can be changed.	Master channel loads the value of the TDRmn register to timer count register mn (TCRmn) by the start trigger detection (the valid edge of the TImn pin input is detected or the TSmn bit of the master channel is set to 1), and the counter starts counting down. When the count value reaches TCRmn = 0000H, the INTTMmn output is generated, and the counter stops until the next valid edge is input to the TImn pin. The slave channel, triggered by INTTMmn of the master channel, loads the value of the TDRmp register to the TCRmp register, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
Operation stop	The TTmn (master) and TTmp (slave) bits are set to 1 at the same time. The TTmn and TTmp bits automatically return to 0 because they are trigger bits. The TOEmp bit of slave channel is cleared to 0 and	TEmn, TEmp = 0, and count operation stops. The TCRmn and TCRmp registers hold count value and stop. The TOmp output is not initialized but holds current status.
TAU stop	value is set to the TOmp bit. To hold the TOmp pin output level Clears the TOmp bit to 0 after the value to	The TOmp pin outputs the TOmp set level. The TOmp pin output level is held by port function.
	} -	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOmp bit is cleared to 0 and the TOmp pin is set to port mode.)

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

6.9.2 Operation as PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor.

The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDRmn (master) + 1} × Count clock period

Duty factor [%] = {Set value of TDRmp (slave)}/{Set value of TDRmn (master) + 1} × 100

0% output: Set value of TDRmp (slave) = 0000H

100% output: Set value of TDRmp (slave) ≥ {Set value of TDRmn (master) + 1}

Remark The duty factor exceeds 100% if the set value of TDRmp (slave) > (set value of TDRmn (master) + 1), it summarizes to 100% output.

The master channel operates in the interval timer mode. If the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, an interrupt (INTTMmn) is output, the value set to timer data register mn (TDRmn) is loaded to timer count register mn (TCRmn), and the counter counts down in synchronization with the count clock. When the counter reaches 0000H, INTTMmn is output, the value of the TDRmn register is loaded again to the TCRmn register, and the counter counts down. This operation is repeated until the channel stop trigger bit (TTmn) of timer channel stop register m (TTm) is set to 1.

If two channels are used to output a PWM waveform, the period until the master channel counts down to 0000H is the PWM output (TOmp) cycle.

The slave channel operates in one-count mode. By using INTTMmn from the master channel as a start trigger, the TCRmp register loads the value of the TDRmp register and the counter counts down to 0000H. When the counter reaches 0000H, it outputs INTTMmp and waits until the next start trigger (INTTMmn from the master channel) is generated.

If two channels are used to output a PWM waveform, the period until the slave channel counts down to 0000H is the PWM output (TOmp) duty.

PWM output (TOmp) goes to the active level one clock after the master channel generates INTTMmn and goes to the inactive level when the TCRmp register of the slave channel becomes 0000H.

Caution To rewrite both timer data register mn (TDRmn) of the master channel and the TDRmp register of the slave channel, a write access is necessary two times. The timing at which the values of the TDRmn and TDRmp registers are loaded to the TCRmn and TCRmp registers is upon occurrence of INTTMmn of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTMmn of the master channel, the TOmp pin cannot output the expected waveform. To rewrite both the TDRmn register of the master and the TDRmp register of the slave, therefore, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel.

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)




Figure 6-67. Block Diagram of Operation as PWM Function

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)




Figure 6-68. Example of Basic Timing of Operation as PWM Function

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6) p: Slave channel number (n


2. TSmn, TSmp: Bit n, p of timer channel start register m (TSm)

TEmn, TEmp: Bit n, p of timer channel enable status register m (TEm)

TCRmn, TCRmp: Timer count registers mn, mp (TCRmn, TCRmp)
TDRmn, TDRmp: Timer data registers mn, mp (TDRmn, TDRmp)

TOmn, TOmp: TOmn and TOmp pins output signal

Figure 6-69. Example of Set Contents of Registers When PWM Function (Master Channel) Is Used



(b) Timer output register m (TOm)



0: Outputs 0 from TOmn.

(c) Timer output enable register m (TOEm)

TOEm Bit n
TOEmn
0

 $\ensuremath{\text{0:}}$ Stops the TOmn output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode).

(e) Timer output mode register m (TOMm)

TOMm Bit n
TOMmn
0

0: Sets master channel output mode.

Note TMRm2, TMRm4, TMRm6: MASTERmn = 1

TMRm0: Fixed to 0

(a) Timer mode register mp (TMRmp) 15 14 13 12 0 **TMRmp** CKSmp² CCSmp M/SNot STSmp2 STSmp1 CISmp1 MDmp3 MDmp2 MDmp0 KSmp0 STSmp0 CISmp(MDmp1 1/0 0 0 0 O 0 0 0 0 0 0 0 1 Operation mode of channel p 100B: One-count mode Start trigger during operation 1: Trigger input is valid. Selection of TImp pin input edge 00B: Sets 00B because these are not used. Start trigger selection 100B: Selects INTTMmn of master channel. Setting of MASTERmn bit (channels 2, 4, 6) 0: Slave channel Setting of SPLITmp bit (channels 1, 3) 0: 16-bit timer mode Count clock selection 0: Selects operation clock (fmck). Operation clock (fmck) selection 00B: Selects CKm0 as operation clock of channel p. 10B: Selects CKm1 as operation clock of channel p. * Make the same setting as master channel. (b) Timer output register m (TOm) TOm 0: Outputs 0 from TOmp. TOmp 1/0 1: Outputs 1 from TOmp. (c) Timer output enable register m (TOEm) Bit p **TOEm** TOEmp 0: Stops the TOmp output operation by counting operation. 1/0 1: Enables the TOmp output operation by counting operation. (d) Timer output level register m (TOLm) Bit p

Figure 6-70. Example of Set Contents of Registers When PWM Function (Slave Channel) Is Used

TOLm TOLmp

- 0: Positive logic output (active-high)
- 1: Negative logic output (active-low)

(e) Timer output mode register m (TOMm) Bit p

TOMm TOMmp

1: Sets the slave channel output mode.

Note TMRm2, TMRm4, TMRm6: MASTERmn bit

TMRm1, TMRm3: SPLITmp bit TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

Figure 6-71. Operation Procedure When PWM Function Is Used (1/2)

	Software operation	Hardware status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode registers mn, mp (TMRmn, TMRmp) of two channels to be used (determines operation mode of channels). An interval (period) value is set to timer data register mn (TDRmn) of the master channel, and a duty factor is set to the TDRmp register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOMmp bit of timer output mode register m (TOMm) is set to 1 (slave channel output mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the TOmp output.	The TOmp pin goes into Hi-Z output state. The TOmp default setting level is output when the port
		mode register is in output mode and the port register is 0. TOmp does not change because channel stops operating.
	·	The TOmp pin outputs the TOmp set level.

(Remark is listed on the next page.)

Figure 6-71. Operation Procedure When PWM Function Is Used (2/2)

		Software operation	Hardware status
	Operation start	Sets the TOEmp bit (slave) to 1 (only when operation is resumed). The TSmn (master) and TSmp (slave) bits of timer channel start register m (TSm) are set to 1 at the same time. The TSmn and TSmp bits automatically return to 0 because they are trigger bits.	TEmn = 1, TEmp = 1 ➤ When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.
	During operation	Set values of the TMRmn and TMRmp registers, TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed. Set values of the TDRmn and TDRmp registers can be changed after INTTMmn of the master channel is generated. The TCRmn and TCRmp registers can always be read. The TSRmn and TSRmp registers are not used.	The counter of the master channel loads the TDRmn register value to timer count register mn (TCRmn), and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time, the value of the TDRmn register is loaded to the TCRmn register, and the counter starts counting down again. At the slave channel, the value of the TDRmp register is loaded to the TCRmp register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped.
	Operation stop	The TTmn (master) and TTmp (slave) bits are set to 1 at the same time. The TTmn and TTmp bits automatically return to 0 because they are trigger bits.	TEmn, TEmp = 0, and count operation stops. The TCRmn and TCRmp registers hold count value and stop. The TOmp output is not initialized but holds current status.
		The TOEmp bit of slave channel is cleared to 0 and value is set to the TOmp bit.	The TOmp pin outputs the TOmp set level.
	TAU stop	To hold the TOmp pin output level Clears the TOmp bit to 0 after the value to be held is set to the port register. When holding the TOmp pin output level is not necessary Setting not required.	The TOmp pin output level is held by port function.
		The TAUmEN bit of the PER0 register is cleared to 0. ——▶	

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

6.9.3 Operation as multiple PWM output function

By extending the PWM function and using multiple slave channels, many PWM waveforms with different duty values can be output.

For example, when using two slave channels, the period and duty factor of an output pulse can be calculated by the following expressions.

```
Pulse period = {Set value of TDRmn (master) + 1} × Count clock period

Duty factor 1 [%] = {Set value of TDRmp (slave 1)}/{Set value of TDRmn (master) + 1} × 100

Duty factor 2 [%] = {Set value of TDRmq (slave 2)}/{Set value of TDRmn (master) + 1} × 100
```

Remark Although the duty factor exceeds 100% if the set value of TDRmp (slave 1) > {set value of TDRmn (master) + 1} or if the {set value of TDRmq (slave 2)} > {set value of TDRmn (master) + 1}, it is summarized into 100% output.

Timer count register mn (TCRmn) of the master channel operates in the interval timer mode and counts the periods.

The TCRmp register of the slave channel 1 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmp pin. The TCRmp register loads the value of timer data register mp (TDRmp), using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmp = 0000H, TCRmp outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.

In the same way as the TCRmp register of the slave channel 1, the TCRmq register of the slave channel 2 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmq pin. The TCRmq register loads the value of the TDRmq register, using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmq = 0000H, the TCRmq register outputs INTTMmq and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmq becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmq = 0000H.

When channel 0 is used as the master channel as above, up to seven types of PWM signals can be output at the same time.

Caution To rewrite both timer data register mn (TDRmn) of the master channel and the TDRmp register of the slave channel 1, write access is necessary at least twice. Since the values of the TDRmn and TDRmp registers are loaded to the TCRmn and TCRmp registers after INTTMmn is generated from the master channel, if rewriting is performed separately before and after generation of INTTMmn from the master channel, the TOmp pin cannot output the expected waveform. To rewrite both the TDRmn register of the master and the TDRmp register of the slave, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel (This applies also to the TDRmq register of the slave channel 2).

```
Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4) p: Slave channel number 1, q: Slave channel number 2 n  (Where p and q are integers greater than n)
```

Master channel (interval timer mode) Clock selection CKm1 Operation clock Timer counter register mn (TCRmn) CKm0 selection Timer data Interrupt **TSmn** Interrupt signal register mn (TDRmn) controller (INTTMmn) Slave channel 1 (one-count mode) selection CKm1 Operation clock Timer counter Output ·Omp pin Clock CKm0 register mp (TCRmp) controller rigger selection Timer data Interrupt Interrupt signal register mp (TDRmp) controller (INTTMmp) Slave channel 2 (one-count mode) selection CKm1 Operation clock Timer counter Output OTOmq pin Clock register mq (TCRmq) CKm0 controller rigger selection Timer data Interrupt Interrupt signal register mq (TDRmq) controller (INTTMmq)

Figure 6-72. Block Diagram of Operation as Multiple PWM Output Function (Output Two Types of PWMs)

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)

p: Slave channel number 1, q: Slave channel number 2

n (Where p and q are integers greater than n)




Figure 6-73. Example of Basic Timing of Operation as Multiple PWM Output Function (Output Two Types of PWMs)

(Remark is listed on the next page.)

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)

p: Slave channel number 1, q: Slave channel number 2 n (Where p and q are integers greater than n)

2. TSmn, TSmp, TSmq: Bit n, p, q of timer channel start register m (TSm)


TEmn, TEmp, TEmq: Bit n, p, q of timer channel enable status register m (TEm)

TCRmn, TCRmp, TCRmq: Timer count registers mn, mp, mq (TCRmn, TCRmp, TCRmq)

TDRmn, TDRmp, TDRmq: Timer data registers mn, mp, mq (TDRmn, TDRmp, TDRmq)

TOmn, TOmp, TOmq: TOmn, TOmp, and TOmq pins output signal

Figure 6-74. Example of Set Contents of Registers When Multiple PWM Output Function (Master Channel) Is Used



(b) Timer output register m (TOm)

TOm Bit n
TOmn
0

0: Outputs 0 from TOmn.

(c) Timer output enable register m (TOEm)

TOEm TOEmr

Bit n

0: Stops the TOmn output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode).

(e) Timer output mode register m (TOMm)

TOMm TOMmn

Bit n


0: Sets master channel output mode.

Note TMRm2, TMRm4, TMRm6: MASTERmn = 1

TMRm0: Fixed to 0

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)

Figure 6-75. Example of Set Contents of Registers When Multiple PWM Output Function (Slave Channel) Is Used (Output Two Types of PWMs) (a) Timer mode register mp, mq (TMRmp, TMRmq) 15 14 13 12 11 10 6 CKSmp CKSmp0 CCSmp M/S^{Note} STSmp2 STSmp1 STSmp0 CISmp1 CISmp(MDmp3 MDmp2 MDmp1



(b) Timer output register m (TOm)

Rit a TOma TOmp TOm 1/0 1/0

- 0: Outputs 0 from TOmp or TOmq.
- 1: Outputs 1 from TOmp or TOmq.

(c) Timer output enable register m (TOEm)

Bit a Bit n **TOEm** TOEmo TOEmp 1/0

- 0: Stops the TOmp or TOmq output operation by counting operation.
- 1: Enables the TOmp or TOmg output operation by counting operation.

(d) Timer output level register m (TOLm)

Bit a **TOLm** TOLmo TOLmp 1/0 1/0

0: Positive logic output (active-high) 1: Negative logic output (active-low)

(e) Timer output mode register m (TOMm)

Bit a Bit p TOMm TOMmo TOMmp

1: Sets the slave channel output mode.

Note TMRm2, TMRm4, TMRm6: MASTERmp, MASTERmq bit TMRm1, TMRm3: SPLITmp, SPLIT0q bit

TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)

p: Slave channel number 1, q: Slave channel number 2 n (Where p and q are integers greater than n)

Figure 6-76. Operation Procedure When Multiple PWM Output Function Is Used (1/2)

	Software operation	Hardware status
TAU default setting	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1.	Power-off status (Clock supply is stopped and writing to each register is disabled.) Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode registers mn, mp, 0q (TMRmn, TMRmp, TMRmq) of each channel to be used (determines operation mode of channels). An interval (period) value is set to timer data register mn (TDRmn) of the master channel, and a duty factor is set to the TDRmp and TDRmq registers of the slave channels.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channels. The TOMmp and TOMmq bits of timer output mode register m (TOMm) are set to 1 (slave channel output mode). Sets the TOLmp and TOLmq bits. Sets the TOmp and TOmq bits and determines default level of the TOmp and TOmq outputs.	The TOmp and TOmq pins go into Hi-Z output state. The TOmp and TOmq default setting levels are output
	level of the 10mp and 10mq outputs.	when the port mode register is in output mode and the port register is 0.
	Sets the TOEmp and TOEmq bits to 1 and enables	
	operation of TOmp and TOmq.	TOmp and TOmq do not change because channels stop operating.
	Clears the port register and port mode register to 0.—•	The TOmp and TOmq pins output the TOmp and TOmq set levels.

(Remark is listed on the next page.)

Figure 6-76. Operation Procedure When Multiple PWM Output Function Is Used (2/2)

		Software operation	Hardware status
•	Operation start	(Sets the TOEmp and TOEmq (slave) bits to 1 only when resuming operation.) The TSmn bit (master), and TSmp and TSmq (slave) bits of timer channel start register m (TSm) are set to 1 at the same time. The TSmn, TSmp, and TSmq bits automatically return to 0 because they are trigger bits.	TEmn = 1, TEmp, TEmq = 1 When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.
	During operation	Set values of the TMRmn, TMRmp, TMRmq registers, TOMmn, TOMmp, TOMmq, TOLmn, TOLmp, and TOLmq bits cannot be changed. Set values of the TDRmn, TDRmp, and TDRmq registers can be changed after INTTMmn of the master channel is generated. The TCRmn, TCRmp, and TCRmq registers can always be read. The TSRmn, TSRmp, and TSR0q registers are not used.	The counter of the master channel loads the TDRmn register value to timer count register mn (TCRmn) and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time, the value of the TDRmn register is loaded to the TCRmn register, and the counter starts counting down again. At the slave channel 1, the values of the TDRmp register are transferred to the TCRmp register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOmp become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. At the slave channel 2, the values of the TDRmq register are transferred to TCRmq register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOmq become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmq = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
	Operation stop	The TTmn bit (master), TTmp, and TTmq (slave) bits are set to 1 at the same time. The TTmn, TTmp, and TTmq bits automatically return to 0 because they are trigger bits.	TEmn, TEmp, TEmq = 0, and count operation stops. The TCRmn, TCRmp, and TCRmq registers hold count value and stop. The TOmp and TOmq output are not initialized but hold current status.
		The TOEmp and TOEmq bits of slave channels are cleared to 0 and value is set to the TOmp and TOmq bits.▶	The TOmp and TOmq pins output the TOmp and TOmq set levels.
	TAU stop	To hold the TOmp and TOmq pin output levels Clears the TOmp and TOmq bits to 0 after the value to be held is set to the port register. When holding the TOmp and TOmq pin output levels are not necessary Setting not required	The TOmp and TOmq pin output levels are held by port function.
		The TAUmEN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOmp and TOmq bits are cleared to 0 and the TOmp and TOmq pins are set to port mode.)

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)

p: Slave channel number 1, q: Slave channel number 2

n (Where p and q are a consecutive integer greater than n)

6.10 Cautions When Using Timer Array Unit

6.10.1 Cautions when using timer output

Depends on products, a pin is assigned a timer output and other alternate functions. In this case, outputs of the other alternate functions must be set in initial status.

(a) Using TO00 to TO07 outputs

In addition to clearing the port mode register (the PMxx bit) and the port register (the Pxx bit) to 0, be sure to clear the corresponding bit of LCD port function registers 0 to 6 (PFSEG0 to PFSEG6) to "0". For details, see **Table 4-17 Settings of Port Related Register When Using Alternate Function**.

(b) Using TO05 output assigned to the P42 (When PIOR2 = 1)

So that the alternated SO10/TxD1 output becomes 1, not only set the port mode register (the PM42 bit) and the port register (the P42 bit) to 0, but also use the serial channel enable status register 0 (SE0), serial output register 0 (SO0), and serial output enable register 0 (SOE0) with the same setting as the initial status.

CHAPTER 7 REAL-TIME CLOCK 2

7.1 Functions of Real-time Clock 2

Real-time clock 2 (RTC2) has the following functions.

- Counters of year, month, day of the week, date, hour, minute, and second, that can count up to 99 years (with leap year correction function)
- Constant-period interrupt function (period: 0.5 seconds, 1 second, 1 minute, 1 hour, 1 day, 1 month)
- Alarm interrupt function (alarm: day of the week, hour, and minute)
- Pin output function of 1 Hz (normal 1 Hz output, high accuracy 1 Hz output)

The real-time clock 2 interrupt signal (INTRTC) can be utilized for wakeup from STOP mode and triggering an A/D converter's SNOOZE mode.

- Cautions 1. The year, month, week, day, hour, minute and second can only be counted when a subsystem clock (fsub = 32.768 kHz) is selected as the operation clock of real-time clock 2.

 When the low-speed oscillation clock (fi⊥ = 15 kHz) is selected, only the constant-period interrupt function is available.

 However, the constant-period interrupt interval when fi⊥ is selected will be calculated with the
 - constant-period (the value selected with RTCC0 register) × fsub/fil.
 - 2. When using the high accuracy 1 Hz pin output, set the high-speed on-chip oscillator clock (fin) to 24 MHz.

7.2 Configuration of Real-time Clock 2

Real-time clock 2 includes the following hardware.

Table 7-1. Configuration of Real-time Clock 2

Item	Configuration				
Counter	Counter (16-bit)				
Control registers	Peripheral enable register 0 (PER0)				
	Peripheral enable register 1 (PER1)				
	Subsystem clock supply mode control register (OSMC)				
	Real-time clock control register 0 (RTCC0)				
	Real-time clock control register 1 (RTCC1)				
	Power-on-reset status register (PORSR)				
	Second count register (SEC)				
	Minute count register (MIN)				
	Hour count register (HOUR)				
	Day count register (DAY)				
	Week count register (WEEK)				
	Month count register (MONTH)				
	Year count register (YEAR)				
	Watch error correction register (SUBCUD)				
	Alarm minute register (ALARMWM)				
	Alarm hour register (ALARMWH)				
	Alarm week register (ALARMWW)				

Figure 7-1 shows the real-time clock 2 diagram.




Figure 7-1. Real-time Clock 2 Diagram

Note An interrupt that indicates the timing to get the correction value from the clock error correction register (SUBCUD). The fetch timing is 1 second (fsub base) interval.

7.3 Registers Controlling Real-time Clock 2

Real-time clock 2 is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Peripheral enable register 1 (PER1)
- Subsystem clock supply mode control register (OSMC)
- Power-on-reset status register(PORSR)
- Real-time clock control register 0 (RTCC0)
- Real-time clock control register 1 (RTCC1)
- Second count register (SEC)
- Minute count register (MIN)
- Hour count register (HOUR)
- Day count register (DAY)
- Week count register (WEEK)
- Month count register (MONTH)
- Year count register (YEAR)
- Watch error correction register (SUBCUD)
- Alarm minute register (ALARMWM)
- Alarm hour register (ALARMWH)
- Alarm week register (ALARMWW)
- Port mode register 3 (PM3)
- Port register 3 (P3)

The following shows the register states depending on reset sources.

Reset Source	System Registers ^{Note 1}	Calendar Registers ^{Note 2}
POR	Reset	Not reset
External reset	Retained	Retained
WDT	Retained	Retained
TRAP	Retained	Retained
LVD	Retained	Retained
Other internal reset	Retained	Retained

Notes 1. RTCC0, RTCC1, and SUBCUD

2. SEC, MIN, HOUR, DAY, WEEK, MONTH, YEAR, ALARMWM, ALARMWH, ALARMWW, (counter)

Reset generation does not reset the SEC, MIN, HOUR, DAY, WEEK, MONTH, YEAR, ALARMWM, ALARMWH, or ALARMWW registers. Initialize all the registers after power on.

7.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the real-time clock 2 registers are manipulated, be sure to set bit 7 (RTCWEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-2. Format of Peripheral Enable Register 0 (PER0)

Address: F	FOOFOH A	fter reset: 00H	H R/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	RTCWEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN

RTCWEN	Control of internal clock supply to real-time clock 2
0	Stops input clock supply. SFR used by real-time clock 2 cannot be written. Real-time clock 2 can operate.
1	 Enables input clock supply. SFR used by real-time clock 2 can be read/written. Real-time clock 2 can operate.

- Cautions 1. The clock error correction register (SUBCUD) becomes read/write enabled when RTCWEN in the peripheral enable register 0 (PER0) is set to 1.
 - 2. When using real-time clock 2, first set the RTCWEN bit to 1 and then set the following registers, while oscillation of the count clock (frc) is stable. If RTCWEN = 0, writing to the control registers of real-time clock 2 is ignored, and read values are the values set when RTCWEN = 1 (except for the subsystem clock supply mode control register (OSMC), power-on reset status register (PORSR), port mode register 3 (PM3), port register 3 (P3)).
 - Real-time clock control register 0 (RTCC0)
 - Real-time clock control register 1 (RTCC1)
 - Second count register (SEC)
 - Minute count register (MIN)
 - Hour count register (HOUR)
 - Day count register (DAY)
 - Week count register (WEEK)
 - Month count register (MONTH)
 - Year count register (YEAR)
 - Watch error correction register (SUBCUD)
 - Alarm minute register (ALARMWM)
 - Alarm hour register (ALARMWH)
 - Alarm week register (ALARMWW)
 - 3. Be sure to set bits 6 and 1 to 0.

7.3.2 Peripheral enable register 1 (PER1)

This register is used to enable or disable supplying the clock to the register used for the subsystem clock frequency measurement circuit. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

Of the registers that are used to control the real-time clock 2, the clock error correction register (SUBCUD) can be set by setting bit 6 (FMCEN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-3. Format of Peripheral Enable Register 1 (PER1)

Address:	F007AH At	fter reset: 00l	H R/W					
Symbol	<7>	<6>	<5>	4	3	<2>	<1>	0
PER1	TMKAEN	FMCEN	CMPEN	0	0	SMCI1EN	SMCI0EN	0

FMCEN	Control of internal clock supply to subsystem clock frequency measurement circuit
0	Stops input clock supply.
	SFR used by the subsystem clock frequency measurement circuit cannot be written.
	SUBCUD register used by the real-time clock 2 cannot be written.
	The subsystem clock frequency measurement circuit is in the reset status.
1	Enables input clock supply.
	SFR used by the subsystem clock frequency measurement circuit can be read/written.
	SUBCUD register used by the real-time clock 2 can be read/written.

Cautions 1. The clock error correction register (SUBCUD) can be read or written by setting RTCWEN of peripheral enable register 0 (PER0) to 1 or setting FMCEN of peripheral enable register 1 (PER1) to 1.

2. Be sure to set bits 0, 3 and 4 to "0".

7.3.3 Subsystem clock supply mode control register (OSMC)

This register is used to reduce power consumption by stopping unnecessary clock functions.

If the RTCLPC bit is set to 1, power consumption can be reduced, because clock supply to the peripheral functions other than real-time clock 2, 12-bit interval timer, clock output/buzzer output controller, and LCD controller/driver is stopped in STOP mode or in HALT mode while the subsystem clock is selected as the CPU clock.

In addition, the OSMC register is used to select the operation clock of real-time clock 2, 12-bit interval timer, clock output/buzzer output controller, and LCD controller/driver, and subsystem clock frequency measurement circuit.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-4. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F	00F3H Aft	er reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0

DTOL DO	In OTOR was do and in HALT was do while the ORIU was not a series of the contract of the
RTCLPC	In STOP mode and in HALT mode while the CPU operates using the subsystem clock
0	Enables subsystem clock supply to peripheral functions.
	For peripheral functions for which operation is enabled, see Tables 21-1 to 21-3 .
1	Stops subsystem clock supply to peripheral functions other than real-time clock 2, 12-bit interval timer, clock output/buzzer output controller, and LCD controller/driver.

WUTMMCK	'	Selection of clock output	Operation of
	time clock 2, 12-bit interval timer, and	from PCLBUZn pin of clock	subsystem clock
	LCD controller/driver	output/buzzer output	frequency
		controller	measurement circuit.
0	Subsystem clock (fsub)	Selecting the subsystem	Enable
		alask (f) is anabled	
		clock (fsuв) is enabled.	
1	Low-speed on-chip oscillator clock	Selecting the subsystem	Disable

Cautions 1. If the subsystem clock is oscillating, be sure to select the subsystem clock (WUTMMCK0 bit = 0).

- 2. When WUTMMCK0 is set to 1, the low-speed on-chip oscillator clock oscillates.
- 3. When WUTMMCK0 is set to 1, only the constant-period interrupt function of real-time clock 2 can be used. The year, month, day of the week, day, hour, minute, and second counters and the 1 Hz output function of real-time clock 2 cannot be used. The interval of the constant-period interrupt is calculated by constant period (value selected by using the RTCC0 register) × fsuB/fil.
- 4. The subsystem clock and low-speed on-chip oscillator clock can only be switched by using the WUTMMCK0 bit if real-time clock 2, 12-bit interval timer, and LCD controller/driver are all stopped.

7.3.4 Power-on-reset status register (PORSR)

The PORSR register is used to check the occurrence of a power-on reset.

Writing 1 to bit 0 (PORF) of the PORSR register enables this function. Writing 0 disables this function.

Write 1 to the PORF bit in advance to enable checking of the occurrence of a power-on reset.

The PORSR register can be set by an 8-bit memory manipulation instruction.

Power-on reset signal generation clears this register to 00H.

- Cautions 1. The PORSR register is reset only by a power-on reset; it retains the value when a reset caused by another factor occurs.
 - 2. If the PORF bit is set to 1, it guarantees that no power-on reset has occurred, but it does not guarantee that the RAM value is retained.

Figure 7-5. Format of Power-on-Reset Status Register (PORSR)

Address: F00F9H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
PORSR	0	0	0	0	0	0	0	PORF

	PORF	Checking occurrence of power-on reset
0 A value 1 has not been written, or a power-on reset has occurred.		A value 1 has not been written, or a power-on reset has occurred.
1 No power-on reset has occurred.		No power-on reset has occurred.

7.3.5 Real-time clock control register 0 (RTCC0)

The RTCC0 register is an 8-bit register that is used to start or stop the real-time clock 2 operation, control the RTC1HZ pin, set the 12- or 24-hour system, and set the constant-period interrupt function.

RTCC0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Internal reset generated by the power-on-reset circuit clears this register to 00H.

Figure 7-6. Format of Real-time Clock Control Register 0 (RTCC0) (1/2)

Address: FFF9DH After reset: 00H R/W Symbol <7> <6> <5> 2 0 3 RTCC0 **RCLOSEL** CT1 CT0 **RTCE** RCLOE1 0 **AMPM** CT2

RTCE Note 1 Real-time clock 2 operation control		Real-time clock 2 operation control	
	0	Stops counter operation.	
	1	Starts counter operation.	

RCLOSEL	RTC1HZ pin output mode control
0	Normal 1 Hz output mode
1	High accuracy 1 Hz output mode

RCLOE1	RTC1HZ pin output control		
0 Disables output of the RTC1HZ pin (1 Hz)			
1 Enables output of the RTC1HZ pin (1 Hz)			
Output of 1	Output of 1 Hz is not output because the clock counter does not operate when RTCE = 0.		

- Notes 1. When shifting to STOP mode immediately after setting RTCE to 1, use the procedure shown in Figure 7-20 Procedure for Shifting to HALT/STOP Mode After Setting RTCE = 1.
 - 2. When the RCLOE1 bit is set while the clock counter operates (RTCE = 1), a glitch may be output to the 1 Hz output pin (RTC1HZ).
- Cautions 1. High accuracy 1 Hz output mode can only be used when f_H is set to 24 MHz. Also, Using clock error correction when high accuracy 1 Hz output is used.
 - 2. Be sure to set bit 4 to "0".

Figure 7-6. Format of Real-time Clock Control Register 0 (RTCC0) (2/2)

Address: FFF9DH After reset: 00H R/W Symbol <7> <6> <5> 3 0 2 1 RTCC0 **RTCE RCLOSEL** RCLOE1 0 AMPM CT2 CT1 CT0

Table 7-2. Relation between RTCE, RCLOSEL, and RCLOE1 Settings and Status

Register Settings		Status		
RTCE	RCLOSEL	RCLOE1	Real-time clock 2	RTC1HZ pin output
0	×	×	Counting stopped	No output
1	0	0	Count operation	No output
		1	Count operation	Normal 1 Hz output
	1	0	Count operation	No output
		1	Count operation	High accuracy 1 Hz output

AMPM	12-/24-hour system select			
0	0 12-hour system (a.m. and p.m. are displayed.)			
1 24-hour system				

When changing the value of the AMPM bit while the clock counter operates (RTCE = 1), set RWAIT (bit 0 of RTCC1) and then set the hour counter (HOUR) again.

When the AMPM value is 0, the 12-hour system is displayed. When the value is 1, the 24-hour system is displayed. Table 7-3 shows the displayed time digits.

CT2	CT1	СТ0	Constant-period interrupt (INTRTC) selection
0	0	0	Does not use constant-period interrupt function.
0	0	1	Once per 0.5 s (synchronized with second count up)
0	1	0	Once per 1 s (same time as second count up)
0	1	1	Once per 1 m (second 00 of every minute)
1	0	0	Once per 1 hour (minute 00 and second 00 of every hour)
1	0	1	Once per 1 day (hour 00, minute 00, and second 00 of every day)
1	1	×	Once per 1 month (Day 1, hour 00 a.m., minute 00, and second 00 of every month)

When changing the values of the CT2 to CT0 bits while the counter operates (RTCE = 1), rewrite the values of the CT2 to CT0 bits after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, after rewriting the values of the CT2 to CT0 bits, enable interrupt servicing after clearing the RIFG and RTCIF flags.

Caution Be sure to clear bit 4 to "0".

Remark ×: don't care

7.3.6 Real-time clock control register 1 (RTCC1)

The RTCC1 register is an 8-bit register that is used to control the alarm interrupt function and the wait time of the counter.

RTCC1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Internal reset generated by the power-on-reset circuit clears this register to 00H.

Figure 7-7. Format of Real-time Clock Control Register 1 (RTCC1) (1/3)

Address: FFF9EH After reset: 00H R/W <0> Symbol <7> <6> <5> <4> <3> <1> RTCC1 WALE WALIE RITE WAFG **RIFG** 0 **RWST RWAIT**

	WALE	Alarm operation control	
Ī	0	fatch operation is invalid.	
	1	Match operation is valid.	

When setting a value to the WALE bit while the counter operates (RTCE = 1) and WALIE = 1, rewrite the WALE bit after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG and RTCIF flags after rewriting the WALE bit. When setting each alarm register (WALIE flag of real-time clock control register 1 (RTCC1), the alarm minute register (ALARMWM), the alarm hour register (ALARMWH), and the alarm week register (ALARMWW)), set match operation to be invalid ("0") for the WALE bit.

WALIE	Control of alarm interrupt (INTRTC) function operation	
0	Does not generate interrupt on matching of alarm.	
1	Generates interrupt on matching of alarm.	

Caution If writing is performed to RTCC1 with a 1-bit manipulation instruction, the RIFG and WAFG flags may be cleared. Therefore, to perform writing to RTCC1, be sure to use an 8-bit manipulation instruction.

To prevent the RIFG and WAFG flags from being cleared during writing, set the corresponding bit to 1 (to disable writing). If the RIFG and WAFG flags are not used and the value may be changed, RTCC1 may be written by using a 1-bit manipulation instruction.

Figure 7-7. Format of Real-time Clock Control Register 1 (RTCC1) (2/3)

Address: FFF9EH After reset: 00H R/W Symbol <7> <6> <5> <4> <3> <1> <0> 2 RTCC1 WALE WALIE RITE WAFG RIFG 0 **RWST RWAIT**

	RITE	Control of correction timing signal interrupt (INTRTIT) function operation
Does not generate interrupt of correction timing signal.		Does not generate interrupt of correction timing signal.
Generates interrupt of correction timing signal.		Generates interrupt of correction timing signal.

WAFG	Alarm detection status flag	
0 Alarm mismatch		
Detection of matching of alarm		
This is a sta	This is a status flag that indicates detection of matching with the alarm. It is valid only when WALE =	

1 and is set to "1" one clock (32.768 kHz) after matching of the alarm is detected.

This flag is cleared when "0" is written to it. Writing "1" to it is invalid.

RIFG	Constant-period interrupt status flag	
0 Constant-period interrupt is not generated.		
1 Constant-period interrupt is generated.		
This flag indicates the status of generation of the constant-period interrupt. When the constant-period interrupt is generated, it is set to "1". This flag is cleared when "0" is written to it. Writing 1 to it is invalid.		

Caution If writing is performed to RTCC1 with a 1-bit manipulation instruction, the RIFG and WAFG flags may be cleared. Therefore, to perform writing to RTCC1, be sure to use an 8-bit manipulation instruction.

To prevent the RIFG and WAFG flags from being cleared during writing, set the corresponding bit to 1 (to disable writing). If the RIFG and WAFG flags are not used and the value may be changed, RTCC1 may be written by using a 1-bit manipulation instruction.

Figure 7-7. Format of Real-time Clock Control Register 1 (RTCC1) (3/3)

Address: FFF9EH After reset: 00H R/W <6> Symbol <7> <5> <4> <3> 2 <1> < 0> RTCC1 WALE WALIE RITE WAFG RIFG 0 **RWST RWAIT**

RWST	Wait status flag of real-time clock 2								
0	Counter is operating.								
1	Mode to read or write counter value.								

This status flag indicates whether the setting of the RWAIT bit is valid.

Before reading or writing the counter value, confirm that the value of this flag is 1.

Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing is completed, the RWST bit is set to 0.

RWAIT	Wait control of real-time clock 2
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value.

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0. When reading or writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).

Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

When RWAIT = 1, it takes up to one cycle of free until the counter value can be read or written (RWST = 1).

When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event.

Caution If writing is performed to RTCC1 with a 1-bit manipulation instruction, the RIFG and WAFG flags may be cleared. Therefore, to perform writing to RTCC1, be sure to use an 8-bit manipulation instruction.

To prevent the RIFG and WAFG flags from being cleared during writing, set the corresponding bit to 1 (to disable writing). If the RIFG and WAFG flags are not used and the value may be changed, RTCC1 may be written by using a 1-bit manipulation instruction.

Remarks 1. Constant-period interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the constant-period interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

2. The internal counter (16 bits) is cleared when the second count register (SEC) is written.

7.3.7 Second count register (SEC)

The SEC register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of seconds.

It is a decimal counter that counts up when the counter (16-bit) overflows.


When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks of fatc later.

Set a decimal value of 00 to 59 to this register in BCD code.

The SEC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation does not clear this register to its default value.

Figure 7-8. Format of Second Count Register (SEC)



Caution When reading or writing to SEC while the clock counter operates (RTCE = 1), be sure to use the flows shown in 7.4.3 Reading real-time clock 2 counter and 7.4.4 Writing to real-time clock 2 counter.

Remark The internal counter (16 bits) is cleared when the second count register (SEC) is written.

7.3.8 Minute count register (MIN)

The MIN register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of minutes.

It is a decimal counter that counts up when the second counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks of free later. Even if the second count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 59 to this register in BCD code.

The MIN register can be set by an 8-bit memory manipulation instruction.

Reset signal generation does not clear this register to its default value.

Figure 7-9. Format of Minute Count Register (MIN)



Caution When reading or writing to MIN while the clock counter operates (RTCE = 1), be sure to use the flows shown in 7.4.3 Reading real-time clock 2 counter and 7.4.4 Writing to real-time clock 2 counter.

7.3.9 Hour count register (HOUR)

The HOUR register is an 8-bit register that takes a value of 00 to 23 or 01 to 12 and 21 to 32 (decimal) and indicates the count value of hours.

It is a decimal counter that counts up when the minute counter overflows.


When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks of frac later. Even if the minute count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Specify a decimal value of 00 to 23, 01 to 12, or 21 to 32 by using BCD code according to the time system specified using bit 3 (AMPM) of real-time clock control register 0 (RTCC0).

If the AMPM bit value is changed, the values of the HOUR register change according to the specified time system.

The HOUR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation does not clear this register to its default value.

Figure 7-10. Format of Hour Count Register (HOUR)



- Cautions 1. Bit 5 (HOUR20) of the HOUR register indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).
 - When reading or writing to HOUR while the clock counter operates (RTCE = 1), be sure to use the flows shown in 7.4.3 Reading real-time clock 2 counter and 7.4.4 Writing to real-time clock 2 counter.

Table 7-3 shows the relationship between the setting value of the AMPM bit, the hour count register (HOUR) value, and time.

Table 7-3. Displayed Time Digits

24-Hour Displ	ay (AMPM = 1)	12-Hour Displa	ay (AMPM = 1)
Time	HOUR Register	Time	HOUR Register
0	00H	12 a.m.	12H
1	01H	1 a.m.	01H
2	02H	2 a.m.	02H
3	03H	3 a.m.	03H
4	04H	4 a.m.	04H
5	05H	5 a.m.	05H
6	06H	6 a.m.	06H
7	07H	7 a.m.	07H
8	08H	8 a.m.	08H
9	09H	9 a.m.	09H
10	10H	10 a.m.	10H
11	11H	11 a.m.	11H
12	12H	12 p.m.	32H
13	13H	1 p.m.	21H
14	14H	2 p.m.	22H
15	15H	3 p.m.	23H
16	16H	4 p.m.	24H
17	17H	5 p.m.	25H
18	18H	6 p.m.	26H
19	19H	7 p.m.	27H
20	20H	8 p.m.	28H
21	21H	9 p.m.	29H
22	22H	10 p.m.	30H
23	23H	11 p.m.	31H

The HOUR register value is set to 12-hour display when the AMPM bit is "0" and to 24-hour display when the AMPM bit is "1".

In 12-hour display, the fifth bit of the HOUR register displays 0 for AM and 1 for PM.

7.3.10 Date count register (DAY)

The DAY register is an 8-bit register that takes a value of 1 to 31 (decimal) and indicates the count value of days.

It is a decimal counter that count ups when the hour counter overflows.

This counter counts as follows.

[DAY count values]

- 01 to 31 (January, March, May, July, August, October, December)
- 01 to 30 (April, June, September, November)
- 01 to 29 (February, leap year)
- 01 to 28 (February, normal year)

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks of free later. Even if the hour count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 31 to this register in BCD code.

The DAY register can be set by an 8-bit memory manipulation instruction.

Reset signal generation does not clear this register to its default value.

Figure 7-11. Format of Day-of-week Count Register (DAY)

Address: F	FF96H Af	ter reset: Und	efined R/W					
Symbol	7	6	5	4	3	2	1	0
DAY	0	0	DAY20	DAY10	DAY8	DAY4	DAY2	DAY1

Caution When reading or writing to DAY while the clock counter operates (RTCE = 1), be sure to use the flows shown in 7.4.3 Reading real-time clock 2 counter and 7.4.4 Writing to real-time clock 2 counter.

7.3.11 Day-of-week count register (WEEK)

The WEEK register is an 8-bit register that takes a value of 0 to 6 (decimal) and indicates the count value of weekdays. It is a decimal counter that counts up when a carry to the date counter occurs.


When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks of free later.

Set a decimal value of 00 to 06 to this register in BCD code.

The WEEK register can be set by an 8-bit memory manipulation instruction.

Reset signal generation does not clear this register to its default value.

Figure 7-12. Format of Date Count Register (WEEK)



Cautions 1. The value corresponding to the month count register (MONTH) or the day count register (DAY) is not stored in the week count register (WEEK) automatically. After reset release, set the week count register as follow.

Day	WEEK
Sunday	00H
Monday	01H
Tuesday	02H
Wednesday	03H
Thursday	04H
Friday	05H
Saturday	06H

2. When reading or writing to WEEK while the clock counter operates (RTCE = 1), be sure to use the flows shown in 7.4.3 Reading real-time clock 2 counter and 7.4.4 Writing to real-time clock 2 counter.

7.3.12 Month count register (MONTH)

The MONTH register is an 8-bit register that takes a value of 1 to 12 (decimal) and indicates the count value of months. It is a decimal counter that count ups when the date counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks of free later. Even if the day count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 12 to this register in BCD code.

The MONTH register can be set by an 8-bit memory manipulation instruction.

Reset signal generation does not clear this register to its default value.

Figure 7-13. Format of Month Count Register (MONTH)



Caution When reading or writing to MONTH while the clock counter operates (RTCE = 1), be sure to use the flows shown in 7.4.3 Reading real-time clock 2 counter and 7.4.4 Writing to real-time clock 2 counter.

7.3.13 Year count register (YEAR)

The YEAR register is an 8-bit register that takes a value of 0 to 99 (decimal) and indicates the count value of years.

It is a decimal counter that counts up when the month count register (MONTH) overflows.


Values 00, 04, 08, ..., 92, and 96 indicate a leap year.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks of free later. Even if the MONTH register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 99 to this register in BCD code.

The YEAR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation does not clear this register to its default value.

Figure 7-14. Format of Year Count Register (YEAR)



Caution When reading or writing to YEAR while the clock counter operates (RTCE = 1), be sure to use the flows shown in 7.4.3 Reading real-time clock 2 counter and 7.4.4 Writing to real-time clock 2 counter.

7.3.14 Clock error correction register (SUBCUD)


This register is used to correct the clock with a minimum resolution and accuracy of 0.96 ppm when it is slow or fast by changing the counter value every second.

F8 to F0 of SUBCUD are 9-bit fixed-point (two's complement) register. For details, see **Table 7-5 Clock Error Correction Values**.

The SUBCUD register can be set by a 16-bit memory manipulation instruction.

Internal reset generated by the power-on-reset circuit clears this register to 0020H.

Figure 7-15. Format of Clock Error Correction Register (SUBCUD)



F15	Clock error correction enable
0	Stops clock error correction.
1	Enables clock error correction.

The range of value that can be corrected by using the clock error correction register (SUBCUD) is shown in Table 7-4.

Table 7-4. Correctable Range of Crystal Resonator Oscillation Frequency Deviation

Item	Value
Correctable range	-274.6 ppm to +212.6 ppm
Maximum quantization error	±0.48 ppm
Minimum resolution	0.96 ppm

SUBCUD										Target Correction Values
F15	F8	F7	F6	F5	F4	F3	F2	F1	F0	
1	1	0	0	0	0	0	0	0	0	–274.6 ppm
	1	0	0	0	0	0	0	0	1	–273.7 ppm
	1	0	0	0	0	0	0	1	0	–272.7 ppm
	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•
	1	1	1	1	1	1	1	0	1	_33.3 ppm
	1	1	1	1	1	1	1	1	0	-32.4 ppm
	1	1	1	1	1	1	1	1	1	-31.4 ppm
	0	0	0	0	0	0	0	0	0	-30.5 ppm
	0	0	0	0	0	0	0	0	1	–29.6 ppm
	0	0	0	0	0	0	0	1	0	–28.6 ppm
	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•
	0	0	0	0	1	1	1	1	1	_0.95 ppm
	0	0	0	1	0	0	0	0	0	0 ppm
	0	0	0	1	0	0	0	0	1	0.95 ppm
	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•
	0	1	1	1	1	1	1	0	1	210.7 ppm
	0	1	1	1	1	1	1	1	0	211.7 ppm
	0	1	1	1	1	1	1	1	1	212.6 ppm
0	×	×	×	×	×	×	×	×	×	Clock error correction stopped

Table 7-5. Clock Error Correction Values

The F8 to F0 value of the SUBCUD register is calculated from the target correction value by using the following expression.

$$SUBCUD[8:0] = \begin{bmatrix} & & & & & & & & & \\ & & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ &$$

The target correction value is the oscillation frequency deviation (unit: [ppm]) of the crystal resonator. For calculating the correction value, see 7.4.8 Example of watch error correction of real-time clock 2.

Examples 1. When target correction value = 18.3 [ppm]

$$\begin{aligned} \text{SUBCUD[8:0]} &= (18.3 \times 2^{15} \, / \, 10^6) \, \text{2's complement (9 bit fixed-point format)} \, + \, 0001.00000B \\ &= (0.59375) \, \text{2's complement (9 bit fixed-point format)} \, + \, 0001.00000B \\ &= 0000.10011B \, + \, 0001.00000B \\ &= 0001.10011B \end{aligned}$$

Examples 2. When target correction value = -18.3 [ppm]

 $SUBCUD[8:0] = (-18.3 \times 2^{15} \ / \ 10^6) \ 2's \ complement \ (9 \ bit \ fixed-point \ format) \ + \ 0001.00000B$

= (-0.59965) 2's complement (9 bit fixed-point format) + 0001.00000B

= 1111.01101B + 0001.00000B

= 0000.01101B


7.3.15 Alarm minute register (ALARMWM)

This register is used to set the minute of an alarm.

The ALARMWM register can be set by an 8-bit memory manipulation instruction.

Reset signal generation does not clear this register to its default value.

Figure 7-16. Format of Alarm Minute Register (ALARMWM)



Caution Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected.


7.3.16 Alarm hour register (ALARMWH)

This register is used to set the hour of an alarm.

The ALARMWH register can be set by an 8-bit memory manipulation instruction.

Reset signal generation does not clear this register to its default value.

Figure 7-17. Format of Alarm Hour Register (ALARMWH)



- Cautions 1. Set a decimal value of 00 to 23 or 01 to 12 and 21 to 32 to this register in BCD code. If a value outside the range is set, the alarm is not detected.
 - Bit 5 (WH20) of the ALARMWH register indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

7.3.17 Alarm day-of-week register (ALARMWW)

This register is used to set the day of the week of an alarm.

The ALARMWW register can be set by an 8-bit memory manipulation instruction.

Reset signal generation does not clear this register to its default value.

Figure 7-18. Format of Alarm Day-of-Week Register (ALARMWW)

Address: FFF9CH After reset: Undefined R/W Symbol 6 5 4 3 2 0 1 ALARMWW 0 WW6 WW5 WW4 WW3 WW2 WW1 WW0

Table 7-6 shows an example of setting the alarm.

Table 7-6. Setting Alarm

Time of Alarm	Day of the Week							12-Hour Display				24-Hour Display			
	Sun.	Mon.	Tue.	Wed.	Thu.	Fri.	Sat.	Hour	Hour	Min.	Min.	Hour	Hour	Min.	Min.
								10	1	10	1	10	1	10	1
	W	W	W	W	W	W	W								
	W	W	W	W	W	W	W								
	0	1	2	3	4	5	6								
Every day, 0:00 a.m.	1	1	1	1	1	1	1	1	2	0	0	0	0	0	0
Every day, 1:30 a.m.	1	1	1	1	1	1	1	0	1	3	0	0	1	3	0
Every day, 11:59 a.m.	1	1	1	1	1	1	1	1	1	5	9	1	1	5	9
Monday through	0	1	1	1	1	1	0	3	2	0	0	1	2	0	0
Friday, 0:00 p.m.															
Sunday, 1:30 p.m.	1	0	0	0	0	0	0	2	1	3	0	1	3	3	0
Monday, Wednesday,	0	1	0	1	0	1	0	3	1	5	9	2	3	5	9
Friday, 11:59 p.m.															

7.3.18 Registers controlling port functions of real-time clock 2 output pins

When using real-time clock 2, set the registers that control the port functions multiplexed on the target channel (LCD port function registers 0 to 6 (PFSEG0 to PFSEG6), port mode register (PMxx), and port register (Pxx)). For details, see 4.3.9 LCD port function registers 0 to 6 (PFSEG0 to PFSEG6), 4.3.1 Port mode registers (PMxx), and 4.3.2 Port registers (Pxx).

When using the ports (such as P31/RTC1HZ) to be shared with the real-time clock 2 output pins for real-time clock 2, set the LCD port function register (PFSEGx) bit, port mode register (PMxx) bit, and port register (Pxx) bit corresponding to each port to 0.

Example: When using P31/RTC1HZ for real-time clock 2 output

Set the PFSEG21 bit of LCD port function register (PFSEG2) to 0.


Set the PM31 bit of port mode register (PM3) to 0.

Set the P31 bit of port register (P3) to 0.

7.4 Real-time Clock 2 Operation

7.4.1 Starting operation of real-time clock 2

Figure 7-19. Procedure for Starting Operation of Real-time Clock 2



- **Notes 1.** Set RTCWEN to 0, except when accessing the RTC register, in order to prevent error when writing to the clock counter.
 - 2. First set the RTCWEN bit to 1, while oscillation of the count clock (frc) is stable.
 - 3. Set up the SUBCUD register only if the watch error must be corrected. For details about how to calculate the correction value, see 7.4.8 Example of watch error correction of real-time clock 2.
 - **4.** Confirm the procedure described in **7.4.2 Shifting to HALT/STOP mode after starting operation** when shifting to HALT/STOP mode without waiting for INTRTC = 1 after RTCE = 1.

7.4.2 Shifting to HALT/STOP mode after starting operation

Perform one of the following processing when shifting to STOP mode immediately after setting the RTCE bit to 1. However, after setting the RTCE bit to 1, this processing is not required when shifting to STOP mode after the first INTRTC interrupt has occurred.

- (1) Shifting to HALT/STOP mode when at least two input clocks of the count clock (frc) have elapsed after setting the RTCE bit to 1 (see Example 1 of **Figure 7-20**).
- (2) Checking by polling the RWST bit to become 1, after setting the RTCE bit to 1 and then setting the RWAIT bit to 1. Afterward, setting the RWAIT bit to 0 and shifting to HALT/STOP mode after checking again by polling that the RWST bit has become 0 (see Example 2 of **Figure 7-20**).

Example 1 Example 2 Sets to counter operation Sets to counter operation RTCE = 1 RTCE = 1 start start Sets to stop SEC to YEAR Waiting for at least RWAIT = 1 counters 2 frtc clocks Disables writing to RTCWEN = 0 RWST = 1? registers No Yes Shifts to HALT/STOP **Executing HALT/STOP** mode instruction RWAIT = 0 Sets counter operation RWST = 0? No Yes RTCWEN = 0 Disables writing to registers Executing HALT/STOP Shifts to HALT/STOP mode instruction

Figure 7-20. Procedure for Shifting to HALT/STOP Mode After Setting RTCE = 1

7.4.3 Reading real-time clock 2 counter

Read the counter after setting RWAIT to 1.

Set RWAIT to 0 after completion of reading the counter.

Start RTCWEN = 1 Enables writing to registers. Stops SEC to YEAR counters. RWAIT = 1 Mode to read and write count values No RWST = 1?Note Checks wait status of counter. Yes Reading SEC Reads second count register. Reading MIN Reads minute count register. Reading HOUR Reads hour count register. Reading WEEK Reads day-of-week count register. Reading DAY Reads date count register. Reads month count register. Reading MONTH Reading YEAR Reads year count register. RWAIT = 0 Sets counter operation. No RWST = 0?Note 2 Yes RTCWEN = 0 Disables writing to registers.

Figure 7-21. Procedure for Reading Real-time Clock 2

- Notes 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.
 - 2. Be sure to confirm that RWST = 0 before shifting to STOP mode.

End

Caution Complete setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When reading to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period

<R>

interrupt.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

7.4.4 Writing to real-time clock 2 counter

Write to the counter after setting RWAIT to 1.

Set RWAIT to 0 after completion of writing the counter.

Start Enables writing to registers. RTCWEN = 1 Stops SEC to YEAR counters. RWAIT = 1 Mode to read and write count values No RWST = 1?Note 1 Checks wait status of counter Yes Writing to SEC Writes to second count register. Writing to MIN Writes to minute count register. Writing to HOUR Writes to hour count register. Writing to WEEK Writes to day-of-week count register. Writing to DAY Writes to date count register. Writing to MONTH Writes to month count register. Writing to YEAR Writes to year count register. RWAIT = 0 Sets counter operation. No RWST = 0?Note 2 Yes RTCWEN = 0 Disables writing to registers. End

Figure 7-22. Procedure for Writing Real-time Clock 2 Counter

- Notes 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.
 - 2. Be sure to confirm that RWST = 0 before shifting to STOP mode.
- Cautions 1. Complete setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.
 - 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR registers while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling

<R>

interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG, and RTCIF flags after rewriting the MIN register.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be written in any sequence. All the registers do not have to be set and only some registers may be written.

7.4.5 Setting alarm of real-time clock 2

Set the alarm time after setting WALE to 0 (to disable alarm operation).

Start RTCWEN = 1 Enables writing to registers. WALE = 0WALIE = 1 Setting ALARMWM Setting ALARMWH Setting ALARMWW WALE = 1 Match operation of alarm is valid. Waiting at least for 2 frtc clocks RTCWEN = 0 Disables writing to registers. No INTRTC = 1? Yes No WAFG = 1? Match detection of alarm Yes Constant-period Alarm processing interrupt handling

Figure 7-23. Alarm Setting Procedure

Remarks 1. ALARMWM, ALARMWH, and ALARMWW may be written in any sequence.

Constant-period interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the constant-period interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

7.4.6 1 Hz output of real-time clock 2




Figure 7-24. 1 Hz Output Setting Procedure

Caution When using the high accuracy 1 Hz pin output, set the high-speed on-chip oscillator clock (fin) to 24 MHz.


7.4.7 Clock error correction register setting procedure

Use either of the following procedures to set the clock error correction register (SUBCUD).


In order to prevent write error to the clock register, write privilege with (2) FMCEN is recommended for rewrite of the SUBCUD register.

RTC correction may not be successful if there is a conflict between the clock error correction register (SUBCUD) rewrite and correction timing. In order to prevent conflict between the correction timing and rewrite of the SUBCUD register, be sure to complete rewrite of the SUBCUD register before the next correction timing occurs (within approx. 0.5 seconds), which is calculated starting from the correction timing interrupt (INTRTIT) or periodic interrupt (INTRTC) that is synchronized with the correction timing.

(1) Set the clock error correction register after setting RTCWEN to 1. Set RTCWEN to 0 after completion of register setting.



(2) Set the clock error correction register after setting FMCEN to 1 first. Then set FMCEN to 0.



7.4.8 Example of watch error correction of real-time clock 2

The clock can be corrected every second with a minimum resolution and accuracy of 0.96 ppm when it is slow or fast, by setting a value to the clock error correction register.

The following shows how to calculate the target correction value, and how to calculate the F8 to F0 values of the clock error correction register from the target correction value.

Calculating the target correction value 1

(Output frequency of the RTC1HZ pin using)

[Measuring the oscillation frequency]

The oscillation frequency^{Note} of each product is measured by outputting 1 Hz from the RTC1HZ pin when the F15 bit of the watch error correction register (SUBCUD) is cleared to 0 (stops the watch error correction).

Note See 7.4.6 1 Hz output of real-time clock 2 for the procedure of outputting about 1 Hz from the RTC1HZ pin.

[Calculating the target correction value]

(When the output frequency from the RTCCL pin is 0.9999817 Hz)

Oscillation frequency = 32768 × 0.9999817 ≈ 32767.40 Hz

Assume the target frequency to be 32768 Hz. Then the target correction value is calculated as follows.

- **Remarks 1.** The oscillation frequency is the frequency of the input clock (frc). It can be calculated from the output frequency of the
 - RTC1HZ pin × 32768 when watch error correction is not operating.
 - 2. The target correction value is the oscillation frequency deviation (unit: [ppm]) of the crystal resonator.
 - 3. The target frequency is the frequency resulting after watch error correction performed.

Calculating the target correction value 2

(When using subsystem clock frequency measurement circuit)

[Measuring the oscillation frequency]

The oscillation frequency Note of each product is measured by using subsystem clock frequency measurement circuit. The oscillation frequency is calculated by using the following expression.

Note See 8.4.1 Setting subsystem clock frequency measurement circuit for the operating procedure of subsystem clock frequency measurement.

[Calculating the target correction value]

(When the frequency measurement count registers H, L value is 9999060D)

- High-speed system clock frequency (fmx) = 10 MHz
- When FMDIV2 to FMDIV0 of the frequency measurement control register = 111B (operating trigger division ratio = 2¹⁵).

Then the oscillation frequency is calculated as follows.

Oscillation frequency = f_{MX} frequency [Hz] × operating trigger division ratio
$$\div$$
 (FMCRH, FMCRL) value = $10 \times 10^5 \times 2^{15} \div 9999060D$ = 32771.0804816 Hz

Assume the target frequency to be 32768 Hz. Then the target correction value is calculated as follows.

- Remarks 1. The operating trigger division ratio is the division ratio of fsuB set by FMDIV2 to FMDIV0 of the frequency measurement control register. The operating trigger division ratio is 2⁸ when FMDIV2 to FMDIV0 = 000B, and 2¹⁵ when FMDIV2 to FMDIV0 = 111B.
 - 2. The target correction value is the oscillation frequency deviation (unit: [ppm]) of the crystal resonator.
 - 3. The target frequency is the frequency resulting after watch error correction performed.

Calculating the F8 to F0 value of the watch error correction register

The F8 to F0 values in the SUBCUD register is calculated from the target correction value by using the following expression.

$$SUBCUD[8:0] = \left(\begin{array}{c} \underline{\text{Target correction value [ppm]} \times 2^{15}} \\ 10^{6} \\ \end{array} \right)_{2\text{'s complement (9 bit fixed-point format)}} + 0001.00000B$$

Examples 1. When target correction value = -18.3 [ppm]

$$\begin{aligned} \text{SUBCUD[8:0]} &= (-18.3 \times 2^{15} \, / \, 10^6) \, 2\text{'s complement (9 bit fixed-point format)} \, + \, 0001.00000B \\ &= (-0.59965) \, 2\text{'s complement (9 bit fixed-point format)} \, + \, 0001.00000B \\ &= 1111.01101B \, + \, 0001.00000B \\ &= 0000.01101B \end{aligned}$$

Examples 2. When target correction value = 94.0 [ppm]

$$\begin{aligned} \text{SUBCUD[8:0]} &= (94.0 \times 2^{15} \ / \ 10^6) \ 2\text{'s complement (9 bit fixed-point format)} \ + \ 0001.00000B \\ &= (+3.08019) \ 2\text{'s complement (9 bit fixed-point format)} \ + \ 0001.00000B \\ &= 0011.000011B \ + \ 0001.00000B \\ &= 0100.00011B \end{aligned}$$

7.4.9 High-accuracy 1 Hz output

Clock correction by clock error correction register is possible at minimum resolution of 0.96 ppm by correcting the counter every 0.5 seconds, but since the counter is synchronized with free, the minimum resolution of normal 1 Hz output generated from counter overflow is 1/32.768 KHz (≈ 30.5 µs = 30.5 ppm). This means, normal 1 Hz output has a minimum resolution of 0.96 ppm over a long period, but each 1 Hz output includes an error of up to 30.5 ppm.

On the other hand, high-accuracy 1 Hz output allows each 1 Hz output to be corrected with a minimum resolution of 0.96 ppm and output, by using the correction value in the clock error correction register and counting the correction time with fin Note.

Note Actual high-accuracy 1-Hz output includes quantization error in fin accuracy and counting correction time. When using a high-precision 1 Hz output, select 24 MHz for high-speed on-chip oscillator clock (fih) and operate the high-speed on-chip oscillator (HIOSTOP=0). There is no need to select it for CPU clock.

CHAPTER 8 SUBSYSTEM CLOCK FREQUENCY MEASUREMENT CIRCUIT

8.1 Subsystem Clock Frequency Measurement Circuit

The subsystem clock frequency measurement circuit is used to measure the frequency of the subsystem clock (fsub), by inputting the high accuracy reference clock externally.

Caution The subsystem clock frequency measurement circuit can be used only when the subsystem clock (fsub = 32.768 kHz) is selected as the operating clock (WUTMMCK0 in the CSMC register = 0).

8.2 Configuration of Subsystem Clock Frequency Measurement Circuit


The subsystem clock frequency measurement circuit includes the following hardware.

Table 8-1. Configuration of Subsystem Clock Frequency Measurement Circuit

Item	Configuration				
Counter	Counter (32-bit)				
Control registers	Peripheral enable register 1 (PER1)				
	Subsystem clock supply mode control register (OSMC)				
	Frequency measurement count register L (FMCRL)				
	Frequency measurement count register H (FMCRH)				
	Frequency measurement control register (FMCTL)				

Figure 8-1 shows the subsystem clock frequency measurement circuit diagram.

Figure 8-1. Subsystem Clock Frequency Measurement Circuit Diagram



8.3 Registers Controlling Subsystem Clock Frequency Measurement Circuit

The subsystem clock frequency measurement circuit is controlled by the following registers.

- Peripheral enable register 1 (PER1)
- Subsystem clock supply mode control register (OSMC)
- · Frequency measurement count register L (FMCRL)
- Frequency measurement count register H (FMCRH)
- Frequency measurement control register (FMCTL)

8.3.1 Peripheral enable register 1 (PER1)

This register is used to enable or disable supplying the clock to the register used for the subsystem clock frequency measurement circuit. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

Of the registers that are used to control the subsystem clock frequency measurement circuit and real-time clock 2, the clock error correction register (SUBCUD) can be set by setting bit 6 (FMCEN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 8-2. Format of Peripheral Enable Register 1 (PER1)

Address: F	=007AH A	fter reset: 00l	H R/W					
Symbol	<7>	<6>	<5>	4	3	<2>	<1>	0
PER1	TMKAEN	FMCEN	CMPEN	0	0	SMCI1EN	SMCI0EN	0

FMCEN	Subsystem clock frequency measurement circuit
0	Stops input clock supply. SFR used by the subsystem clock frequency measurement circuit cannot be written. SUBCUD register used by real-time clock 2 cannot be written. The subsystem clock frequency measurement circuit is in the reset status.
1	Enables input clock supply. SFR used by the subsystem clock frequency measurement circuit can be read/written. SUBCUD register used by real-time clock 2 can be read and written.

Cautions 1. The clock error correction register (SUBCUD) can be read or written by setting RTCWEN of peripheral enable register 0 (PER0) to 1 or setting FMCEN of peripheral enable register 1 (PER1) to 1.

2. Be sure to set bits 0, 3 and 4 to "0".

8.3.2 Subsystem clock supply mode control register (OSMC)

This register is used to reduce power consumption by stopping unnecessary clock functions.

When RTCLPC is set to 1, in STOP mode and in HALT mode while the CPU operates using the subsystem clock, clock supply to peripheral functions other than real-time clock 2, 12-bit interval timer, clock output/buzzer output, and LCD controller/driver are stopped to reduce power consumption.

In addition, the OSMC register is used to select the operation clock of real-time clock 2, 12-bit interval timer, clock output/buzzer output, LCD controller/driver, and subsystem clock frequency measurement circuit.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 8-3. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F	00F3H Aft	er reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0

WUTMMCK0	Selection of operation clock for real- time clock 2, 12-bit interval timer, and LCD controller/driver	Selection of clock output from PCLBUZn pin of clock output/buzzer output controller	Operation of subsystem clock frequency measurement circuit.
0	Subsystem clock (fsub)	Selecting the subsystem clock (fsub) is enabled.	Enable
1	Low-speed on-chip oscillator clock (fiL)	Selecting the subsystem clock (fsub) is disabled.	Disable

Cautions 1. Be sure to select the subsystem clock (WUTMMCK0 bit = 0) while the subsystem clock is oscillating.

- 2. When WUTMMCK0 is set to 1, the low-speed on-chip oscillator clock oscillates.
- 3. When the WUTMMCK0 bit is set to 1, the subsystem clock frequency measurement circuit cannot be used.


8.3.3 Frequency measurement count register L (FMCRL)

This register represents the lower 16 bits of the frequency measurement count register (FMCR) in the frequency measurement circuit.

The FMCRL register can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears the FMCRL register to 0000H.

Figure 8-4. Format of Frequency Measurement Count Register L (FMCRL)



Cautions 1. Do not read the value of FMCRL when FMS = 1.

2. Read the value of FMCRL after the frequency measurement complete interrupt is generated.


8.3.4 Frequency measurement count register H (FMCRH)

This register represents the upper 16 bits of the frequency measurement count register (FMCR) in the frequency measurement circuit.

The FMCRH register can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears the FMCRH register to 0000H.

Figure 8-5. Frequency Measurement Count Register H (FMCRH)



Cautions 1. Do not read the value of FMCRH when FMS = 1.

2 Read the value of FMCRH after the frequency measurement complete interrupt is generated.

Figure 8-6. Frequency Measurement Count Register (FMCRH, FMCRL)

Symbol	31 16	15 0
FMCR	FMCRH	FMCRL

8.3.5 Frequency measurement control register (FMCTL)

The FMCTL register is used to set the operation of the subsystem clock frequency measurement circuit. This register is used to start operation and set the period of frequency measurement.

The FMCTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the FMCTL register to 00H.

Figure 8-7. Format of Frequency Measurement Control Register (FMCTL)

 Address: F0316H
 After reset: 00H
 R/W

 Symbol
 <7>
 6
 5
 4
 3
 2
 1
 0

 FMCTL
 FMS
 0
 0
 0
 FMDIV2
 FMDIV1
 FMDIV0

FMS	Frequency measurement circuit operation enable
0	Stops the frequency measurement circuit.
1	Operates the frequency measurement circuit. Starts counting on the rising edge of the operating clock and stops counting on the next rising edge of the operating clock.

FMDIV2	FMDIV1	FMDIV0	Frequency measurement period setting
0	0	0	2 ⁸ /fsu _B (7.8125 ms)
0	0	1	2 ⁹ /fsu _B (15.625 ms)
0	1	0	2 ¹⁰ /fsuв (31.25 ms)
0	1	1	2 ¹¹ /fsuв (62.5 ms)
1	0	0	2 ¹² /fsuв (0.125 s)
1	0	1	2 ¹³ /fsuв (0.25 s)
1	1	0	2 ¹⁴ /fsuв (0.5 s)
1	1	1	2 ¹⁵ /fsuв (1 s)

Caution Do not read the value of the FMDIV2 to FMDIV0 bits when FMS = 1.

Remark The frequency measurement resolution can be calculated by the formula below.

 Frequency measurement resolution = 10⁶/(frequency measurement period × reference clock frequency (fmx) [Hz]) [ppm]


Example 1) When FMDIV2 to FMDIV0 = 000B and f_{MX} = 20 MHz, measurement resolution = 6.4 ppm Example 2) When FMDIV2 to FMDIV0 = 111B and f_{MX} = 1 MHz, measurement resolution = 1 ppm

8.4 Subsystem Clock Frequency Measurement Circuit Operation

8.4.1 Setting subsystem clock frequency measurement circuit

Set the subsystem clock frequency measurement circuit after setting 0 to FMS first.

Figure 8-8. Procedure for Setting Subsystem Clock Frequency Measurement Circuit



Caution After the frequency measurement count register (L/H) is read, be sure to set FMCEN to 0.

The fsub oscillation frequency is calculated by using the following expression.

For example, when the frequency is measured under the following conditions

• Count clock frequency: f_{MX} = 10 MHz

• Frequency measurement period setting register: FMDIV2 to FMDIV0 = 111B (operation trigger division ratio: 2¹⁵)

and the measurement result is as follows,

• Frequency measurement count register: FMCR = 10000160D

the $\ensuremath{\mathsf{fsub}}$ oscillation frequency is obtained as below.

fsub oscillation frequency =
$$\frac{(10 \times 10^6) \times 2^{15}}{10000160}$$
 32767.47572 [Hz]



8.4.2 Subsystem clock frequency measurement circuit operation timing

The operation timing of the subsystem clock frequency measurement circuit is shown in Figure 8-9.

After the frequency measurement circuit operation enable bit (FMS) is set to 1, counting is started by the count start trigger set with the frequency measurement period setting bits (FMDIV2 to FMDIV0) and stopped by the next trigger. After counting is stopped, the count value is retained, and the frequency measurement circuit operation enable bit (FMS) is reset to 0. An interrupt is also generated for one clock of fsub. After the operation of the frequency measurement circuit is completed (FMS = 0) and the frequency measurement count register (L/H) is read, be sure to set bit 6 (FMCEN) of peripheral enable register 1 to 0.




Figure 8-9. Subsystem Clock Frequency Measurement Circuit Operation Timing

CHAPTER 9 12-BIT INTERVAL TIMER

9.1 Functions of 12-bit Interval Timer

An interrupt (INTIT) is generated at any previously specified time interval. It can be used for waking the system up from STOP mode and triggering an A/D converter's SNOOZE mode.


9.2 Configuration of 12-bit Interval Timer

The 12-bit interval timer includes the following hardware.

Table 9-1. Configuration of 12-bit Interval Timer

Item	Configuration
Counter	12-bit counter
Control registers	Peripheral enable register 1 (PER1)
	Subsystem clock supply mode control register (OSMC)
	12-bit interval timer control register (ITMC)

Figure 9-1. Block Diagram of 12-bit Interval Timer



9.3 Registers Controlling 12-bit Interval Timer

The 12-bit interval timer is controlled by the following registers.

- Peripheral enable register 1 (PER1)
- Subsystem clock supply mode control register (OSMC)
- 12-bit interval timer control register (ITMC)

9.3.1 Peripheral enable register 1 (PER1)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the 12-bit interval timer is used, be sure to set bit 7 (TMKAEN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 9-2. Format of Peripheral Enable Register 1 (PER1)

Address: F0	F007AH After reset: 00H		R/W					
Symbol	<7>	<6>	<5>	4	3	<2>	<1>	0
PER1	TMKAEN	FMCEN	CMPEN	0	0	SMCI1EN	SMCI0EN	0

TMKAEN	Control of 12-bit interval timer input clock supply
0	Stops input clock supply. SFRs used by the 12-bit interval timer cannot be written.
1	The 12-bit interval timer is in the reset status. Enables input clock supply.
	SFRs used by the 12-bit interval timer can be read and written.

- Cautions 1. When using the 12-bit interval timer, first set the TMKAEN bit to 1. If TMKAEN = 0, writing to a control register of the 12-bit interval timer is ignored, and, even if the register is read, only the default value is read (except the subsystem clock supply mode control register (OSMC)).
 - 2. Clock supply to peripheral functions other than real-time clock 2, 12-bit interval timer, clock output/buzzer output, and LCD controller/driver can be stopped in HALT mode when the subsystem clock is used, by setting the RTCLPC bit of the subsystem clock supply mode control register (OSMC) to 1. In this case, set the TMKAEN bit of the PER1 register to 1 and the other bits (bits 0 to 6) to 0.
 - 3. Be sure to clear the bits 0, 3, and 4 to "0".

9.3.2 Subsystem clock supply mode control register (OSMC)

The OSMC register is used to reduce power consumption by stopping unnecessary clock functions.

If the RTCLPC bit is set to 1, power consumption can be reduced, because clock supply to the peripheral functions, except real-time clock 2, 12-bit interval timer, clock output/buzzer output controller, and LCD controller/driver, is stopped in STOP mode or HALT mode while subsystem clock is selected as CPU clock.

In addition, the OSMC register can be used to select the operation clock of real-time clock 2, 12-bit interval timer, clock output/buzzer output controller, LCD controller/driver, and subsystem clock frequency measurement circuit.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 9-3. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F0	00F3H After	reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0	
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0	

RTCLPC	Setting in STOP mode or in HALT mode while subsystem clock is selected as CPU clock
0	Enables supplying the subsystem clock to peripheral functions
	(See Tables 21-1 to 21-3 for peripheral functions whose operations are enabled.)
1	Stops supplying the subsystem clock to peripheral functions other than real-time clock 2, 12-
	bit interval timer, clock output/buzzer output controller, and LCD controller/driver.

WUTMMCK0	Selection of operation clock for	Selection of clock output	Operation of subsystem	
	real-time clock 2, 12-bit interval	from PCLBUZn pin of clock	clock frequency	
	timer, and LCD controller/driver	output/buzzer output	measurement circuit.	
		controller		
0	Subsystem clock (fsub)	Selecting the subsystem clock (fsub) is enabled.	Enable	
1	Low-speed on-chip oscillator clock (f _{IL})	Selecting the subsystem clock (fsub) is disabled.	Disable	

Cautions 1. Be sure to select the subsystem clock (WUTMMCK0 bit = 0) if the subsystem clock is oscillating.

- 2. When WUTMMCK0 is set to 1, the low-speed on-chip oscillator clock oscillates.
- 3. The subsystem clock and low-speed on-chip oscillator clock can only be switched by using the WUTMMCK0 bit if real-time clock 2, 12-bit interval timer, and LCD controller/driver are all stopped.

9.3.3 12-bit interval timer control register (ITMC)

This register is used to set up the starting and stopping of the 12-bit interval timer operation and to specify the timer compare value.

The ITMC register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets this register to 0FFFH.

Figure 9-4. Format of 12-bit Interval Timer Control Register (ITMC)

Address: FFF90H After reset: 0FFFH		R/W			
Symbol	15	14	13	12	11 to 0
ITMC	RINTE	0	0	0	ITMCMP11 to ITMCMP0

RINTE	12-bit Interval timer operation control
0	Count operation stopped (count clear)
1	Count operation started

ITMCMP11 to ITMCMP0	Specification of the 12-bit interval timer compare value				
001H	These bits generate an interrupt at the fixed cycle (count clock cycles x (ITMCMP				
•	setting + 1)).				
•					
•					
FFFH					
000H	Setting prohibited				
Example interrupt cycles when 001H or EEEH is specified for ITMCMD1 to ITMCMD0					

Example interrupt cycles when 001H or FFFH is specified for ITMCMP11 to ITMCMP0

- ITMCMP11 to ITMCMP0 = 001H, count clock: when f_{SUB} = 32.768 kHz 1/32.768 [kHz] × (1 + 1) = 0.06103515625 [ms] ≈ 61.03 [µs]
- ITMCMP11 to ITMCMP0 = FFFH, count clock: when fsuB = 32.768 kHz 1/32.768 [kHz] × (4095 + 1) = 125 [ms]
- Cautions 1. Before changing the RINTE bit from 1 to 0, use the interrupt mask flag register to disable the INTIT interrupt servicing. When the operation starts (changing the RINTE bit from 0 to 1) again, clear the ITIF flag, and then enable the interrupt servicing.
 - 2. The value read from the RINTE bit is applied one count clock cycle after setting the RINTE bit.
 - When setting the RINTE bit after returned from standby mode and entering standby mode again, confirm that the written value of the RINTE bit is reflected, or wait that more than one clock of the count clock has elapsed after returned from standby mode. Then enter standby mode.
 - 4. Only change the setting of the ITMCMP11 to ITMCMP0 bits when RINTE = 0. However, it is possible to change the settings of the ITMCMP11 to ITMCMP0 bits at the same time as when changing RINTE from 0 to 1 or 1 to 0.

9.4 12-bit Interval Timer Operation

9.4.1 12-bit interval timer operation timing


The count value specified for the ITMCMP11 to ITMCMP0 bits is used as an interval to operate a 12-bit interval timer that repeatedly generates interrupt requests (INTIT).

When the RINTE bit is set to 1, the 12-bit counter starts counting.

When the 12-bit counter value matches the value specified for the ITMCMP11 to ITMCMP0 bits, the 12-bit counter value is cleared to 0, counting continues, and an interrupt request signal (INTIT) is generated at the same time.

The basic operation of the 12-bit interval timer is as follows.

Figure 9-5. 12-bit Interval Timer Operation Timing (ITMCMP11 to ITMCMP0 = 0FFH, count clock: fsuB = 32.768 kHz)




9.4.2 Start of count operation and re-enter to HALT/STOP mode after returned from HALT/STOP mode

When setting the RINTE bit after returned from HALT or STOP mode and entering HALT or STOP mode again, write 1 to the RINTE bit, and confirm the written value of the RINTE bit is reflected or wait for at least one cycle of the count clock. Then, enter HALT or STOP mode.

- After setting RINTE to 1, confirm by polling that the RINTE bit has become 1, and then enter HALT or STOP mode (see Example 1 in Figure 9-6).
- After setting RINTE to 1, wait for at least one cycle of the count clock and then enter HALT or STOP mode (see Example 2 in Figure 9-6).

Figure 9-6. Procedure of Entering to HALT or STOP Mode After Setting RINTE to 1



CHAPTER 10 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

10.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for clock output for supply to peripheral ICs. Buzzer output is a function to output a square wave of buzzer frequency.

One pin can be used to output a clock or buzzer sound.

Two output pins, PCLBUZ0 and PCLBUZ1, are available.

The PCLBUZn pin outputs a clock selected by clock output select register n (CKSn).

Figure 10-1 shows the block diagram of clock output/buzzer output controller.

Remark n = 0, 1




Figure 10-1. Block Diagram of Clock Output/Buzzer Output Controller

- Notes 1. For the frequencies that can be output from PCLBUZ0 and PCLBUZ1, see 32.4 AC Characteristics.
 - 2. Selecting fsub as the output clock of the clock output/buzzer output controller is prohibited when the WUTMMCK0 bit of the OSMC register is set to 1.

Remark The above diagram shows the clock output/buzzer output pins when PIOR3 is 0. In other cases, the name of pins, output latches (Pxx) and PMxx should be read differently.

10.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

Table 10-1. Configuration of Clock Output/Buzzer Output Controller

Item	Configuration
Control registers	Clock output select register n (CKSn) Subsystem clock supply mode control register (OSMC) Port mode register 0 (PM0) Port register 0 (P0)

10.3 Registers Controlling Clock Output/Buzzer Output Controller

The following two registers are used to control the clock output/buzzer output controller.

- Clock output select register n (CKSn)
- Subsystem clock supply mode control register (OSMC)
- Port mode register 0 (PM0)

10.3.1 Clock output select register n (CKSn)

This register specifies output enable/disable for clock output or for the buzzer frequency output pin (PCLBUZn), and specifies the output clock.

Select the clock to be output from the PCLBUZn pin by using the CKSn register.

The CKSn register is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-2. Format of Clock Output Select Register n (CKSn)

 Address:
 FFFA5H (CKS0), FFFA6H (CKS1)
 After reset:
 00H
 R/W

 Symbol
 <7>
 6
 5
 4
 3
 2
 1
 0

 CKSn
 PCLOEn
 0
 0
 CSELn
 CCSn2
 CCSn1
 CCSn0

PCLOEn 0 0 0 CSELn CCSn2 CCSn1 CCSn0

PCLOEn	PCLBUZn pin output enable/disable specification
0	Output disable (default)
1	Output enable

CSELn	CCSn2	CCSn1	CCSn0	PCLBUZn pin output clock selection				
					f _{MAIN} = 5 MHz	f _{MAIN} = 10 MHz	f _{MAIN} = 20 MHz	f _{MAIN} = 24 MHz
0	0	0	0	fmain	5 MHz	10 MHz ^{Note 1}	Setting prohibited ^{Note 1}	Setting prohibited ^{Note 1}
0	0	0	1	fmain/2	2.5 MHz	5 MHz	10 MHz ^{Note 1}	12 MHz Note 1
0	0	1	0	fmain/2 ²	1.25 MHz	2.5 MHz	5 MHz	6 MHz
0	0	1	1	fmain/2 ³	625 kHz	1.25 MHz	2.5 MHz	3 MHz
0	1	0	0	fmain/24	312.5 kHz	625 kHz	1.25 MHz	1.5 MHz
0	1	0	1	fmain/2 ¹¹	2.44 kHz	4.88 kHz	9.76 kHz	11.7 kHz
0	1	1	0	fmain/2 ¹²	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz
0	1	1	1	fmain/2 ¹³	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz
1	0	0	0	fsuB ^{Note 2}	32.768 kHz			
1	0	0	1	fsuB/2Note 2	16.384 kHz			
1	0	1	0	fsuB/2 ² Note 2	8.192 kHz			
1	0	1	1	fsuB/2 ³ Note 2	4.096 kHz			
1	1	0	0	fsuB/2 ⁴ Note 2	2.048 kHz			
1	1	0	1	fsuB/2 ⁵ Note 2	1.024 kHz			
1	1	1	0	fsuB/2 ⁶ Note 2	512 Hz			
1	1	1	1	fsuB/2 ⁷ Note 2	256 Hz			

Notes 1. Use the output clock up to 16 MHz. See 32.4 AC Characteristics for details.

- 2. Selecting fsuB as the output clock of the clock output/buzzer output controller is prohibited when the WUTMMCK0 bit of the OSMC register is set to 1.
- Cautions 1. Change the output clock after disabling clock output (PCLOEn = 0).
 - To shift to STOP mode when the main system clock is selected (CSELn = 0), set PCLOEn to 0 before executing the STOP instruction. When the subsystem clock is selected (CSELn = 1), PCLOEn can be set to 1 because the clock can be output in STOP mode.

Remarks 1. n = 0, 1

2. fmain: Main system clock frequency fsub: Subsystem clock frequency

10.3.2 Subsystem clock supply mode control register (OSMC)

This register is used to reduce power consumption by stopping unnecessary clock functions.

If the RTCLPC bit is set to 1, power consumption can be reduced, because clock supply to the peripheral functions other than real-time clock 2, 12-bit interval timer, clock output/buzzer output controller, and LCD controller/driver is stopped in STOP mode or in HALT mode while the subsystem clock is selected as the CPU clock.

In addition, the OSMC register can be used to select the operation clock of real-time clock 2, 12-bit interval timer, clock output/buzzer output controller, LCD controller/driver, and subsystem clock frequency measurement circuit.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 10-3. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F0	00F3H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0

RTCLPC	Setting in STOP mode or in HALT mode while subsystem clock is selected as CPU clock
0	Enables supplying the subsystem clock to peripheral functions
	(See Tables 21-1 to 21-3 for peripheral functions whose operations are enabled.)
1	Stops supplying the subsystem clock to peripheral functions other than real-time clock 2, 12-
	bit interval timer, clock output/buzzer output controller, and LCD controller/driver.

WUTMMCK0	Selection of operation clock for real- time clock 2, 12-bit interval timer, and LCD controller/driver	Selection of clock output from PCLBUZn pin of clock output/buzzer output controller	Operation of subsystem clock frequency measurement circuit.
0	Subsystem clock (fsub)	Selecting the subsystem clock (fsub) is enabled.	Enable
1	Low-speed on-chip oscillator clock (fiL)	Selecting the subsystem clock (fsus) is disabled.	Disable

- Cautions 1. Be sure to select the subsystem clock (WUTMMCK0 bit = 0) if the subsystem clock is oscillating.
 - 2. When WUTMMCK0 is set to 1, the low-speed on-chip oscillator clock oscillates.
 - 3. Do not select fsuB as the clock output or buzzer output clock when the WUTMMCK0 bit is 1.

10.3.3 Registers controlling port functions of clock output/buzzer output pins

When using the clock output/buzzer output function, set the registers that control the port functions multiplexed on the target channel (port mode register (PMxx), port register (Pxx)). For details, see **4.3.1 Port mode registers (PMxx)** and **4.3.2 Port registers (Pxx)**.

When using a port pin with a multiplexed clock output/buzzer output pins (e.g. P02/SEG45/INTP7/PCLBUZ0, P01/SEG44(Tl05)/(TO05)/(INTP5)/PCLBUZ1) for clock output/buzzer output, set the corresponding bits in the port mode register (PMxx) and port register (Pxx) to 0.

Example: When P02/SEG45/INTP7/PCLBUZ0 is to be used for clock output/buzzer output Set the PM02 bit of port mode register 0 to 0.

Set the P02 bit of port register 0 to 0.

10.4 Operations of Clock Output/Buzzer Output Controller

One pin can be used to output a clock or buzzer sound.

The PCLBUZ0 pin outputs a clock/buzzer selected by clock output select register 0 (CKS0).


The PCLBUZ1 pin outputs a clock/buzzer selected by clock output select register 1 (CKS1).

10.4.1 Operation as output pin

Use the following procedure to output a clock or buzzer from the PCLBUZn pin.

- <1> Set 0 in the bit of the port mode register (PMxx) and port register (Pxx) which correspond to the port which has a pin used as the PCLBUZ0 pin.
- <2> Select the output frequency with bits 0 to 3 (CCSn0 to CCSn2, CSELn) of clock output select register n (CKSn) for the PCLBUZn pin (output is disabled).
- <3> Set bit 7 (PCLOEn) of the CKSn register to 1 to enable clock/buzzer output.
- **Remarks 1.** The clock output controller starts or stops outputting the clock one cycle after enabling or disabling clock output (PCLOEn bit). At this time, pulses with a narrow width are not output. Figure 10-4 shows enabling or stopping output using the PCLOEn bit and the timing of outputting the clock.
 - **2.** n = 0. 1

Figure 10-4. Timing of Outputting Clock from PCLBUZn Pin



10.5 Cautions of Clock Output/Buzzer Output Controller

When the main system clock is selected for the PCLBUZn output (CSEL = 0), if STOP mode is entered within 1.5 main system clock cycles after the output is disabled (PCLOEn = 0), the PCLBUZn output width becomes shorter.

CHAPTER 11 WATCHDOG TIMER

11.1 Functions of Watchdog Timer

The counting operation of the watchdog timer is set by the option byte (000C0H).

The watchdog timer operates on the low-speed on-chip oscillator clock.

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to the WDTE register
- If data is written to the WDTE register during a window close period

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of the RESF register, see **CHAPTER 22 RESET FUNCTION**.

When 75% of the overflow time + 1/2 f_{IL} is reached, an interval interrupt can be generated.



11.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

Table 11-1. Configuration of Watchdog Timer

Item	Configuration
Counter	Internal counter (17 bits)
Control register	Watchdog timer enable register (WDTE)


How the counter operation is controlled, overflow time, window open period, and interval interrupt are set by the option byte.

Table 11-2. Setting of Option Bytes and Watchdog Timer

Setting of Watchdog Timer	Option Byte (000C0H)
Watchdog timer interval interrupt	Bit 7 (WDTINT)
Window open period	Bits 6 and 5 (WINDOW1, WINDOW0)
Controlling counter operation of watchdog timer	Bit 4 (WDTON)
Overflow time of watchdog timer	Bits 3 to 1 (WDCS2 to WDCS0)
Controlling counter operation of watchdog timer (in HALT/STOP mode)	Bit 0 (WDSTBYON)

Remark For the option byte, see CHAPTER 27 OPTION BYTE.

Figure 11-1. Block Diagram of Watchdog Timer



Remark fil: Low-speed on-chip oscillator clock

11.3 Register Controlling Watchdog Timer

The watchdog timer is controlled by the watchdog timer enable register (WDTE).

11.3.1 Watchdog timer enable register (WDTE)

Writing "ACH" to the WDTE register clears the watchdog timer counter and the watchdog timer starts counting again.

This register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 9AH or 1AHNote.

Figure 11-2. Format of Watchdog Timer Enable Register (WDTE)

Address:	FFFABH	After reset: 9A	AH/1AH ^{Note}	R/W				
Symbol	7	6	5	4	3	2	1	0
WDTE								

Note The WDTE register reset value differs depending on the WDTON bit setting value of the option byte (000C0H). To operate watchdog timer, set the WDTON bit to 1.

WDTON Bit Setting Value	WDTE Register Reset Value
0 (watchdog timer count operation disabled)	1AH
1 (watchdog timer count operation enabled)	9AH

- Cautions 1. If a value other than "ACH" is written to the WDTE register, an internal reset signal is generated.
 - 2. If a 1-bit memory manipulation instruction is executed for the WDTE register, an internal reset signal is generated.
 - 3. The value read from the WDTE register is 9AH/1AH (this differs from the written value (ACH)).

11.4 Operation of Watchdog Timer

11.4.1 Controlling operation of watchdog timer

- 1. When the watchdog timer is used, its operation is specified by the option byte (000C0H).
 - Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte (000C0H) to 1 (the counter starts operating after a reset release) (for details, see **CHAPTER 27**).

WDTON	Watchdog Timer Counter		
0	Counter operation disabled (counting stopped after reset)		
1	Counter operation enabled (counting started after reset)		

- Set an overflow time by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H) (for details, see 11.4.2 and CHAPTER 27).
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte (000C0H) (for details, see 11.4.3 and CHAPTER 27).
- 2. After a reset release, the watchdog timer starts counting.
- 3. By writing "ACH" to the watchdog timer enable register (WDTE) after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.
- 4. After that, write the WDTE register the second time or later after a reset release during the window open period. If the WDTE register is written during a window close period, an internal reset signal is generated.
- 5. If the overflow time expires without "ACH" written to the WDTE register, an internal reset signal is generated. An internal reset signal is generated in the following cases.
 - If a 1-bit manipulation instruction is executed on the WDTE register
 - If data other than "ACH" is written to the WDTE register
- Cautions 1. When data is written to the watchdog timer enable register (WDTE) for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.
 - 2. After "ACH" is written to the WDTE register, an error of up to 2 clocks (fi⊥) may occur before the watchdog timer is cleared.
 - 3. The watchdog timer can be cleared immediately before the count value overflows.

Cautions 4. The operation of the watchdog timer in the HALT and STOP and SNOOZE modes differs as follows depending on the set value of bit 0 (WDSTBYON) of the option byte (000C0H).

	WDSTBYON = 0	WDSTBYON = 1
In HALT mode	Watchdog timer operation stops.	Watchdog timer operation continues.
In STOP mode		
In SNOOZE mode		

If WDSTBYON = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is cleared to 0 and counting starts.

When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

11.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H).

If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing "ACH" to the watchdog timer enable register (WDTE) during the window open period before the overflow time.

The following overflow times can be set.

Table 11-3. Setting of Overflow Time of Watchdog Timer

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer (f∟ = 17.25 kHz (MAX.))
0	0	0	2 ⁶ /f _l ∟ (3.71 ms)
0	0	1	2 ⁷ /fi∟ (7.42 ms)
0	1	0	2 ⁸ /f _I ∟ (14.84 ms)
0	1	1	2 ⁹ /f _{IL} (29.68 ms)
1	0	0	2 ¹¹ /fi _L (118.72 ms)
1	0	1	2 ¹³ /fil. (474.89 ms) ^{Note}
1	1	0	2 ¹⁴ /fı∟ (949.79 ms) ^{Note}
1	1	1	2 ¹⁶ /fı∟ (3799.18 ms) ^{Note}


Note Using the watchdog timer under the following conditions may lead to the generation of an interval interrupt (INTWDTI) after one cycle of the watchdog timer clock once the watchdog timer counter has been cleared.

Usage conditions that may lead to the generation of an interval interrupt:

- The overflow time of the watchdog timer is set to $2^{13}/f_{lL}$, $2^{14}/f_{lL}$, or $2^{16}/f_{lL}$.
- The interval interrupt is in use (the setting of the WDTINT bit of the relevant option byte is 1).
- ACH is written to the WDTE register (FFFABH) when the watchdog timer counter has reached or exceeded 75% of the overflow time.

<R>







This interrupt can be masked by clearing the watchdog timer counter through steps 1 to 5 below.

- 1. Set the WDTIMK bit of the interrupt mask flag register 0 (MK0L) to 1 before clearing the watchdog timer counter.
- 2. Clear the watchdog timer counter.
- 3. Wait for at least 80 µs.
- 4. Clear the WDTIIF bit of the interrupt request flag register (IF0L) to 0.
- 5. Clear the WDTIMK bit of the interrupt mask flag register 0 (MK0L) to 0.


Remark fil: Low-speed on-chip oscillator clock frequency

11.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte (000C0H). The outline of the window is as follows.

- If "ACH" is written to the watchdog timer enable register (WDTE) during the window open period, the watchdog timer is cleared and starts counting again.
- Even if "ACH" is written to the WDTE register during the window close period, an abnormality is detected and an internal reset signal is generated.

Example: If the window open period is 50%



Caution When data is written to the WDTE register for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

The window open period can be set is as follows.

 WINDOW1
 WINDOW0
 Window Open Period of Watchdog Timer

 0
 0
 Setting prohibited

 0
 1
 50%

 1
 0
 75% Note

 1
 1
 100%

Table 11-4. Setting Window Open Period of Watchdog Timer

Note When the window open period is set to 75%, clearing the counter of the watchdog timer (writing ACH to WDTE) must proceed outside the corresponding period from among those listed below, over which clearing of the counter is prohibited (for example, confirming that the interval timer interrupt request flag (WDTIIF) of the watchdog timer is set).

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (f _{IL} = 17.25 kHz (MAX.))	Period over which clearing the counter is prohibited when the window open period is set to 75%
0	0	0	2 ⁶ /f _{IL} (3.71 ms)	1.85 ms to 2.51 ms
0	0	1	2 ⁷ /f _{IL} (7.42 ms)	3.71 ms to 5.02 ms
0	1	0	28/f _{IL} (14.84 ms)	7.42 ms to 10.04 ms
0	1	1	2 ⁹ /f _{IL} (29.68 ms)	14.84 ms to 20.08 ms
1	0	0	2 ¹¹ /f _{IL} (118.72 ms)	56.36 ms to 80.32 ms
1	0	1	2 ¹³ /f _{IL} (474.90 ms)	237.44 ms to 321.26 ms
1	1	0	2 ¹⁴ /f _{IL} (949.80 ms)	474.89 ms to 642.51 ms
1	1	1	2 ¹⁶ /f _{IL} (3799.19 ms)	1899.59 ms to 2570.04 ms

Caution When bit 0 (WDSTBYON) of the option byte (000C0H) = 0, the window open period is 100% regardless of the values of the WINDOW1 and WINDOW0 bits.

Remark If the overflow time is set to $2^9/f_{IL}$, the window close time and open time are as follows.

	Setting of Window Open Period								
	50%	75%	100%						
Window close time	0 to 20.08 ms	0 to 10.04 ms	None						
Window open time	20.08 to 29.68 ms	10.04 to 29.68 ms	0 to 29.68 ms						

<When window open period is 50%>

• Overflow time:

 $2^{9}/f_{IL}$ (MAX.) = $2^{9}/17.25$ kHz = 29.68 ms

• Window close time:

0 to $2^9/f_{\rm IL}$ (MIN.) × (1 - 0.5) = 0 to $2^9/12.75$ kHz × 0.5 = 0 to 20.08 ms

• Window open time:

 $2^9/f_{IL}$ (MIN.) × (1 – 0.5) to $2^9/f_{IL}$ (MAX.) = $2^9/12.75$ kHz × 0.5 to $2^9/17.25$ kHz = 20.08 to 29.68 ms

11.4.4 Setting watchdog timer interval interrupt

Depending on the setting of bit 7 (WDTINT) of an option byte (000C0H), an interval interrupt (INTWDTI) can be generated when 75% of the overflow time + 1/2 f_{IL} is reached.

Table 11-5. Setting of Watchdog Timer Interval Interrupt

WDTINT	Use of Watchdog Timer Interval Interrupt
0	Interval interrupt is used.
1	Interval interrupt is generated when 75% of the overflow time + 1/2 f _{IL} is reached.

Caution When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

Remark The watchdog timer continues counting even after INTWDTI is generated (until ACH is written to the watchdog timer enable register (WDTE)). If ACH is not written to the WDTE register before the overflow time, an internal reset signal is generated.



<R>

CHAPTER 12 A/D CONVERTER

12.1 Function of A/D Converter

The A/D converter is used to convert analog input signals into digital values, and is configured to control analog inputs, including up to 4 channels of A/D converter analog inputs (ANI0, ANI1 and ANI16, ANI17). 10-bit or 8-bit resolution can be selected by the ADTYP bit of the A/D converter mode register 2 (ADM2).

The A/D converter has the following function.

• 10-bit/8-bit resolution A/D conversion

10-bit or 8-bit resolution A/D conversion is carried out repeatedly for one analog input channel selected from ANI0, ANI1, ANI16, and ANI17. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.

Various A/D conversion modes can be specified by using the mode combinations below.

Tologram	0.6	Our control is a total of the control of the contro			
Trigger mode	Software trigger	Conversion is started by software.			
	Hardware trigger no-wait mode	Conversion is started by detecting a hardware trigger.			
	Hardware trigger wait mode	The power is turned on by detecting a hardware trigger while the system is off and in the conversion standby state, and conversion is then started automatically after the stabilization wait time passes. When using the SNOOZE mode function, specify the hardware trigger wait mode.			
Conversion operation	One-shot conversion mode	A/D conversion is performed on the selected channel once.			
mode	Sequential conversion mode	A/D conversion is sequentially performed on the selected channels until it is stopped by software.			
Operation voltage mode	Standard 1 or standard 2 mode	Conversion is done in the operation voltage range of 2.7 V \leq V _{DD} \leq 5.5 V.			
	Low voltage 1 or low voltage 2 mode	Conversion is done in the operation voltage range of 1.6 V ≤ V _{DD} ≤ 5.5 V. Select this mode for conversion at a low voltage. Because the operation voltage is low, it is internally boosted during conversion.			
Sampling time selection	Sampling clock cycles: 7 f _{AD}	The sampling time in standard 1 or low voltage 1 mode is seven cycles of the conversion clock (fAD). Select this mode when the output impedance of the analog input source is high and the sampling time should be long.			
	Sampling clock cycles: 5 f _{AD}	The sampling time in standard 2 or low voltage 2 mode is five cycles of the conversion clock (fad). Select this mode when enough sampling time is ensured (for example, when the output impedance of the analog input source is low).			




Figure 12-1. Block Diagram of A/D Converter

12.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

(1) ANIO, ANI1, ANI16, and ANI17 pins

These are the analog input pins of the 4 channels of the A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.

(2) Sample & hold circuit

The sample & hold circuit samples each of the analog input voltages sequentially sent from the input circuit, and sends them to the A/D voltage comparator. This circuit also holds the sampled analog input voltage during A/D conversion.

(3) A/D voltage comparator

This A/D voltage comparator compares the voltage generated from the voltage tap of the comparison voltage generator with the analog input voltage. If the analog input voltage is found to be greater than the reference voltage (1/2 AVREF) as a result of the comparison, the most significant bit (MSB) of the successive approximation register (SAR) is set. If the analog input voltage is less than the reference voltage (1/2 AVREF), the MSB bit of the SAR is reset.

After that, bit 8 of the SAR register is automatically set, and the next comparison is made. The voltage tap of the comparison voltage generator is selected by the value of bit 9, to which the result has been already set.

```
Bit 9 = 0: (1/4 AVREF)
Bit 9 = 1: (3/4 AVREF)
```

The voltage tap of the comparison voltage generator and the analog input voltage are compared and bit 8 of the SAR register is manipulated according to the result of the comparison.

```
Analog input voltage ≥ Voltage tap of comparison voltage generator: Bit 8 = 1
Analog input voltage ≤ Voltage tap of comparison voltage generator: Bit 8 = 0
```

Comparison is continued like this to bit 0 of the SAR register.

When performing A/D conversion at a resolution of 8 bits, the comparison continues until bit 2 of the SAR register.

Remark AV_{REF}: The + side reference voltage of the A/D converter. This can be selected from AV_{REFP}, the internal reference voltage (1.45 V), and V_{DD}.

(4) Comparison voltage generator

The comparison voltage generator generates the comparison voltage input from an analog input pin.

(5) Successive approximation register (SAR)

The SAR register is a register that sets voltage tap data whose values from the comparison voltage generator match the voltage values of the analog input pins, 1 bit at a time starting from the most significant bit (MSB).

If data is set in the SAR register all the way to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register (conversion results) are held in the A/D conversion result register (ADCR). When all the specified A/D conversion operations have ended, an A/D conversion end interrupt request signal (INTAD) is generated.

(6) 10-bit A/D conversion result register (ADCR)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the A/D conversion result in its higher 10 bits (the lower 6 bits are fixed to 0).

(7) 8-bit A/D conversion result register (ADCRH)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register stores the higher 8 bits of the A/D conversion result.

(8) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates INTAD through the A/D conversion result upper limit/lower limit comparator.

(9) AVREFP pin

This pin inputs an external reference voltage (AVREFP).

If using AVREFP as the + side reference voltage of the A/D converter, set the set the ADREFP1 and ADREFP0 bits of A/D converter mode register 2 (ADM2) to 0 and 1, respectively.

The analog signals input to ANI0, ANI1, ANI16, and ANI17 are converted to digital signals based on the voltage applied between AVREFP and the – side reference voltage (AVREFM/Vss).

In addition to AV_{REFP}, it is possible to select V_{DD} or the internal reference voltage (1.45 V) as the + side reference voltage of the A/D converter.

(10) AVREFM pin

This pin inputs an external reference voltage (AVREFM). If using AVREFM as the – side reference voltage of the A/D converter, set the ADREFM bit of the ADM2 register to 1.

In addition to AVREFM, it is possible to select Vss as the - side reference voltage of the A/D converter.

12.3 Registers Used in A/D Converter

The A/D converter uses the following registers.

- Peripheral enable register 0 (PER0)
- A/D converter mode register 0 (ADM0)
- A/D converter mode register 1 (ADM1)
- A/D converter mode register 2 (ADM2)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)
- Analog input channel specification register (ADS)
- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison lower limit setting register (ADLL)
- A/D test register (ADTES)
- A/D port configuration register (ADPC)
- Port mode control register 2 (PMC2)
- Port mode register 2 (PM2)

12.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the A/D converter is used, be sure to set bit 5 (ADCEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 12-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W <7> <5> <4> <0> Symbol <3> <2> 1 PER0 **RTCWEN** 0 **ADCEN IICA0EN** SAU1EN SAU0EN 0 TAU0EN

ADCEN	Control of A/D converter input clock supply
0	Stops input clock supply. • SFR used by the A/D converter cannot be written. • The A/D converter is in the reset status.
1	Enables input clock supply. ◆ SFR used by the A/D converter can be read/written.

- Cautions 1. When setting the A/D converter, be sure to set the following registers first while the ADCEN bit is set to 1. If ADCEN = 0, the values of the A/D converter control registers are cleared to their initial values and writing to them is ignored (except for port mode register 2 (PM2), port mode control register 2 (PMC2), and A/D port configuration register (ADPC)).
 - A/D converter mode register 0 (ADM0)
 - A/D converter mode register 1 (ADM1)
 - A/D converter mode register 2 (ADM2)
 - 10-bit A/D conversion result register (ADCR)
 - 8-bit A/D conversion result register (ADCRH)
 - Analog input channel specification register (ADS)
 - Conversion result comparison upper limit setting register (ADUL)
 - Conversion result comparison lower limit setting register (ADLL)
 - A/D test register (ADTES).
 - 2. Be sure to clear bits 1 and 6 to 0.

12.3.2 A/D converter mode register 0 (ADM0)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion.

The ADM0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 12-3. Format of A/D Converter Mode Register 0 (ADM0)



ADCS	A/D conversion operation control
0	Stops conversion operation
	[When read]
	Conversion stopped/standby status
1	Enables conversion operation
	[When read]
	While in the software trigger mode: Conversion operation status
	While in the hardware trigger wait mode: A/D power supply stabilization wait status
	+ conversion operation status

ADCE	A/D voltage comparator operation contro ^{Note 2}
0	Stops A/D voltage comparator operation
1	Enables A/D voltage comparator operation

- Notes 1. For details of the FR2 to FR0, LV1, and LV0 bits, and A/D conversion, see Table 12-3 A/D Conversion Time Selection.
 - 2. While in the software trigger mode or hardware trigger no-wait mode, the operation of the A/D voltage comparator is controlled by the ADCS and ADCE bits, and it takes 1 μs from the start of operation for the operation to stabilize. Therefore, when the ADCS bit is set to 1 after 1 μs or more has elapsed from the time ADCE bit is set to 1, the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.
- Cautions 1. Change the FR2 to FR0, LV1, and LV0 bits while conversion is stopped (ADCS = 0, ADCE = 0).
 - 2. Do not set ADCS to 1 and ADCE to 0.
 - Do not change the ADCE and ADCS bits from 0 to 1 at the same time by using an 8-bit manipulation instruction. Be sure to set these bits in the order described in 12.7 A/D Converter Setup Flowchart.
 - 4. Be sure to clear bit 6 to 0.

Table 12-1. Settings of ADCS and ADCE Bits

ADCS	ADCE	A/D Conversion Operation						
0	0	Conversion stopped state						
0	1	Conversion standby state						
1	0	Setting prohibited						
1	1	Conversion-in-progress state						

Table 12-2. Setting and Clearing Conditions for ADCS Bit

A/D Co	nversion Mode	Set Conditions	Clear Conditions		
Software trigger	Sequential conversion mode	When 1 is written	en When 0 is written to ADCS • When 0 is written to ADCS • The bit is automatically cleared to 0 who A/D conversion ends. When 0 is written to ADCS When 0 is written to ADCS When 0 is written to ADCS • When 0 is written to ADCS • The bit is automatically cleared to 0 who		
	One-shot conversion mode	to ADCS	The bit is automatically cleared to 0 when		
Hardware trigger no-	Sequential conversion mode		When 0 is written to ADCS		
wait mode	One-shot conversion mode		When 0 is written to ADCS		
Hardware trigger wait	Sequential conversion mode	When a hardware	When 0 is written to ADCS		
mode	One-shot conversion mode	trigger is input	 When 0 is written to ADCS The bit is automatically cleared to 0 when A/D conversion ends. 		




Figure 12-4. Timing Chart When A/D Voltage Comparator Is Used

Notes 1. While in the software trigger mode or hardware trigger no-wait mode, the time from the rising of the ADCE bit to the falling of the ADCS bit must be 1 µs or longer to stabilize the internal circuit.

2. The following time (max.) is required until conversion starts:

ne renewing anne		,	(max.) io roquirou u	THE CONTROLOGIC CHARGE					
	ADM0		Conversion Clock	Conversion Start Time (Number of fclk Clock Cycles)					
FR2	FR1	FR0	(fad)	Software Trigger Mode/ Hardware Trigger No-wait Mode	Hardware Trigger Wait Mode				
0	0	0	fclk/64	63	1				
0	0	1	fclk/32	31					
0	1	0	fclk/16	15					
0	1	1	fclk/8	7					
1	0	0	fclk/6	5					
1	0	1	fclk/5	4					
1	1	0	fclk/4	3					
1	1	1	fclk/2	1					

However, for the second and subsequent conversion in sequential conversion mode, the conversion start time and stabilization wait time for A/D power supply do not occur after a hardware trigger is detected.

- Cautions 1. If using the hardware trigger wait mode, setting the ADCS bit to 1 is prohibited (but the bit is automatically switched to 1 when the hardware trigger signal is detected). However, it is possible to clear the ADCS bit to 0 to specify the A/D conversion standby status.
 - 2. While in the one-shot conversion mode of the hardware trigger no-wait mode, the ADCS flag is not automatically cleared to 0 when A/D conversion ends. Instead, 1 is retained.
 - 3 Rewrite the value of the ADCE bit only when ADCS = 0 (conversion stopped or conversion is on standby).
 - 4. To complete A/D conversion, specify at least the following time as the hardware trigger interval:

 Hardware trigger no wait mode: 2 fclk cycles + conversion start time + A/D conversion time

 Hardware trigger wait mode: 2 fclk cycles + conversion start time + A/D power supply

 stabilization wait time + A/D conversion time

Table 12-3. A/D Conversion Time Selection (1/4)

(1) When there is no A/D power supply stabilization wait time Normal mode 1, 2 (software trigger mode/hardware trigger no-wait mode)

A/D Converter Mode Register 0					Mode	Conversion	Number of	Conversion	Conversion Time Selection				
		(ADM0))			Clock (fab)	Conversion	Time	2.7 V ≤ V _{DD} ≤ 5.5 V				
FR2	FR1	FR0	LV1	LV0			Clock		fclk =	fclk=	fclk =	fclk =	fclk=
							Cycles ^{Note}		1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	0	0	Normal 1	fclk/64	19 fad	1216/fclk	Setting	Setting	Setting	76 µs	50.6667 µs
							(number		prohibited	prohibited	prohibited		
0	0	1				fclk/32	of	608/fclk			76 µs	38 µs	25.3333 µs
0	1	0				fclk/16	sampling	304/fclk		76 µs	38 µs	19 µs	12.6667 µs
0	1	1				fclk/8	clock	152/fclк		38 µs	19 µs	9.5 µs	6.3333 µs
1	0	0				fclk/6	cycles:	114/fськ		28.5 µs	14.25 µs	7.125 µs	4.75 µs
1	0	1				fclk/5	7 fad)	95/fclk	95 µs	23.75 µs	11.875 µs	5.938 µs	3.9583 µs
1	1	0				fclk/4		76/f clk	76 µs	19 µs	9.5 µs	4.75 µs	3.1667 µs
1	1	1				fclk/2		38/fclk	38 µs	9.5 µs	4.75 µs	2.375 µs	Setting
													prohibited
0	0	0	0	1	Normal 2	fclk/64	17 fad	1088/fcLK	Setting	Setting	Setting	68 µs	45.3333 µs
							(number		prohibited	prohibited	prohibited		
0	0	1				fclk/32	of	544/fclk			68 µs	34 µs	22.6667 µs
0	1	0				fcLк/16	sampling	272/fclк		68 µs	34 µs	17 µs	11.3333 µs
0	1	1				fclk/8	clock	136/fськ		34 µs	17 µs	8.5 µs	5.6667 µs
1	0	0				fclk/6	cycles:	102/fclк		25.5 µs	12.75 µs	6.375 µs	4.25 µs
1	0	1				fclk/5	5 fad)	85/fclk	85 µs	21.25 µs	10.625 µs	5.3125 µs	3.5417 µs
1	1	0				fclk/4		68/fclk	68 µs	17 µs	8.5 µs	4.25 µs	2.8333 µs
1	1	1				fclk/2		34/fclk	34 µs	8.5 µs	4.25 μs	2.125 µs	Setting
													prohibited

Note These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (fab).

- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 32.6.1 A/D converter characteristics.
 - 2. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, make sure that conversion has stopped (ADCS = 0, ADCE = 0).
 - 3. The above conversion time does not include conversion state time. Conversion state time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.

Table 12-3. A/D Conversion Time Selection (2/4)

(2) When there is no A/D power supply stabilization wait time Low-voltage mode 1, 2 (software trigger mode/hardware trigger no-wait mode)

A/D Converter Mode Register 0					Mode	Conversion	Number of	Conversion		Conversion Time Selection			
		(ADM0))			Clock (fab)	Conversion	Time	1.6 V ≤ V	DD ≤ 5.5 V	Note 1	Note 2	Note 3
FR2	FR1	FR0	LV1	LV0			Clock		fclk =	fclk=	fclk=	fclk =	fclk=
							Cycles ^{Note 4}		1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	1	0	Low-	fclk/64	19 fad	1216/fclk	Setting	Setting	Setting	76 µs	50.6667 µs
					voltage 1		(number		prohibited	prohibited	prohibited		
0	0	1				fclk/32	of	608/fclk			76 µs	38 µs	25.3333 µs
0	1	0				fclk/16	sampling	304/fclk		76 µs	38 µs	19 µs	12.6667 µs
0	1	1				fclk/8	clock	152/fclk		38 µs	19 µs	9.5 µs	6.3333 µs
1	0	0				fclk/6	cycles:	114/fclk		28.5 µs	14.25 µs	7.125 µs	4.75 µs
1	0	1				fclk/5	7 fad)	95/fclk	95 µs	23.75 µs	11.875 µs	5.938 µs	3.9587 µs
1	1	0				fclk/4		76/fclk	76 µs	19 µs	9.5 µs	4.75 µs	3.1667 µs
1	1	1				fclk/2		38/fclk	38 µs	9.5 µs	4.75 µs	2.375 µs	Setting
													prohibited
0	0	0	1	1	Low-	fcьк/64	17 fad	1088/fclк	Setting	Setting	Setting	68 µs	45.3333 µs
					voltage 2		(number		prohibited	prohibited	prohibited		
0	0	1				fclk/32	of	544/fclk			68 µs	34 µs	22.6667 µs
0	1	0				fcьк/16	sampling	272/f ськ		68 µs	34 µs	17 µs	11.3333 µs
0	1	1				fclk/8	clock	136/fськ		34 µs	17 µs	8.5 µs	5.6667 µs
1	0	0				fclk/6	cycles:	102/fclк		25.5 µs	12.75 µs	6.375 µs	4.25 µs
1	0	1				fclk/5	5 fad)	85/fclk	85 µs	21.25 µs	10.625 µs	5.3125 µs	3.5417 µs
1	1	0				fclk/4		68/fclk	68 µs	17 µs	8.5 µs	4.25 µs	2.8333 µs
1	1	1				fclk/2		34/fclk	34 µs	8.5 µs	4.25 µs	2.125 µs	Setting
													prohibited

- **Notes 1.** $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
 - **2.** $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
 - 3. $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
 - **4.** These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (fAD).
- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 32.6.1 A/D converter characteristics.
 - 2. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, make sure that conversion has stopped (ADCS = 0, ADCE = 0).
 - 3. The above conversion time does not include conversion state time. Conversion state time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.

Table 12-3. A/D Conversion Time Selection (3/4)

(3) When there is A/D power supply stabilization wait time Normal mode 1, 2 (hardware trigger wait mode^{Note 1})

A/D (Conver	ter Mo	de Re	gister	Mode	Conversion	Number of	Number of	Stabilization	Conversion Time Selection				
	0	(ADM	0)			Clock (fab)	Stabilization	Conversion	Wait Cock +	2.7 V ≤ V _{DD} ≤ 5.5 V				
FR	FR	FR	LV	LV			Wait Cock	Clock	Conversion	fclk =	fclk=	fclk=	fclk =	fclk=
2	1	0	1	0				Cycles ^{Note 2}	Time	1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	0	0	Normal	fclk/64	8 fad	19 fad	1728/fclk	Setting	Setting	Setting	108 µs	72 µs
					1			(number		prohibited	prohibited	prohibited		
0	0	1				fclk/32		of	864/fclk			108 µs	54 µs	36 µs
0	1	0				fcьк/16		sampling	432/fclk		108 µs	54 µs	27 µs	18 µs
0	1	1				fclk/8		clock	216/fclк		54 µs	27 µs	13.5 µs	9 µs
1	0	0				fclk/6		cycles:	162/fclk		40.5 μs	20.25 µs	10.125 µs	6.75 µs
1	0	1				fclk/5		7 fad)	135/fclk	135 µs	33.75 µs	16.875 µs	8.4375 µs	5.625 µs
1	1	0				fclk/4			108/fclk	108 µs	27 µs	13.5 µs	6.75 µs	4.5 µs
1	1	1				fclk/2			54/fclk	54 µs	13.5 µs	6.75 µs	3.375 µs	Setting
														prohibited
0	0	0	0	1	Normal	fclk/64	8 fad	17 fad	1600/fcLK	Setting	Setting	Setting	100 µs	66.6667 µs
					2			(number		prohibited	prohibited	prohibited		
0	0	1				fclk/32		of	800/fclk			100 µs	50 µs	33.3333 µs
0	1	0				fclk/16		sampling	400/fclk		100 µs	50 µs	25 µs	16.6667 µs
0	1	1				fclk/8		clock	200/fclk		50 µs	25 µs	12.5 µs	8.3333 µs
1	0	0				fclk/6		cycles:	150/fclk		37.5 μs	18.75 µs	9.375 µs	6.25 µs
1	0	1				fclk/5		5 fad)	125/fclк	125 µs	31.25 µs	15.625 µs	7.8125 µs	5.2083 µs
1	1	0				fclk/4			100/fcLK	100 µs	25 µs	12.5 µs	6.25 µs	4.1667 µs
1	1	1				fclk/2			50/fclk	50 µs	12.5 µs	6.25 µs	3.125 µs	Setting
														prohibited

- **Notes 1.** For the second and subsequent conversion in sequential conversion mode, the conversion start time and stabilization wait time for A/D power supply do not occur after a hardware trigger is detected (see **Table 12-3** (1/4)).
 - 2. These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (fAD).
- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 32.6.1 A/D converter characteristics.
 - 2. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, make sure that conversion has stopped (ADCS = 0, ADCE = 0).
 - 3. The above conversion time does not include conversion state time. Conversion state time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.
 - 4. When hardware trigger wait mode, specify the conversion time, including the stabilization wait time from the hardware trigger detection.

Table 12-3. A/D Conversion Time Selection (4/4)

(4) When there is A/D power supply stabilization wait time Low-voltage mode 1, 2 (hardware trigger wait mode^{Note 1})

A/D Converter Mode Register			Mode	Conversion	Number of	Number of	Stabilization	Conversion Time Selection						
	0	(ADM	0)			Clock (fab)	Stabilization	Conversion	Wait Cock +	1.6 V ≤ V _{DD} ≤ 5.5 V		Note 2	Note 3	Note 4
FR	FR	FR	LV	LV			Wait Cock	Clock	Conversion	fclk=	fclk=	fclk=	fclk=	fclk=
2	1	0	1	0				Cycles ^{Note 5}	Time	1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	0	0	Low	fclk/64	2 fad	19 fad	1344/fcLK	Setting	Setting	Setting	84 µs	56 µs
					voltage			(number		prohibited	prohibited	prohibited		
0	0	1			1	fclk/32		of	672/fclk			84 µs	42 µs	28 µs
0	1	0				fcьк/16		sampling	336/fcLK		84 µs	42 µs	21 µs	14 µs
0	1	1				fclk/8		clock	168/fclk		42 µs	21 µs	10.5 µs	7 μs
1	0	0				fclk/6		cycles:	126/fclk		31.25 µs	15.75 µs	7.875 µs	5.25 µs
1	0	1				fclk/5		7 fad)	105/fclk	105 µs	26.25 µs	13.125 µs	6.5625 µs	4.375 µs
1	1	0				fclk/4			84/fclk	84 µs	21 µs	10.5 µs	5.25 µs	3.5 µs
1	1	1				fclk/2			42/fclk	42 µs	10.5 μs	5.25 µs	2.625 µs	Setting
														prohibited
0	0	0	0	1	Low	fcьк/64	2 fad	17 fad	1216/fcLK	Setting	Setting	Setting	76 µs	50.6667 µs
					voltage			(number		prohibited	prohibited	prohibited		
0	0	1			2	fclk/32		of	608/fcLK			76 µs	38 µs	25.3333 µs
0	1	0				fclk/16		sampling	304/fcLK		76 µs	38 µs	19 µs	12.6667 µs
0	1	1				fclk/8		clock	152/fclk		38 µs	19 µs	9.5 µs	6.3333 µs
1	0	0				fclk/6		cycles:	114/fcLK		28.5 µs	14.25 µs	7.125 µs	4.75 µs
1	0	1				fclk/5		5 fad)	96/fcLK	96 µs	23.75 µs	12 µs	5.938 µs	4.0 µs
1	1	0				fclk/4			76/f clk	76 µ	19 µs	9.5 µs	4.75 µs	3.1667 µs
1	1	1				fclk/2			38/fcLK	38 µs	9.5 µs	4.75 µs	2.375 µs	Setting
														prohibited

- Notes 1. For the second and subsequent conversion in sequential conversion mode, the conversion start time and stabilization wait time for A/D power supply do not occur after a hardware trigger is detected (see **Table 12-3** (2/4)).
 - **2.** $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
 - 3. $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
 - **4.** $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
 - **5.** These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (f_{AD}).
- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 32.6.1 A/D converter characteristics.
 - 2. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, make sure that conversion has stopped (ADCS = 0, ADCE = 0).
 - 3. The above conversion time does not include conversion state time. Conversion state time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.
 - 4. When hardware trigger wait mode, specify the conversion time, including the stabilization wait time from the hardware trigger detection.

1 is written to ADCS or ADS is rewritten. ADCS Sampling timing INTAD Sampling Successive conversion Sampling Successive conversion Conversion starts Conversion time Conversion time Conversion start time

Figure 12-5. A/D Converter Sampling and A/D Conversion Timing (Example for Software Trigger Mode)

12.3.3 A/D converter mode register 1 (ADM1)

This register is used to specify the A/D conversion trigger, conversion mode, and hardware trigger signal.

The ADM1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 12-6. Format of A/D Converter Mode Register 1 (ADM1)

 Address: FFF32H
 After reset: 00H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 ADM1
 ADTMD1
 ADTMD0
 ADSCM
 0
 0
 0
 ADTRS1
 ADTRS0

ADTMD1	ADTMD0	Selection of the A/D conversion trigger mode							
0	×	× Software trigger mode							
1	0	0 Hardware trigger no-wait mode							
1	1	1 Hardware trigger wait mode							

ADSCM	Specification of the A/D conversion mode						
0	Sequential conversion mode						
1	One-shot conversion mode						

ADTRS1	ADTRS0	Selection of the hardware trigger signal					
0	0	End of timer channel 01 count or capture interrupt signal (INTTM01)					
0	1	Setting prohibited					
1	0	Real-time clock 2 interrupt signal (INTRTC)					
1	1	12-bit interval timer interrupt signal (INTIT)					

Cautions 1. Only rewrite the value of the ADM1 register while conversion operation is stopped (which is indicated by the ADCS bit of A/D converter mode register 0 (ADM0) being 0).

- 2. To complete A/D conversion, specify at least the following time as the hardware trigger interval:

 Hardware trigger no wait mode: 2 fclk cycles + conversion start time + A/D conversion time

 Hardware trigger wait mode: 2 fclk cycles + conversion start time + A/D power supply

 stabilization wait time + A/D conversion time
- 3. In modes other than SNOOZE mode, input of the next INTRTC or INTIT will not be recognized as a valid hardware trigger for up to four fclk cycles after the first INTRTC or INTIT is input.

Remarks 1. ×: don't care

12.3.4 A/D converter mode register 2 (ADM2)

This register is used to select the A/D converter reference voltage, check the upper limit and lower limit A/D conversion result values, select the resolution, and specify whether to use the SNOOZE mode.

The ADM2 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 12-7. Format of A/D Converter Mode Register 2 (ADM2) (1/2)

Address: F0010H After reset: 00H Symbol 6 5 <0> <3> <2> ADM2 ADREFP1 ADREFP0 **ADREFM** 0 **ADRCK AWC** 0 **ADTYP**

ADREFP1	ADREFP0	Selection of the + side reference voltage of the A/D converter					
0	0	0 Supplied from VDD					
0	1	1 Supplied from P21/AV _{REFP} /ANI0					
1	0	0 Supplied from the internal reference voltage (1.45 V) ^{Note}					
1	1	Setting prohibited					

- When ADREFP1 or ADREFP0 bit is rewritten, this must be configured in accordance with the following procedures.
 - (1) Set ADCE = 0
 - (2) Change the values of ADREFP1 and ADREFP0
 - (3) Reference voltage stabilization wait time (A)
 - (4) Set ADCE = 1
 - (5) Reference voltage stabilization wait time (B)

When ADREFP1 and ADREFP0 are set to 1 and 0, the setting is changed to A = 5 µs, B = 1 µs.

When ADREFP1 and ADREFP0 are set to 0 and 0 or 0 and 1, A needs no wait and B = 1 µs.

After (5) stabilization time, start the A/D conversion.

 When ADREFP1 and ADREFP0 are set to 1 and 0, respectively, A/D conversion cannot be performed on the temperature sensor output voltage and internal reference voltage (1.45 V).

Be sure to perform A/D conversion while ADISS = 0.

ADREFM	Selection of the – side reference voltage of the A/D converter					
0	Supplied from Vss					
1	Supplied from P20/AV _{REFM} /ANI1					

Note This setting can be used only in HS (high-speed main) mode.

Cautions 1. Rewrite the value of the ADM2 register while conversion is stopped (ADCS = 0, ADCE = 0).

- 2. Do not set the ADREFP1 bit to 1 when shifting to STOP mode, or to HALT mode while the CPU is operating on the subsystem clock. When the internal reference voltage is selected (ADREFP1, ADREFP0 = 1, 0), the A/D converter reference voltage current (IADREF) indicated in 32.3.2 Supply current characteristics will be added.
- 3. When using AVREFP and AVREFM, specify ANIO and ANI1 as the analog input channels and specify input mode by using the port mode register.

Figure 12-7. Format of A/D Converter Mode Register 2 (ADM2) (2/2)

Address: F0010H After reset: 00H R/W Symbol 5 6 4 <3> <2> < 0> ADM2 ADREFP1 ADREFP0 **ADREFM** 0 **ADRCK** AWC 0 **ADTYP**

ADRCK	Checking the upper limit and lower limit conversion result values					
0	The interrupt signal (INTAD) is output when the ADLL register ≤ the ADCR register ≤ the ADUL register (AREA 1).					
1	The interrupt signal (INTAD) is output when the ADCR register < the ADLL register (AREA 2) or the ADUL register < the ADCR register (AREA 3).					
Figure 12-8 shows the generation range of the interrupt signal (INTAD) for AREA 1 to AREA 3.						

AWC	Specification of the SNOOZE mode							
0	Oo not use the SNOOZE mode function.							
1	Use the SNOOZE mode function.							

When there is a hardware trigger signal in the STOP mode, the STOP mode is exited, and A/D conversion is performed without operating the CPU (the SNOOZE mode).

- The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fclk). If any other clock is selected, specifying this mode is prohibited.
- Using the SNOOZE mode function in the software trigger mode or hardware trigger no-wait mode is prohibited.
- Using the SNOOZE mode function in the sequential conversion mode is prohibited.
- When using the SNOOZE mode function, specify a hardware trigger interval of at least "shift time to SNOOZE mode Note + conversion start time + A/D power supply stabilization wait time + A/D conversion time +2 fclk clock"
- Even when using SNOOZE mode, be sure to set the AWC bit to 0 in normal operation mode and change it to 1 just before shifting to STOP mode.


Also, be sure to change the AWC bit to 0 after returning from STOP mode to normal operation mode. If the AWC bit is left set to 1, A/D conversion will not start normally in spite of the subsequent SNOOZE or normal operation mode.

ADTYP	Selection of the A/D conversion resolution						
0	10-bit resolution						
1	8-bit resolution						

Note See "From STOP to SNOOZE" in 21.3.3 SNOOZE mode.

Caution Only rewrite the value of the ADM2 register while conversion operation is stopped (ADCS = 0, ADCE = 0).

Figure 12-8. ADRCK Bit Interrupt Signal Generation Range



Remark If INTAD does not occur, the A/D conversion result is not stored in the ADCR or ADCRH register.

12.3.5 10-bit A/D conversion result register (ADCR)


This register is a 16-bit register that stores the A/D conversion result. The lower 6 bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register (SAR). The higher 8 bits of the conversion result are stored in FFF1FH and the lower 2 bits are stored in the higher 2 bits of FFF1EH Note.

The ADCR register can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Note If the A/D conversion result is outside the range specified by using the A/D conversion comparison function (the value specified by the ADRCK bit of the ADM2 register and ADUL/ADLL registers; see Figure 12-8), the result is not stored.

Figure 12-9. Format of 10-bit A/D Conversion Result Register (ADCR)



- Cautions 1. When 8-bit resolution A/D conversion is selected (when the ADTYP bit of A/D converter mode register 2 (ADM2) is 1) and the ADCR register is read, 0 is read from the lower two bits (bits 7 and 6 of the ADCR register).
 - 2. When the ADCR register is accessed in 16-bit units, the higher 10 bits of the conversion result are read in order starting at bit 15.


12.3.6 8-bit A/D conversion result register (ADCRH)

This register is an 8-bit register that stores the A/D conversion result. The higher 8 bits of 10-bit resolution are stored Note. The ADCRH register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Note If the A/D conversion result is outside the range specified by using the A/D conversion comparison function (the value specified by the ADRCK bit of the ADM2 register and ADUL/ADLL registers; see **Figure 12-8**), the result is not stored.

Figure 12-10. Format of 8-bit A/D Conversion Result Register (ADCRH)



Caution When writing to the A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of the ADCRH register may become undefined. Read the conversion result following conversion completion before writing to the ADM0, ADS, and ADPC registers. Using timing other than the above may cause an incorrect conversion result to be read.

12.3.7 Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 12-11. Format of Analog Input Channel Specification Register (ADS)

Address: FFF31H		After reset: 0	0H R/W							
Symbol	7	6		5		4	3	2	1	0
ADS	ADISS	0		0		ADS4	ADS3	ADS2	ADS1	ADS0
	ADISS	ADS4	ADS3	ADS	S2	ADS1	ADS0	Analog input channel	Input s	ource
	0	0	0	0		0	0	ANI0	P21/ANI0/AVR	EFP pin
	0	0	0	0		0	1	ANI1	P20/ANI1/AVR	_{ЕFM} pin
	0	1	0	0		0	0	ANI16	P22/ANI16 pin	
	0	1	0	0		0	1	ANI17	P23/ANI17 pin	
	1	0	0	0		0	0	-	Temperature soutput Note	ensor
	1	0	0	0		0	1	-	Internal reference (1.45 V) ^{Note}	nce voltage
	Other than above						Setting prohib	ited		

Note This setting can be used only in HS (high-speed main) mode.

Cautions 1. Be sure to clear bits 5 and 6 to 0.

- Set a channel to be set the analog input by ADPC and PMC registers in the input mode by using port mode register 2 (PM2).
- 3. Do not set the pin that is set by the A/D port configuration register (ADPC) as digital I/O by the ADS register.
- 4. Do not set the pin that is set by port mode control register 2 (PMC2) as digital I/O by the ADS register.
- 5. Only rewrite the value of the ADISS bit while conversion operation is stopped (which is indicated by the ADCE bit of A/D voltage cooperator mode register 0 (ADM0) being 0).
- 6. If using AVREFP as the + side reference voltage of the A/D converter, do not select ANIO as an A/D conversion channel.
- 7. If using AVREFM as the side reference voltage of the A/D converter, do not select ANI1 as an A/D conversion channel.
- 8. If ADISS is set to 1, the internal reference voltage (1.45 V) cannot be used for the + side reference voltage. After the ADISS bit is set to 1, the initial conversion result cannot be used. For the setting flow, see 12.7.4 Setup when using temperature sensor (example for software trigger mode and one-shot conversion mode).
- 9. Do not set the ADISS bit to 1 when shifting to STOP mode, or to HALT mode while the CPU is operating on the subsystem clock. Also, if the ADREFP1 bit is set to 1, the A/D converter reference voltage current (IADREF) indicated in 32.3.2 Supply current characteristics will be added to the current consumption when shifting to HALT mode while the CPU is operating on the main system clock.
- 10. Ignore the conversion result if the corresponding ANI pin does not exist in the product used.

12.3.8 Conversion result comparison upper limit setting register (ADUL)

This register is used to specify the setting for checking the upper limit of the A/D conversion results.


The A/D conversion results and ADUL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified for the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in **Figure 12-8**).

The ADUL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Caution When 10-bit resolution A/D conversion is selected, the higher eight bits of the 10-bit A/D conversion result register (ADCR) are compared with the ADUL register.

Figure 12-12. Format of Conversion Result Comparison Upper Limit Setting Register (ADUL)



12.3.9 Conversion result comparison lower limit setting register (ADLL)


This register is used to specify the setting for checking the lower limit of the A/D conversion results.

The A/D conversion results and ADLL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified for the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in **Figure 12-8**).

The ADLL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 12-13. Format of Conversion Result Comparison Lower Limit Setting Register (ADLL)



- Cautions 1. When 10-bit resolution A/D conversion is selected, the higher eight bits of the 10-bit A/D conversion result register (ADCR) are compared with the ADLL register.
 - Only write new values to the ADUL and ADLL registers while conversion is stopped (ADCS = 0, ADCE = 0).
 - 3. The setting of the ADUL registers must be greater than that of the ADLL register.

12.3.10 A/D test register (ADTES)

This register is used to select the + side reference voltage or – side reference voltage for the converter, an analog input channel (ANIxx), the temperature sensor output voltage, or the internal reference voltage (1.45 V) as the target for A/D conversion.

When using this register to test the converter, set as follows.

- For zero-scale measurement, select the side reference voltage as the target for conversion.
- For full-scale measurement, select the + side reference voltage as the target for conversion.

The ADTES register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 12-14. Format of A/D Test Register (ADTES)

 Address: F0013H After reset: 00H R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 ADTES
 0
 0
 0
 0
 0
 ADTES1
 ADTES0

ADTES1	ADTES0	A/D conversion target							
0	0	ANIxx/temperature sensor output voltage ^{Note} /internal reference voltage (1.45 V) ^{Note} (This is specified using the analog input channel specification register (ADS).)							
1	0	The – side reference voltage (selected by the ADREFM bit of the ADM2 register)							
1	1	The + side reference voltage (selected by the ADREFP1 or ADREFP0 bit of the ADM2 register)							
Other tha	an above	Setting prohibited							

Note The temperature sensor output voltage and internal reference voltage (1.45 V) can be selected only in the HS (high-speed main) mode.

12.3.11 Registers controlling port function of analog input pins

Set up the registers for controlling the functions of the ports shared with the analog input pins of the A/D converter (port mode registers (PMxx), port mode control registers (PMCxx), and A/D port configuration register (ADPC)). For details, see 4.3.1 Port mode registers (PMxx), 4.3.6 Port mode control registers (PMCxx), and 4.3.7 A/D port configuration register (ADPC).

When using the ANI0 and ANI1 pins for analog input of the A/D converter, set the port mode register (PMxx) bit corresponding to each port to 1 and select analog input through the A/D port configuration register (ADPC).

When using the ANI16 and ANI17 pins for analog input of the A/D converter, set the port mode register (PMxx) bit and port mode control register (PMCxx) bit corresponding to each port to 1.

12.4 A/D Converter Conversion Operations

The A/D converter conversion operations are described below.

- <1> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <2> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the sampled voltage is held until the A/D conversion operation has ended.
- <3> Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) AVREF by the tap selector.
- <4> The voltage difference between the series resistor string voltage tap and sampled voltage is compared by the voltage comparator. If the analog input is greater than (1/2) AVREF, the MSB bit of the SAR register remains set to 1. If the analog input is smaller than (1/2) AVREF, the MSB bit is reset to 0.
- <5> Next, bit 8 of the SAR register is automatically set to 1, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.
 - Bit 9 = 1: (3/4) AVREF
 - Bit 9 = 0: (1/4) AVREF

The voltage tap and sampled voltage are compared and bit 8 of the SAR register is manipulated as follows.

- Sampled voltage ≥ Voltage tap: Bit 8 = 1
- Sampled voltage < Voltage tap: Bit 8 = 0
- <6> Comparison is continued in this way up to bit 0 of the SAR register.
- <7> Upon completion of the comparison of 10 bits, an effective digital result value remains in the SAR register, and the result value is transferred to the A/D conversion result register (ADCR, ADCRH) and then latched Note 1.
 At the same time, the A/D conversion end interrupt request (INTAD) can also be generated Note 1.
- <8> Repeat steps <1> to <7>, until the ADCS bit is cleared to 0^{Note 2}.
 To stop the A/D converter, clear the ADCS bit to 0.
- **Notes 1.** If the A/D conversion result is outside the A/D conversion result range specified by the ADRCK bit and the ADUL and ADLL registers (see **Figure 12-8**), the A/D conversion result interrupt request signal is not generated and no A/D conversion results are stored in the ADCR and ADCRH registers.
 - 2. While in the sequential conversion mode, the ADCS flag is not automatically cleared to 0. This flag is not automatically cleared to 0 while in the one-shot conversion mode of the hardware trigger no-wait mode, either. Instead, 1 is retained.
- Remarks 1. Two types of the A/D conversion result registers are available.
 - ADCR register (16 bits): Store 10-bit A/D conversion value
 - ADCRH register (8 bits): Store 8-bit A/D conversion value
 - 2. AVREF: The + side reference voltage of the A/D converter. This can be selected from AVREFP, the internal reference voltage (1.45 V), and VDD.




Figure 12-15. Conversion Operation of A/D Converter (Software Trigger Mode)

In one-shot conversion mode, the ADCS bit is automatically cleared to 0 after completion of A/D conversion.

In sequential conversion mode, A/D conversion operations proceed continuously until the software clears bit 7 (ADCS) of the A/D converter mode register 0 (ADM0) to 0.

When the value of the analog input channel specification register (ADS) is rewritten or overwritten during conversion, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input newly specified in the ADS register. The partially converted data is discarded.

Reset signal generation clears the A/D conversion result register (ADCR, ADCRH) to 0000H or 00H.

12.5 Input Voltage and Conversion Results

The relationship between the analog input voltage input to the analog input pins (ANI0, ANI1, ANI16, ANI17) and the theoretical A/D conversion result (stored in the 10-bit A/D conversion result register (ADCR)) is shown by the following expression.

SAR = INT
$$\left(\frac{V_{AIN}}{AV_{REF}} \times 1024 + 0.5\right)$$

ADCR = SAR × 64

or

$$(\frac{\text{ADCR}}{64} - 0.5) \times \frac{\text{AVREF}}{1024} \le \text{VAIN} < (\frac{\text{ADCR}}{64} + 0.5) \times \frac{\text{AVREF}}{1024}$$

where, INT(): Function which returns integer part of value in parentheses


Vain: Analog input voltage AVREF: AVREF pin voltage

ADCR: A/D conversion result register (ADCR) value

SAR: Successive approximation register

Figure 12-16 shows the relationship between the analog input voltage and the A/D conversion result.

Figure 12-16. Relationship Between Analog Input Voltage and A/D Conversion Result



A/D conversion result

Input voltage/AVREF

Remark AV_{REF}: The + side reference voltage of the A/D converter. This can be selected from AV_{REFP}, the internal reference voltage (1.45 V), and V_{DD}.

12.6 A/D Converter Operation Modes

The operation of each A/D converter mode is described below. In addition, the procedure for specifying each mode is described in 12.7 A/D Converter Setup Flowchart.

12.6.1 Software trigger mode (sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 µs), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
- <4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <6> Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status.
 When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start.

<1> ADCE is set to 1. ADCE is cleared to 0. <8> <4> ADCS is overwritten <6>A hardware trigger ADCS is cleared to <7> ADCE <2> ADCS is set to 1 while in the The trigger is not with 1 during A/D 0 during A/D is generated conversion standby status The trigger conversion operation. conversion operation (and ignored) is not acknowledged ADCS ADS is rewritten during <5> A/D conversion operation (from ANI0 to ANI1). Data 0 Data ADS (ANIO) (ANI1) <3>A/D conversion <3> ends and the next | Conversion is < 25 <3> <3> interrupted conversion starts A/D Conversion Conversion Conversion Data 0 Data 0 (ANI0) Data 1 Data 1 onversion Data 0 Data 0 Data 0 conversion stopped (ANIO) (ANIO) (ANIO) (ANI1) (ANI1) (ANI1) standby stopped status ADCR. Data 0 Data 0 Data 0 Data 1 Data 1 (ANI1) (ANIO) (ANI1) ADCRH

Figure 12-17. Example of Software Trigger Mode (Sequential Conversion Mode) Operation Timing

INTAD

12.6.2 Software trigger mode (one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 µs), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the system enters the A/D conversion standby status.
- <5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start. In addition, A/D conversion does not start even if a hardware trigger is input while in the A/D conversion standby status.




Figure 12-18. Example of Software Trigger Mode (One-Shot Conversion Mode) Operation Timing

12.6.3 Hardware trigger no-wait mode (sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 µs), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS).
- <4> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
- <9> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status.
 When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.




Figure 12-19. Example of Hardware Trigger No-Wait Mode (Sequential Conversion Mode) Operation Timing

12.6.4 Hardware trigger no-wait mode (one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 µs), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS).
- <4> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <5> After A/D conversion ends, the ADCS bit remains set to 1, and the system enters the A/D conversion standby status.
- <6> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <8> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <9> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
- <10> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.




Figure 12-20. Example of Hardware Trigger No-Wait Mode (One-Shot Conversion Mode) Operation Timing

12.6.5 Hardware trigger wait mode (sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the hardware trigger standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADMO register is automatically set to 1 according to the hardware trigger input.
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts. (At this time, no hardware trigger is necessary.)
- <4> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <6> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

<1> ADCE is set to 1. ADCE Trigger standby is not acknowledged A hardware trigger is generated during A/D conversion operation. <2> A hardware trigger generated Hardware trigger ADCS is cleared < 7: ADCS is overwritten <6> The trigger is not acknowledged. Trigger standby with 1 during A/D to 0 during A/D nversion operation conversion operation status <5>ADS is rewritten during
A/D conversion operation
(from ANI0 to ANI1). ADCS Data 0 (ANI0) ADS Conversion is interrupted and restarts <3> <3>A/D conversion ends Conversion is and the next conversion 3> starts. interrupted and restarts.<3> Conversion is interrupted interrupted <3> and restarts. A/D Data Conversion Conversion Data 0 (ANI0) Data 0 (ANI0) Data 0 (ANI0) Data 1 Data 1 (ANI1) Data Conversion Conversion stopped conversion standby standby (ANIO) (ANI1) (ANIO) (ANI1 status Conversion starts ADCR Data 0 (ANI0) Data 1 (ANI1) **ADCRH** INTAD

Figure 12-21. Example of Hardware Trigger Wait Mode (Sequential Conversion Mode) Operation Timing

12.6.6 Hardware trigger wait mode (one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the hardware trigger standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADMO register is automatically set to 1 according to the hardware trigger input.
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the stop status.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is initialized.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

<1> ADCE is set to 1. <5> A hardware trigger is generated during A/D conversion operation. A hardware trigger is generated. The trigger <8>ADCS is cleared ADCS is overwritten<4>
with 1 during A/D
conversion operation. The trigger is not standby ADCS is automatically<4> <4> to 0 during A/D conversion Trigger ADCS operation Data 1 (ANI1) ADS A/D conversion ends. | Conversion Conversion is Conversior interrupted interrupted \and restarts. and restarts A/D Data 0 (ANI0) Data 1 Conversion Convers (ANI1) standby stoppe Data 0 (ANI0) Data 0 (ANI0) Data 0 (ANI0) Data (ANI1 status Conversion starts Conversion starts Conversion starts Conversion starts Conversion starts ADCR Data 0 (ANI0) Data 0 (ANI0) Data 1 (ANI1) Data 1 (ANI1) INTAD


Figure 12-22. Example of Hardware Trigger Wait Mode (One-Shot Conversion Mode) Operation Timing

12.7 A/D Converter Setup Flowchart

The A/D converter setup flowchart in each operation mode is described below.

12.7.1 Setting up software trigger mode


Figure 12-23. Setting up Software Trigger Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH registers.

12.7.2 Setting up hardware trigger no-wait mode


Figure 12-24. Setting up Hardware Trigger No-Wait Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH registers.

12.7.3 Setting up hardware trigger wait mode

Figure 12-25. Setting up Hardware Trigger Wait Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH registers.

12.7.4 Setup when using temperature sensor (example for software trigger mode and one-shot conversion mode)

Figure 12-26. Setup When Using Temperature Sensor

The ADCEN bit of the PER0 register is set (1), and supplying the clock PER0 register setting starts. ADM0 register FR2 to FR0, LV1, and LV0 bits: These are used to specify the A/D conversion time. ADM1 register ADTMD1 and ADTMD0 bits: These are used to specify the software trigger mode. ADSCM bit: One-shot conversion mode • ADM0 register setting ADM2 register ADREFP1, ADREFP0, and ADREFM bits: These are used to select the • ADM1 register setting reference voltage. ADM2 register setting ADRCK bit: This is used to select the range for the A/D conversion result ADUL/ADLL register setting comparison value generated by the interrupt signal from AREA1, AREA3, and AREA2. ADS register setting ADTYP bit: 8-bit/10-bit resolution (The order of the settings is ADUL/ADLL register irrelevant.) These are used to specify the upper limit and lower limit A/D conversion result comparison values. ADS register ADISS and ADS4 to ADS0 bits: These are used to select temperature sensor 0 output or internal reference voltage output. The reference voltage stabilization wait time indicated by stabilization wait time count A is required when the value of the ADREFP1 and ADREFP0 Reference voltage bits is changed. stabilization wait time count A If change the ADREFP1 and ADREFP0 = 0, 0 or 0, 1: No wait If change the ADREFP1 and ADREFP0 = 1, 0: Setting prohibited The ADCE bit of the ADM0 register is set (1), and the system enters the ADCE bit setting A/D conversion standby status. The reference voltage stabilization wait time (1 us) is counted by the Reference voltage stabilization wait time count B After counting up to the reference voltage stabilization wait time count B ADCS bit setting ends, the ADCS bit of the ADM0 register is set (1), and A/D conversion starts Start of A/D conversion The A/D conversion end interrupt (INTAD) will be generated. End of A/D conversion After ADISS is set (1), the initial conversion result cannot be used.

Start of setup

Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH registers.

The ADCS bit of the ADM0 register is set (1), and A/D conversion starts.

The conversion results are stored in the ADCR and ADCRH registers.

The A/D conversion end interrupt (INTAD) is generated. Note

Caution This setting can be used only in HS (high-speed main) mode.

ADCS bit setting

Start of A/D conversion

End of A/D conversion

Storage of conversion results in


the ADCR and ADCRH registers

First A/D conversion

Second A/D conversion time

12.7.5 Setting up test mode

Figure 12-27. Setting up Test Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH registers.

Caution For the procedure for testing the A/D converter, see 25.3.8 A/D test function.

12.8 SNOOZE Mode Function

In the SNOOZE mode, A/D conversion is triggered by inputting a hardware trigger in the STOP mode. Normally, A/D conversion is stopped while in the STOP mode, but, by using the SNOOZE mode, A/D conversion can be performed without operating the CPU by inputting a hardware trigger. This is effective for reducing the operation current.


If the A/D conversion result range is specified using the ADUL and ADLL registers, A/D conversion results can be judged at a certain interval of time in SNOOZE mode. Using this function enables power supply voltage monitoring and input key judgment based on A/D inputs.

In the SNOOZE mode, only the following conversion modes can be used:

• Hardware trigger wait mode (one-shot conversion mode)

Caution That the SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for fclk.

Figure 12-28. Block Diagram When Using SNOOZE Mode Function



When using the SNOOZE mode function, the initial setting of each register is specified before switching to the STOP mode (for details about these settings, see **12.7.3 Setting up hardware trigger wait mode**^{Note 2}). Just before move to STOP mode, bit 2 (AWC) of A/D converter mode register 2 (ADM2) is set to 1. After the initial settings are specified, bit 0 (ADCE) of A/D converter mode register 0 (ADM0) is set to 1.

If a hardware trigger is input after switching to the STOP mode, the high-speed on-chip oscillator clock is supplied to the A/D converter. After supplying this clock, the system automatically counts up to the A/D power supply stabilization wait time, and then A/D conversion starts.

The SNOOZE mode operation after A/D conversion ends differs depending on whether an interrupt signal is generated Note 1.

- **Notes 1.** Depending on the setting of the A/D conversion result comparison function (ADRCK bit, ADUL/ADLL register), there is a possibility of no interrupt signal being generated.
 - 2. Be sure to set the ADM1 register to E2H or E3H.

Remark The hardware trigger is INTRTC or INTIT.

Specify the hardware trigger by using the A/D Converter Mode Register 1 (ADM1).

(1) If an interrupt is generated after A/D conversion ends

If the A/D conversion result value is inside the range of values specified by the A/D conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is generated.

When A/D conversion ends and an A/D conversion end interrupt request signal (INTAD) is generated, the A/D converter returns to normal operation mode from SNOOZE mode. At this time, be sure to clear bit 2 (AWC = 0: SNOOZE mode release) of the A/D converter mode register 2 (ADM2). If the AWC bit is left set to 1, A/D conversion will not start normally in the subsequent SNOOZE or normal operation mode.




Figure 12-29. Operation Example When Interrupt Is Generated After A/D Conversion Ends

(2) If no interrupt is generated after A/D conversion ends

If the A/D conversion result value is outside the range of values specified by the A/D conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is not generated.

If the A/D conversion end interrupt request signal (INTAD) is not generated after A/D conversion ends, the clock request signal (an internal signal) is automatically set to the low level, and supplying the high-speed on-chip oscillator clock stops. If a hardware trigger is input later, A/D conversion work is again performed in the SNOOZE mode.




Figure 12-30. Operation Example When No Interrupt Is Generated After A/D Conversion Ends




Figure 12-31. Flowchart for Setting up SNOOZE Mode

Notes 1. If the A/D conversion end interrupt request signal (INTAD) is not generated by setting ADRCK bit and ADUL/ADLL register, the result is not stored in the ADCR and ADCRH registers.

The system enters the STOP mode again. If a hardware trigger is input later, A/D conversion operation is again performed in the SNOOZE mode.

2. If the AWC bit is left set to 1, A/D conversion will not start normally in spite of the subsequent SNOOZE or normal operation mode. Be sure to clear the AWC bit to 0.

12.9 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

$$1LSB = 1/2^{10} = 1/1024$$

= 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value.

Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided. Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.

Figure 12-32. Overall Error





Figure 12-33. Quantization Error



(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0......000 to 0......001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....01 to 0.....010.

(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale – 3/2LSB) when the digital output changes from 1......110 to 1......111.

(6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

(7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.

Figure 12-34. Zero-Scale Error




Figure 12-36. Integral Linearity Error




Figure 12-35. Full-Scale Error





Figure 12-37. Differential Linearity Error




(8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained.

The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.



12.10 Cautions for A/D Converter

(1) Operating current in STOP mode

Shift to STOP mode after stopping the A/D converter (by setting bit 7 (ADCS) of A/D converter mode register 0 (ADM0) to 0). The operating current can be reduced by setting bit 0 (ADCE) of the ADM0 register to 0 at the same time.

To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register 1H (IF1H) to 0 and start operation.

(2) Input range of ANIO, ANI1, ANI16, and ANI17 pins

Observe the rated range of the ANI0, ANI1, ANI16, and ANI17 pins input voltage. If a voltage exceeding V_{DD} and AV_{REFP} or below V_{SS} and AV_{REFM} (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

When internal reference voltage (1.45 V) is selected reference voltage for the + side of the A/D converter, do not input voltage exceeding internal reference voltage (1.45 V) to a pin selected by the ADS register. However, it is no problem that a pin not selected by the ADS register is input voltage exceeding the internal reference voltage (1.45 V).

Caution Internal reference voltage (1.45 V) can be used only in HS (high-speed main) mode.

(3) Conflicting operations

- <1> Conflict between the A/D conversion result register (ADCR, ADCRH) write and the ADCR or ADCRH register read by instruction upon the end of conversion
 - The ADCR or ADCRH register read has priority. After the read operation, the new conversion result is written to the ADCR or ADCRH registers.
- <2> Conflict between the ADCR or ADCRH register write and the A/D converter mode register 0 (ADM0) write, the analog input channel specification register (ADS), or A/D port configuration register (ADPC) write upon the end of conversion
 - The ADM0, ADS, or ADPC registers write has priority. The ADCR or ADCRH register write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

(4) Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to the AVREFP, VDD, ANIO, ANI1, ANI16, and ANI17 pins.

- <1> Connect a capacitor with a low equivalent resistance and a good frequency response (capacitance of about 0.01 µF) via the shortest possible run of relatively thick wiring to the power supply.
- <2> The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting external capacitor as shown in Figure 12-38 is recommended.
- <3> Do not switch these pins with other pins during conversion.
- <4> The accuracy is improved if the HALT mode is set immediately after the start of conversion.




Figure 12-38. Analog Input Pin Connection

(5) Analog input (ANIn) pins

- <1> The analog input pins (ANI0, ANI1) are also used as input port pins (P20, P21).

 When A/D conversion is performed with any of the ANI0, ANI1 pins selected, do not change to output value P20,
 P21 while conversion is in progress; otherwise the conversion resolution may be degraded.
- <2> If a pin adjacent to a pin that is being A/D converted is used as a digital I/O port pin, the A/D conversion result might differ from the expected value due to a coupling noise. Be sure to avoid the input or output of digital signals and signals with similarly sharp transitions during A/D conversion.

(6) Input impedance of analog input (ANIn) pins

This A/D converter charges a sampling capacitor for sampling during sampling time.

Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress, and on the other states.

To make sure that sampling is effective, however, we recommend using the converter with analog input sources that have output impedances no greater than 1 k Ω . If the output impedance cannot be set to 1 k Ω or smaller, lengthen the sampling time or connect a larger capacitor (with a value of about 0.1 μ F) to the pin from among ANI0, ANI1, ANI16, and ANI17 to which the source is connected (see **Figure 12-38**). The sampling capacitor may be being charged while the setting of the ADCS bit is 0 and immediately after sampling is restarted and so is not defined at these times. Accordingly, the state of conversion is undefined after charging starts in the next round of conversion after the value of the ADCS bit has been 1 or when conversion is repeated. Thus, to secure full charging regardless of the size of fluctuations in the analog signal, ensure that the output impedances of the sources of analog inputs are low or secure sufficient time for the completion of conversion.

(7) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF flag for the pre-change analog input may be set just before the ADS register rewrite. Caution is therefore required since, at this time, when ADIF flag is read immediately after the ADS register rewrite, ADIF flag is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF flag before the A/D conversion operation is resumed.




Figure 12-39. Timing of A/D Conversion End Interrupt Request Generation

(8) Conversion results just after A/D conversion start

While in the software trigger mode or hardware trigger no-wait mode, the first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1 µs after the ADCE bit was set to 1. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.

(9) A/D conversion result register (ADCR, ADCRH) read operation

When a write operation is performed to A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), A/D port configuration register (ADPC), and port mode control register (PMC), the contents of the ADCR and ADCRH registers may become undefined. Read the conversion result following conversion completion before writing to the ADM0, ADS, ADPC, or PMC register. Using a timing other than the above may cause an incorrect conversion result to be read.

(10) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 12-40. Internal Equivalent Circuit of ANIn Pin




Table 12-4. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AVREFP, VDD	ANIn Pins	R1 [kΩ]	C1 [pF	C2 [pF]
3.6 V ≤ V _{DD} ≤ 5.5 V	ANIO, ANI1	14	8	2.5
	ANI16, ANI17	18	8	7.0
2.7 V ≤ V _{DD} ≤ 3.6 V	ANIO, ANI1	39	8	2.5
	ANI16, ANI17	53	8	7.0
1.8 V ≤ V _{DD} ≤ 2.7 V	ANIO, ANI1	231	8	2.5
	ANI16, ANI17	321	8	7.0
1.6 V ≤ V _{DD} < 2.7 V	ANIO, ANI1	632	8	2.5
	ANI16, ANI17	902	8	7.0

Remark The resistance and capacitance values shown in Table 12-4 are not guaranteed values.

(11) Starting the A/D converter

Start the A/D converter after the AVREFP and VDD voltages stabilize.

CHAPTER 13 COMPARATOR

The comparator compares a reference input voltage to an analog input voltage. It consists of two independent comparators: comparator 0 and comparator 1.

13.1 Functions of Comparator

The comparator has the following functions.

- Comparator high-speed mode, comparator low-speed mode, or comparator window mode can be selected.
- The external reference voltage input or internal reference voltage can be selected as the reference voltage.
- The canceling width of the noise canceling digital filter can be selected.
- An interrupt signal can be generated by detecting an active edge of the comparator output.

13.2 Configuration of Comparator

Figure 13-1 shows the comparator block diagram.

CnMON CnVRF CnWDE CnENB Comparator mode setting register (COMPMDR) CnEDG CnEPO CnFCK1 CnFCK0 Comparator filter control register Comparator 0 fclk Sampling fcLk/8 clock Digital filter (match 3 times) Both-edge detection One-edge detection IVCMP0 (O-IVREF0 ()-INTCMP0 (Comparator detection 0 interrupt) IVCMP1 ⊚→ Comparator 1 INTCMP1 IVREF1 ⊚→ (Comparator detection 1 interrupt) Internal reference voltage (1.45 V) VTW+ Comparator output control register (COMPOCR) SPDMD CnOP CnOE Note

Figure 13-1. Comparator Block Diagram

Note When either or both of the C0WDE and C1WDE bits are set to 1, this switch is turned on and the divider resistors for generating the comparison voltage are enabled.

Remark n = 0, 1

13.3 Registers Controlling Comparator

Table 13-1 lists the registers controlling comparator.

Table 13-1. Registers Controlling Comparator

Register Name	Symbol
Peripheral enable register 1	PER1
Comparator mode setting register	COMPMDR
Comparator filter control register	COMPFIR
Comparator output control register	COMPOCR
Port mode control register 4	PMC4
LCD port function register 3	PFSEG3
Port mode registers 0, 4	PM0, PM4
Port registers 0, 4	P0, P4

13.3.1 Peripheral enable register 1 (PER1)

The PER1 register is used to enable or disable use of each peripheral hardware macro. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the Comparator is used, be sure to set bit 5 (CMPEN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 13-2. Format of Peripheral Enable Register 1 (PER1)

Address: F007AH After reset: 00H R/W <7> Symbol <6> <5> 4 3 <2> <1> 0 PER1 **TMKAEN FMCEN CMPEN** 0 **SMCI1EN** SMCI0EN

CMPEN	Control of comparator input clock	
0	Stops input clock supply.	
	SFR used by the Comparator cannot be written.	
	The Comparator is in the reset status.	
1	Supplies input clock.	
	SFR used by the Comparator can be read/written.	

Cautions 1. When setting the comparator, be sure to set the CMPEN bit to 1 first and the following registers.

If CMPEN = 0, a control register of the comparator becomes default value, and all write values are ignored (except for port mode registers 0, 4 (PM0, PM4), port registers 0, 4 (P0, P4), port mode control register 4 (PMC4), and LCD port function register 3 (PFSEG3)).

- Comparator mode setting register (COMPMDR)
- Comparator filter control register (COMPFIR)
- Comparator output control register (COMPOCR)
- 2. Be sure to clear the bits 4, 3, and 0 to "0".

13.3.2 Comparator mode setting register (COMPMDR)

Figure 13-3. Format of Comparator Mode Setting Register (COMPMDR)

Address: F0340H After reset: 00H R/W

Symbol	<7>	6	5	<4>	<3>	2	1	<0>
COMPMDR	C1MON	C1VRF	C1WDE	C1ENB	COMON	C0VRF	C0WDE	C0ENB

C1MON	Comparator 1 monitor flag ^{Notes 3, 7}
0	In standard mode:
	IVCMP1 < comparator 1 reference voltage or comparator 1 stopped
	In window mode:
	IVCMP1 < low-voltage reference or IVCMP1 > high-voltage reference
1	In standard mode:
	IVCMP1 > comparator 1 reference voltage
	In window mode:
	Low-voltage reference < IVCMP1 < high-voltage reference

C1VRF	Comparator 1 reference voltage selection ^{Notes 1, 4, 5, 6}
0	Comparator 1 reference voltage is IVREF1 input
1	Comparator 1 reference voltage is internal reference voltage (1.45 V)

C1WDE	Comparator 1 window mode selection ^{Note 2}
0	Comparator 1 standard mode
1	Comparator 1 window mode

C1ENB	Comparator 1 operation enable
0	Comparator 1 operation disabled
1	Comparator 1 operation enabled

COMON	Comparator 0 monitor flag ^{Notes 3, 7}
0	In standard mode:
	IVCMP0 < comparator 0 reference voltage or comparator 0 stopped
	In window mode:
	IVCMP0 < low-voltage reference or IVCMP0 > high-voltage reference
1	In standard mode:
	IVCMP0 > comparator 0 reference voltage
	In window mode:
	Low-voltage reference < IVCMP0 < high-voltage reference

(Notes are listed on the next page.)

C0VRF	Comparator 0 reference voltage selectionNotes 1, 4, 5, 6
0	Comparator 0 reference voltage is IVREF0 input
1	Comparator 0 reference voltage is internal reference voltage (1.45 V)

C0WDE	Comparator 0 window mode selection ^{Note 2}
0	Comparator 0 standard mode
1	Comparator 0 window mode

C0ENB	Comparator 0 operation enable
0	Comparator 0 operation disabled
1	Comparator 0 operation enabled

- **Notes 1.** Valid only when standard mode is selected. In window mode, the reference voltage in the comparator is selected regardless of the setting of this bit.
 - 2. Window mode cannot be set when low-speed mode is selected (the SPDMD bit in the COMPOCR register is 0).
 - **3.** The initial value is 0 immediately after a reset is released. However, the value is undefined when C0ENB is set to 0 and C1ENB is set to 0 after operation of the comparator is enabled once.
 - **4.** The internal reference voltage (1.45 V) can be selected in HS (high-speed main) mode. When the internal reference voltage (1.45 V) is selected in HS (high-speed main) mode, the temperature sensor output cannot be A/D converted.
 - 5. Do not select the internal reference voltage in STOP mode.
 - **6.** Do not select the internal reference voltage when the subsystem clock (fxt) is selected as the CPU clock and both the high-speed system clock (fmx) and high-speed on-chip oscillator clock (fin) are stopped.
 - 7. Writing to this bit is ignored.

13.3.3 Comparator filter control register (COMPFIR)

Figure 13-4. Format of Comparator Filter Control Register (COMPFIR)

Address: FU3	41H Aπerre	set: UUH R/W						
Symbol	7	6	5	4	3	2	1	0
COMPFIR	C1EDG	C1EPO	C1FCK1	C1FCK0	C0EDG	C0EPO	C0FCK1	C0FCK0

C1EDG	Comparator 1 edge detection selection ^{Note 1}
0	Interrupt request by comparator 1 one-edge detection
1	Interrupt request by comparator 1 both-edge detection

C1EPO	Comparator 1 edge polarity switching ^{Note 1}	
0	Interrupt request at comparator 1 rising edge	
1	Interrupt request at comparator 1 falling edge	

C1FCK1	C1FCK0	Comparator 1 filter selection ^{Note 1}
0	0	No comparator 1 filter
0	1	Comparator 1 filter enabled, sampling at fclk
1	0	Comparator 1 filter enabled, sampling at fclk/8
1	1	Comparator 1 filter enabled, sampling at fcLk/32

C0EDG	Comparator 0 edge detection selection ^{Note 2}	
0	0 Interrupt request by comparator 0 one-edge detection	
1	Interrupt request by comparator 0 both-edge detection	

C0EPO	Comparator 0 edge polarity switchingNote 2	
0	Interrupt request at comparator 0 rising edge	
1	Interrupt request at comparator 0 falling edge	

C0FCK1	C0FCK0	Comparator 0 filter selection ^{Note 2}
0	0	No comparator 0 filter
0	1	Comparator 0 filter enabled, sampling at fclk
1	0	Comparator 0 filter enabled, sampling at fcLk/8
1	1	Comparator 0 filter enabled, sampling at fcLk/32

- Notes 1. If bits C1FCK1, C1FCK0, C1EPO, and C1EDG are changed, a comparator 1 interrupt request may be generated. Be sure to clear (0) bit 7 (CMPIF1) in interrupt request flag register 2L (IF2L) after changing these bits. If bits C1FCK1 and C1FCK0 are changed from 00B (no comparator 1 filter) to a value other than 00B (comparator 1 filter enabled), allow four sampling times to elapse until the filter output is updated, and then use the comparator 1 interrupt request.
 - 2. If bits C0FCK1 to C0FCK0, C0EPO, and C0EDG are changed, a comparator 0 interrupt request may be generated. Be sure to clear (0) bit 6 (CMPIF0) in interrupt request flag register 2L (IF2L) after changing these bits. If bits C0FCK1 to C0FCK0 are changed from 00B (no comparator 0 filter) to a value other than 00B (comparator 0 filter enabled), allow four sampling times to elapse until the filter output is updated, and then use the comparator 0 interrupt request.

13.3.4 Comparator output control register (COMPOCR)

Figure 13-5. Format of Comparator Output Control Register (COMPOCR)

Address: F0342H After reset: 00H R/W <7> Symbol <6> <5> 3 <2> <0> <4> <1> COMPOCR SPDMD 0 C10P C10E C1IE C0OP C0OE C0IE

SPDMD	Comparator speed selection ^{Note 1}	
0	Comparator low-speed mode	
1	Comparator high-speed mode	

C1OP	VCOUT1 output polarity selection	
0	Comparator 1 output is output to VCOUT1	
1	Inverted comparator 1 output is output to VCOUT1	

C10E	VCOUT1 pin output enable	
0	Comparator 1 VCOUT1 pin output disabled	
1	Comparator 1 VCOUT1 pin output enabled	

C1IE	Comparator 1 interrupt request enable ^{Note 2}	
0	Comparator 1 interrupt request disabled	
1	Comparator 1 interrupt request enabled	

C0OP	VCOUT0 output polarity selection	
0	Comparator 0 output is output to VCOUT0	
1	Inverted comparator 0 output is output to VCOUT0	

C0OE	VCOUT0 pin output enable							
0	omparator 0 VCOUT0 pin output disabled							
1	omparator 0 VCOUT0 pin output enabled							

COIE	Comparator 0 interrupt request enable ^{Note 3}									
0	omparator 0 interrupt request disabled									
1	Comparator 0 interrupt request enabled									

Notes 1. When rewriting the SPDMD bit, be sure to set the CiENB bit (i = 0 or 1) in the COMPMDR register to 0 in advance

- 2. If C1IE is changed from 0 (interrupt requests disabled) to 1 (interrupt requests enabled), bit 7 (CMPIF1) in interrupt request flag register 2L (IF2L) might be set to 1 (interrupt requested), so be sure to clear (0) bit 7 (CMPIF1) in interrupt request flag register 2L (IF2L) before using interrupts.
- 3. If C0IE is changed from 0 (interrupt requests disabled) to 1 (interrupt requests enabled), bit 6 (CMPIF0) in interrupt request flag register 2L (IF2L) might be set to 1 (interrupt requested), so be sure to clear (0) bit 6 (CMPIF0) in interrupt request flag register 2L (IF2L) before using interrupts.

13.3.5 Registers controlling port functions of analog input pins

When using the IVREF0 pin for analog input of the comparator, set bit 2 of LCD port function register 3 (PFSEG3), bit 5 of the port mode register 4 (PM4) and the port mode control register 4 (PMC4) to 1.

When using the IVCMP0, IVCMP1, and IVREF1 pins for analog input of the comparator, set the port mode register (PMxx) and the port mode control register (PMCxx) bit corresponding to each port to 1.

When using the VCOUT0 and VCOUT1 functions, set the registers (port mode register (PMxx) and port register (Pxx) that control the port functions shared with the target channels.

For details, see 4.3.1 Port mode registers (PMxx), 4.3.2 Port registers (Pxx), and 4.3.9 LCD port function registers 0 to 6 (PFSEG0 to PFSEG6).

13.4 Operation

Comparator 0 and comparator 1 operate independently. Their setting methods are not the same but operations are the same. Table 13-2 lists the Procedure for Setting Comparator Associated Registers.

Step Register Bit Setting Value PER1 CMPEN 1 1 (input clock supply) PFSEG3 **PFDEG** Select the function of pins IVCMPi and IVREFi. Set the PFDEG bit to 1 (digital input invalid) (only when IVREF0 is used). PMC4 PMC4n Set the PMC4n bit to 1 (analog input). PM4 PM4n Set the PM4n bit to 1 (input mode). Select the comparator response speed (0: Low-speed mode/1: High-speed COMPOCR SPDMD 3 mode). Note 1 1 (window mode)Note 2 **CiWDE** 0 (standard mode) Window comparator (Reference = internal COMPMDR **CiVRF** (Reference = IVREFi operation (reference = reference voltage (1.45 internal VREF) input) V))Note 4 **CIENB** 1 (operation enabled) 5 Wait for comparator stabilization time tomp CiFCK1, CiFCK0 Select whether the digital filter is used or not and the sampling clock. 6 **COMPFIR** Select the edge detection condition for an interrupt request (rising edge/falling CiEPO, CiEDG edge/both edges). Set the VCOUTi output (select the polarity and set output enabled or disabled). CiOP, CiOE See 13.4.3 Comparator i output (i = 0 or 1). COMPOCR Set the interrupt request output enabled or disabled. See 13.4.3 Comparator i CilE output (i = 0 or 1). 8 PR2L CMPPR0i, CMPPR1i When using an interrupt: Select the interrupt priority level. **CMPMKi** When using an interrupt: Select the interrupt masking. q MK2L 10 IF2L **CMPIFi** When using an interrupt: 0 (no interrupt requested: initialization) Note 3

Table 13-2. Procedure for Setting Comparator Associated Registers

Notes 1. Comparator 0 and comparator 1 cannot be set independently.

- 2. Can be set in high-speed mode (SPDMD = 1).
- **3**. After the setting of the comparator, an unnecessary interrupt may occur until operation becomes stable, so initialize the interrupt flag.
- 4. Can be set in HS (high-speed main) mode.

Remark i = 0, 1, n = 2 to 5

Figures 13-6 and 13-7 show comparator i (i = 0 or 1) operation examples. In standard mode, the CiMON bit in the COMPMDR register is set to 1 when the analog input voltage is higher than the reference input voltage, and the CiMON bit is set to 0 when the analog input voltage is lower than the reference input voltage.

In window mode, the CiMON bit in the COMPMDR register is set to 1 when the analog input voltage meets the following condition, and the CiMON bit is set to 0 when the analog input voltage does not meet the following condition:

"Low-voltage reference voltage < analog input voltage < high-voltage reference voltage"

When using the comparator i interrupt, set CiIE in the COMPOCR register to 1 (interrupt request enabled). If the comparison result changes at this time, a comparator i interrupt request is generated. For details on interrupt requests, see 13.4.2 Comparator i (i = 0 or 1) interrupts.

Reference input voltage (IVREFi or internal reference voltage (1.45 V))

CIMON bit in COMPMDR register 0

In low-speed mode, longer delay time until the determined-result output, but lower power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined-result output, but higher power consumption In high-speed mode, shorter delay time until the determined result output, but higher power consumption In high-speed mode, shorter delay time until the determined result outp

Figure 13-6. Example of Comparator i (i = 0 or 1) Operation in Standard Mode

Caution The above diagram applies when CiFCK1 and CiFCK0 in the COMPFIR register = 00B (no filter) and CiEDG = 1 (both edges). When CiEDG = 0 and CiEPO = 0 (rising edge), CMPIFi changes as shown by (A) only. When CiEDG = 0 and CiEPO = 1 (falling edge), CMPIFi changes as shown by (B) only.

Figure 13-7. Example of Comparator i (i = 0 or 1) Operation in Window Mode

Reference on high-voltage side

Reference on low-voltage side

CIMON bit in COMPMDR register 0

CMPIFi bit in interrupt control register 0

(A) (B) (B) (A) (B)

• Operation example in window mode

Caution The above diagram applies when CiFCK1 and CiFCK0 in the COMPFIR register = 00B (no filter) and CiEDG = 1 (both edges). When CiEDG = 0 and CiEPO = 0 (rising edge), CMPIFi changes as shown by (A) only. When CiEDG = 0 and CiEPO = 1 (falling edge), CMPIFi changes as shown by (B) only.

13.4.1 Comparator i digital filter (i = 0 or 1)

Comparator i contains a digital filter. The sampling clock can be selected by bits CiFCK1 and CiFCK0 in the COMPFIR register. The comparator i output signal is sampled every sampling clock, and when the level matches three times, that value is determined as the digital filter output at the next sampling clock.

Figure 13-8 shows the comparator i (i = 0 or 1) digital filter and interrupt operation example.




Figure 13-8. Comparator i (i = 0 or 1) Digital Filter and Interrupt Operation Example

Caution The above operation example applies when bits CiFCK1 and CiFCK0 in the COMPFIR register is 01B, 10B, or 11B (digital filter enabled).

13.4.2 Comparator i (i = 0 or 1) interrupts

The comparator generates interrupt requests from two sources, comparator 0 and comparator 1. The comparator i interrupt each uses a priority level specification flag, an interrupt mask flag, an interrupt request flag, and a single vector.

When using the comparator i interrupt, set the CilE bit in the COMPOCR register to 1 (interrupt request output enabled). The condition for interrupt request generation can be set by the COMPFIR register. The comparator outputs can also be passed through the digital filter. Three different sampling clocks can be selected for the digital filter.

For details on the register setting and interrupt request generation, see 13.3.3 Comparator filter control register (COMPFIR) and 13.3.4 Comparator output control register (COMPOCR).

13.4.3 Comparator i output (i = 0 or 1)

The comparison result from the comparator can be output to external pins. Bits CiOP and CiOE in the COMPOCR register can be used to set the output polarity (non-inverted output or inverted output) and output enabled or disabled. For the correspondence between the register setting and the comparator output, see **13.3.4 Comparator output control register (COMPOCR)**.

To output the comparator comparison result to the VCOUTi output pin, use the following procedure to set the ports. Note that the ports are set to input after reset.

- <1> Set the mode for the comparator (Steps 2 to 5 as listed in Table 13-2 Procedure for Setting Comparator Associated Registers).
- <2> Set the VCOUTi output for the comparator (set the COMPOCR register to select the polarity and enable the output).
- <3> Set the corresponding port mode control register bit for the VCOUTi output pin to 0.
- <4> Set the corresponding port register bit for the VCOUTi output pin to 0.
- <5> Set the corresponding port direction register for the VCOUTi output pin to output (start outputting from the pin).

13.4.4 Stopping or supplying comparator clock

To stop the comparator clock by setting peripheral enable register 1 (PER1), use the following procedure:

- <1> Set the CiENB bit in the COMPMDR register to 0 (stop the comparator).
- <2> Set the CMPIFi bit in registers IF2L to 0 (clear any unnecessary interrupt before stopping the comparator).
- <3> Set the CMPEN bit in the PER1 register to 0.

When the clock is stopped by setting PER1, all the internal registers in the comparator are initialized. To use the comparator again, follow the procedure in Table 13-2 to set the registers.

Caution The temperature sensor output cannot be A/D converted while the comparator n reference voltage select bit (CnVRF) in the comparator mode setting register (COMPMDR) is 1 (comparator n reference voltage is internal reference voltage (1.45 V)). (n = 0, 1)

<R>

CHAPTER 14 SERIAL ARRAY UNIT

Serial array unit has up to four serial channels. Each channel can achieve Simplified SPI (CSI^{Note}), UART, and simplified I^2C communication.

Function assignment of each channel supported by the R7F0C003, R7F0C004 is as shown below.

Note Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

Unit	Channel	Used as Simplified SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0 (supporting LIN-bus)	IIC00
	1	_		-
	2	_	UART1	IIC10
	3	-		-
1	0	-	UART2	-
	1	_		-
	2	-	UART3	-
	3	_		-

When "UART0" is used for channels 0 and 1 of the unit 0, CSI00 and IIC00 cannot be used, but UART1 or IIC10 for channels 2 and 3 can be used.

14.1 Functions of Serial Array Unit

Each serial interface supported by the R7F0C003, R7F0C004 has the following features.

14.1.1 Simplified SPI (CSI00)

Data is transmitted or received in synchronization with the serial clock (SCK) output from the master channel.

3-wire serial communication is clocked communication performed by using three communication lines: one for the serial clock (SCK), one for transmitting serial data (SO), one for receiving serial data (SI).

For details about the settings, see 14.5 Operation of Simplified SPI (CSI00) Communication.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- · Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate^{Note}

During master communication: Max. fcLk/2
During slave communication: Max. fmck/6

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

Overrun error

In addition, CSI00 supports the SNOOZE mode. When SCK input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only CSI00 can be specified for asynchronous reception.

Note Use the clocks within a range satisfying the SCK cycle time (tkcy) characteristics. For details, see CHAPTER 32 ELECTRICAL SPECIFICATIONS.

14.1.2 UART (UART0 to UART3)

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel). The LIN-bus can be implemented by using timer array unit with an external interrupt (INTP0).

For details about the settings, see 14.6 Operation of UART (UART0 to UART3) Communication.

[Data transmission/reception]

- Data length of 7, 8, or 9 bits Note
- Select the MSB/LSB first
- Level setting of transmit/receive data and select of reverse
- · Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

In addition, UART0 and UART2 reception support the SNOOZE mode. When RxD input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only UART0, UART2 can be specified for asynchronous reception.

The LIN-bus is accepted in UART0 (0 and 1 channels of unit 0).

[LIN-bus functions]

- Wakeup signal detection
- · Break field (BF) detection
- Sync field measurement, baud rate calculation

Using the external interrupt (INTP0) and timer array unit

Note Only UART0, UART2 can be specified for the 9-bit data length.

14.1.3 Simplified I²C (IIC00, IIC10)

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This simplified I²C is designed for single communication with a device such as EEPROM, flash memory, or A/D converter, and therefore, it functions only as a master.

Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

For details about the settings, see 14.8 Operation of Simplified I²C (IIC00, IIC10) Communication.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output functionNote and ACK detection function
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition

[Interrupt function]

• Transfer end interrupt

[Error detection flag]

- ACK error, or overrun error
- * [Functions not supported by simplified I²C]
 - Slave transmission, slave reception
 - · Arbitration loss detection function
 - · Wait detection functions

Note When receiving the last data, ACK will not be output if 0 is written to the SOEmn bit (serial output enable register m (SOEm)) and serial communication data output is stopped. See the processing flow in 14.8.3 (2) for details.

Remarks 1. To use an I²C bus of full function, see CHAPTER 15 SERIAL INTERFACE IICA.

2. m: Unit number (m = 0), n: Channel number (n = 0, 2)

14.2 Configuration of Serial Array Unit

The serial array unit includes the following hardware.

Table 14-1. Configuration of Serial Array Unit

Item	Configuration
Shift register	8 bits or 9 bits ^{Note 1}
Buffer register	Lower 8 bits or 9 bits of serial data register mn (SDRmn) ^{Notes 1, 2}
Serial clock I/O	SCK00 pin (for Simplified SPI), SCL00, SCL10 pins (for simplified I ² C)
Serial data input	SI00 pin (for Simplified SPI), RxD1 to RxD3 pins (for UART), RxD0 pin (for UART supporting LIN-bus)
Serial data output	SO00 pin (for Simplified SPI), TxD1 to TxD3 pins (for UART), TxD0 pin (for UART supporting LIN-bus)
Serial data I/O	SDA00, SDA10 pins (for simplified I ² C)
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Serial clock select register m (SPSm) Serial channel enable status register m (SEm) Serial channel start register m (SSm) Serial channel stop register m (STm) Serial output enable register m (SOEm) Serial output register m (SOm) Serial output level register m (SOLm) Serial standby control register m (SSCm) Input switch control register (ISC) Noise filter enable register 0 (NFEN0) </registers>
	<registers channel="" each="" of=""> Serial data register mn (SDRmn) Serial mode register mn (SMRmn) Serial communication operation setting register mn (SCRmn) Serial status register mn (SSRmn) Serial flag clear trigger register mn (SIRmn) Port input mode registers 0, 1, 3 (PIM0, PIM1, PIM3) Port output mode registers 0, 1, 3 (POM0, POM1, POM3) Port mode registers 0, 1, 3 (PM0, PM1, PM3) Port registers 0, 1, 3 (P0, P1, P3)</registers>

Notes 1. The number of bits used as the shift register and buffer register differs depending on the unit and channel.

- mn = 00, 01, 10, 11: lower 9 bits
- Other than above: lower 8 bits
- 2. The lower 8 bits of serial data register mn (SDRmn) can be read or written as the following SFR, depending on the communication mode.
 - CSIp communication ... SIOp (CSIp data register)
 - UARTq reception ... RXDq (UARTq receive data register)
 - UARTq transmission ... TXDq (UARTq transmit data register)
 - IICr communication ... SIOr (IICr data register)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00), q: UART number (q = 0 to 3), r: IIC number (r = 00, 10)

Figure 14-1 shows the block diagram of serial array unit 0.




Figure 14-1. Block Diagram of Serial Array Unit 0

Figure 14-2 shows the block diagram of serial array unit 1.




Figure 14-2. Block Diagram of Serial Array Unit 1

14.2.1 Shift register

This is a 9-bit register that converts parallel data into serial data or vice versa.


In case of the UART communication of nine bits of data, nine bits (bits 0 to 8) are usedNote 1.

During reception, it converts data input to the serial pin into parallel data.

When data is transmitted, the value set to this register is output as serial data from the serial output pin.

The shift register cannot be directly manipulated by program.

To read or write the shift register, use the lower 8/9 bits of serial data register mn (SDRmn).



14.2.2 Lower 8/9 bits of the serial data register mn (SDRmn)

The SDRmn register is the transmit/receive data register (16 bits) of channel n. Bits 8 to 0 (lower 9 bits)^{Note 1} or bits 7 to 0 (lower 8 bits) function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (fmck).

When data is received, parallel data converted by the shift register is stored in the lower 8/9 bits. When data is to be transmitted, set transmit to be transferred to the shift register to the lower 8/9 bits.

The data stored in the lower 8/9 bits of this register is as follows, depending on the setting of bits 0 and 1 (DLSmn0, DLSmn1) of serial communication operation setting register mn (SCRmn), regardless of the output sequence of the data.

- 7-bit data length (stored in bits 0 to 6 of SDRmn register)
- 8-bit data length (stored in bits 0 to 7 of SDRmn register)
- 9-bit data length (stored in bits 0 to 8 of SDRmn register)Note 1

The SDRmn register can be read or written in 16-bit units.

The lower 8/9 bits of the SDRmn register can be read or written or written as the following SFR, depending on the communication mode.

- CSIp communication ... SIOp (CSIp data register)
- UARTq reception ... RXDq (UARTq receive data register)
- UARTq transmission ... TXDq (UARTq transmit data register)
- IICr communication ... SIOr (IICr data register)

Reset signal generation clears the SDRmn register to 0000H.

- Notes 1. Only UART0, UART2 can be specified for the 9-bit data length.
 - 2. When operation is stopped (SEmn = 0), do not rewrite SDRmn[7:0] by an 8-bit memory manipulation instruction (SDRmn[15:9] are all cleared to 0).

Remarks 1. After data is received, "0" is stored in bits 0 to 8 in bit portions that exceed the data length.

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00), q: UART number (q = 0 to 3), r: IIC number (r = 00, 10)


Figure 14-3. Format of Serial Data Register mn (SDRmn) (mn = 00, 01, 10, 11)

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01), After reset: 0000H R/W FFF48H, FFF49H (SDR10), FFF4AH, FFF4BH (SDR11) FFF11H (SDR00) FFF10H (SDR00) 15 7 2 0 14 13 12 11 10 9 8 6 5 3 4 1 **SDRmn** Shift register

Remark For the function of the higher 7 bits of the SDRmn register, see 14.3 Registers Controlling Serial Array Unit.

Figure 14-4. Format of Serial Data Register mn (SDRmn) (mn = 02, 03, 12, 13)

Address: FFF44H, FFF45H (SDR02), FFF46H, FFF47H (SDR03), After reset: 0000H R/W FFF14H, FFF15H (SDR12), FFF16H, FFF17H (SDR13)



Caution Be sure to clear bit 8 to "0".

Remark For the function of the higher 7 bits of the SDRmn register, see 14.3 Registers Controlling Serial Array Unit.

14.3 Registers Controlling Serial Array Unit

The serial array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Serial clock select register m (SPSm)
- Serial mode register mn (SMRmn)
- Serial communication operation setting register mn (SCRmn)
- Serial data register mn (SDRmn)
- Serial flag clear trigger register mn (SIRmn)
- Serial status register mn (SSRmn)
- Serial channel start register m (SSm)
- Serial channel stop register m (STm)
- Serial channel enable status register m (SEm)
- Serial output enable register m (SOEm)
- Serial output level register m (SOLm)
- Serial output register m (SOm)
- Serial standby control register m (SSCm)
- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Port input mode registers 0, 1, 3 (PIM0, PIM1, PIM3)
- Port output mode registers 0, 1, 3 (POM0, POM1, POM3)
- Port mode registers 0, 1, 3 (PM0, PM1, PM3)
- Port registers 0, 1, 3 (P0, P1, P3)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

14.3.1 Peripheral enable register 0 (PER0)

PER0 is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial array unit 0 is used, be sure to set bit 2 (SAU0EN) of this register to 1.

When serial array unit 1 is used, be sure to set bit 3 (SAU1EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the PER0 register to 00H.

Figure 14-5. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W Symbol <7> <0> 6 <5> <4> <3> <2> 1 PER0 RTCWEN 0 **ADCEN IICA0EN** SAU1EN SAU0EN TAU0EN

SAUmEN	Control of serial array unit m input clock supply
0	Stops supply of input clock. SFR used by serial array unit m cannot be written. Serial array unit m is in the reset status.
1	Enables input clock supply. ◆ SFR used by serial array unit m can be read/written.

- Cautions 1. When setting serial array unit m, be sure to first set the following registers with the SAUmEN bit set to 1. If SAUmEN = 0, control registers of serial array unit m become default values and writing to them is ignored (except for the input switch control register (ISC), noise filter enable register 0 (NFEN0), port input mode registers 0, 1, 3 (PIM0, PIM1, PIM3), port output mode registers 0, 1, 3 (POM0, POM1, POM3), port mode registers 0, 1, 3 (PM0, PM1, PM3), and port registers 0, 1, 3 (P0, P1, P3)).
 - Serial clock select register m (SPSm)
 - Serial mode register mn (SMRmn)
 - Serial communication operation setting register mn (SCRmn)
 - Serial data register mn (SDRmn)
 - Serial flag clear trigger register mn (SIRmn)
 - Serial status register mn (SSRmn)
 - Serial channel start register m (SSm)
 - Serial channel stop register m (STm)
 - Serial channel enable status register m (SEm)
 - Serial output enable register m (SOEm)
 - Serial output level register m (SOLm)
 - Serial output register m (SOm)
 - Serial standby control register m (SSCm)
 - 2. Be sure to clear bits 1 and 6 to "0".

14.3.2 Serial clock select register m (SPSm)

The SPSm register is a 16-bit register that is used to select two types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel. CKm1 is selected by bits 7 to 4 of the SPSm register, and CKm0 is selected by bits 3 to 0.

Rewriting the SPSm register is prohibited when the register is in operation (when SEmn = 1).

The SPSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SPSm register can be set with an 8-bit memory manipulation instruction with SPSmL.

Reset signal generation clears the SPSm register to 0000H.

Figure 14-6. Format of Serial Clock Select Register m (SPSm)

Address: F0126H, F0127H (SPS0), F0166H, F0167H (SPS1) After reset: 0000H R/W 7 6 3 0 Symbol 12 5 4 2 1 13 11 10 PRS PRS PRS PRS PRS PRS PRS PRS SPSm 0 0 0 0 0 0 0 0 m10 m03 m00 m13 m12 m11 m02 m01

PRS	PRS	PRS	PRS		Section of operation clock (CKmk) ^{Note}									
mk3	mk2	mk1	mk0		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	fclk = 24 MHz					
0	0	0	0	fclk	2 MHz	5 MHz	10 MHz	20 MHz	24 MHz					
0	0	0	1	fclk/2	1 MHz	2.5 MHz	5 MHz	10 MHz	12 MHz					
0	0	1	0	fclk/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	6 MHz					
0	0	1	1	fclk/23	250 kHz	625 kHz	1.25 MHz	2.5 MHz	3 MHz					
0	1	0	0	fclk/24	125 kHz	313 kHz	625 kHz	1.25 MHz	1.5 MHz					
0	1	0	1	fcьк/2 ⁵	62.5 kHz	156 kHz	313 kHz	625 kHz	750 KHz					
0	1	1	0	fськ/2 ⁶	31.3 kHz	78.1 kHz	156 kHz	313 kHz	375 kHz					
0	1	1	1	fclk/27	15.6 kHz	39.1 kHz	78.1 kHz	156 kHz	187.5 kHz					
1	0	0	0	fcьк/2 ⁸	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	93.8 kHz					
1	0	0	1	fськ/2 ⁹	3.91 kHz	9.77 kHz	19.5 kHz	39.1 kHz	46.9 kHz					
1	0	1	0	fcьк/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz	23.4 kHz					
1	0	1	1	fcьк/2 ¹¹	977 Hz	2.44 kHz	4.88 kHz	9.77 kHz	11.7 kHz					
1	1	0	0	fcьк/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz					
1	1	0	1	fclk/2 ¹³	244 Hz	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz					
1	1	1	0	fcьк/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz	1.46 kHz					
1	1	1	1	fcьк/2 ¹⁵	61 Hz	153 kHz	305 Hz	610 Hz	732 Hz					

Note When changing the clock selected for fclk (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Caution Be sure to clear bits 15 to 8 to "0".

Remarks 1. fclk: CPU/peripheral hardware clock frequency

2. m: Unit number (m = 0, 1)

3. k = 0, 1

14.3.3 Serial mode register mn (SMRmn)

The SMRmn register is a register that sets an operation mode of channel n. It is also used to select an operation clock (fMCK), specify whether the serial clock (fSCK) may be input or not, set a start trigger, an operation mode (Simplified SPI (CSI), UART, or simplified I²C), and an interrupt source. This register is also used to invert the level of the receive data only in the UART mode.

Rewriting the SMRmn register is prohibited when the register is in operation (when SEmn = 1). However, the MDmn0 bit can be rewritten during operation.

The SMRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets the SMRmn register to 0020H.

Figure 14-7. Format of Serial Mode Register mn (SMRmn) (1/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03), After reset: 0020H R/W F0150H, F0151H (SMR10) to F0156H, F0157H (SMR13)

Symbol SMRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	ccs	0	0	0	0	0	STS	0	SIS	1	0	0	MD	MD	MD
mn	mn						mn ^{Note}		mn0				mn2	mn1	mn0
									Note						

CKS	Selection of operation clock (fмск) of channel n						
mn							
0	Operation clock CKm0 set by the SPSm register						
1	Operation clock CKm1 set by the SPSm register						
Operation plack (for a) is used by the edge detector. In addition, depending on the action of the COS me bit and the							

Operation clock (f_{MCK}) is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the higher 7 bits of the SDRmn register, a transfer clock (f_{TCLK}) is generated.

Selection of transfer clock (fτclκ) of channel n								
Divided operation clock fmck specified by the CKSmn bit								
Clock input fsck from the SCKp pin (slave transfer in Simplified SPI (CSI) mode)								
Transfer clock frclk is used for the shift register, communication controller, output controller, interrupt controller, and error controller. When CCSmn = 0, the division ratio of operation clock (fmck) is set by the higher 7 bits of the SDRmn register.								
e								

STS	Selection of start trigger source							
mn								
0	Only software trigger is valid (selected for Simplified SPI (CSI), UART transmission, and simplified I ² C).							
1	Valid edge of the RxDq pin (selected for UART reception)							
Transf	Transfer is started when the above source is satisfied after 1 is set to the SSm register.							

Note The SMR01, SMR03, SMR11, and SMR13 registers only.

Caution Be sure to clear bits 13 to 9, 7, 4, and 3 (or bits 13 to 6, 4, and 3 for the SMR00, SMR02, SMR10, or SMR12 register) to "0". Be sure to set bit 5 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00), q: UART number (q = 0 to 3), r: IIC number (r = 00, 10)

Figure 14-7. Format of Serial Mode Register mn (SMRmn) (2/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03), After reset: 0020H R/W F0150H, F0151H (SMR10) to F0156H, F0157H (SMR13)

Symbol SMRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	ccs	0	0	0	0	0	STS	0	SIS	1	0	0	MD	MD	MD
mn	mn						mn ^{Note}		mn0				mn2	mn1	mn0
									Note						

SIS mn0	Controls inversion of level of receive data of channel n in UART mode						
0	Falling edge is detected as the start bit. The input communication data is captured as is.						
1	Rising edge is detected as the start bit. The input communication data is inverted and captured.						

MD mn2	MD mn1	Setting of operation mode of channel n
0	0	Simplified SPI (CSI) mode
0	1	UART mode
1	0	Simplified I ² C mode
1	1	Setting prohibited

MD mn0	Selection of interrupt source of channel n	
0	Transfer end interrupt	
1	Buffer empty interrupt	
	(Occurs when data is transferred from the SDRmn register to the shift register.)	
For successive transmission, the next transmit data is written by setting the MDmn0 bit to 1 when SDRmn data has run out.		

Note The SMR01, SMR03, SMR11, and SMR13 registers only.

Caution Be sure to clear bits 13 to 9, 7, 4, and 3 (or bits 13 to 6, 4, and 3 for the SMR00, SMR02, SMR10, or SMR12 register) to "0". Be sure to set bit 5 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00), q: UART number (q = 0 to 3), r: IIC number (r = 00, 10)

14.3.4 Serial communication operation setting register mn (SCRmn)

The SCRmn register is a communication operation setting register of channel n. It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.

Rewriting the SCRmn register is prohibited when the register is in operation (when SEmn = 1).

The SCRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets the SCRmn register to 0087H.

Figure 14-8. Format of Serial Communication Operation Setting Register mn (SCRmn) (1/2)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03), After reset: 0087H R/W

F0158H, F0159H (SCR10) to F015EH, F015FH (SCR13)

Symbol SCRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLCm	SLC	0	1	DLSm	DLS
mn	mn	mn	mn		mn	mn1	mn0	mn		n1 ^{Note 1}	mn0			n1 ^{Note 2}	mn0

TXE	RXE	Setting of operation mode of channel n
mn	mn	
0	0	Disable communication.
0	1	Reception only
1	0	Transmission only
1	1	Transmission/reception

DAP	СКР	Selection of data and clock phase in Simplified SPI (CSI) mode	Туре
mn	mn		
0	0	SCKp JJJJJJJJJ	1
		SOp \(\textstyle \D7 \textstyle \D6 \textstyle \D5 \textstyle \D3 \textstyle \D2 \textstyle \D1 \textstyle \D0	
		SIp input timing	
0	1	SCKp	2
		SOp \(\text{D7\\ D6\\ D5\\ D4\\ D3\\ D2\\ D1\\ D0}	
		Slp input timing	
1	0	SCKp	3
		SOp <u>X D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0</u>	
		SIp input timing	
1	1	SCKp	4
		SOp $\sqrt{D7 \times D6 \times D5 \times D4 \times D3 \times D2 \times D1 \times D0}$	
		SIp input timing	
Be sur	e to set	t DAPmn, CKPmn = 0, 0 in the UART mode and simplified I ² C mode.	

EOC	Selection of masking of error interrupt signal (INTSREx (x = 0 to 3))											
mn												
0	Masks error interrupt INTSREx (INTSRx is not masked).											
1	Enables generation of error interrupt INTSREx (INTSRx is masked if an error occurs).											
Set E	Set EOCmn = 0 in the Simplified SPI (CSI) mode, simplified I ² C mode, and during UART transmission ^{Note 3} .											

- Notes 1. The SCR00, SCR02, SCR10, and SCR12 registers only.
 - 2. The SCR00, SCR01, SCR10 and SCR11 registers only. Others are fixed to 1.
 - 3. When using CSImn not with EOCmn = 0, error interrupt INTSREn may be generated.

Caution Be sure to clear bits 3, 6, and 11 to "0" (Also clear bit 5 of the SCR01, SCR03, SCR11, or SCR13 register to 0). Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00)

Figure 14-8. Format of Serial Communication Operation Setting Register mn (SCRmn) (2/2)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03), After reset: 0087H R/W F0158H, F0159H (SCR10) to F015EH, F015FH (SCR13)

Symbol **SCRmn**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLCm	SLC	0	1	DLSm	DLS
mn	mn	mn	mn		mn	mn1	mn0	mn		n1 ^{Note 1}	mn0			n1 ^{Note 2}	mn0

PTC	PTC mn0	Setting of parity bit in UART mode									
mn1		Transmission	Reception								
0	0	Does not output the parity bit.	Receives without parity								
0	1	Outputs 0 parity ^{Note 3} .	No parity judgment								
1	0	Outputs even parity.	Judged as even parity.								
1	1	Outputs odd parity.	Judges as odd parity.								
Be su	Be sure to set PTCmn1, PTCmn0 = 0, 0 in the Simplified SPI (CSI) mode and simplified I ² C mode.										

DIR mn	Selection of data transfer sequence in Simplified SPI (CSI) and UART modes									
0	Inputs/outputs data with MSB first.									
1	Inputs/outputs data with LSB first.									
Be su	Be sure to clear DIRmn = 0 in the simplified I ² C mode.									

SLCm n1 ^{Note 1}	SLC mn0	Setting of stop bit in UART mode						
0	0	No stop bit						
0	1	Stop bit length = 1 bit						
1	0	Stop bit length = 2 bits (mn = 00, 02, 10, 12 only)						
1	1	Setting prohibited						

When the transfer end interrupt is selected, the interrupt is generated when all stop bits have been completely transferred.

Set 1 bit (SLCmn1, SLCmn0 = 0, 1) during UART reception and in the simplified I²C mode.

Set no stop bit (SLCmn1, SLCmn0 = 0, 0) in the Simplified SPI (CSI) mode.

Set 1 bit (SLCmn1, SLCmn0 = 0, 1) or 2 bits (SLCmn1, SLCmn0 = 1, 0) during UART transmission.

DLSm n1 ^{Note 2}		Setting of data length in Simplified SPI (CSI) and UART modes								
0	1	9-bit data length (stored in bits 0 to 8 of the SDRmn register) (settable in UART mode only)								
1	0	7-bit data length (stored in bits 0 to 6 of the SDRmn register)								
1	1	8-bit data length (stored in bits 0 to 7 of the SDRmn register)								
Other tha	an above	Setting prohibited								
Be sur	Be sure to set DLSmn1, DLSmn0 = 1, 1 in the simplified I ² C mode.									

Notes 1. The SCR00, SCR02, SCR10, and SCR12 registers only.

- 2. The SCR00, SCR01, SCR10 and SCR11 registers only. Others are fixed to 1.
- **3.** 0 is always added regardless of the data contents.

Caution Be sure to clear bits 3, 6, and 11 to "0" (Also clear bit 5 of the SCR01, SCR03, SCR11, or SCR13 register to 0). Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00)

14.3.5 Serial data register mn (SDRmn)

The SDRmn register is the transmit/receive data register (16 bits) of channel n.

Bits 8 to 0 (lower 9 bits) of SDR00, SDR01, SDR10, SDR11 or bits 7 to 0 (lower 8 bits) of SDR02, SDR03, SDR12 and SDR13 function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (fmck, fsck).

If the CCSmn bit of serial mode register mn (SMRmn) is cleared to 0, the clock set by dividing the operating clock by the higher 7 bits of the SDRmn register is used as the transfer clock.

If the CCSmn bit of serial mode register mn (SMRmn) is set to 1, set bits 15 to 9 (higher 7 bits) of SDR00, SDR01, SDR10, and SDR11 to 0000000B. The input clock fsck (slave transfer in Simplified SPI (CSI) mode) from the SCKp pin is used as the transfer clock.

The lower 8/9 bits of the SDRmn register function as a transmit/receive buffer register. During reception, the parallel data converted by the shift register is stored in the lower 8/9 bits, and during transmission, the data to be transmitted to the shift register is set to the lower 8/9 bits.

The SDRmn register can be read or written in 16-bit units.

However, the higher 7 bits can be written or read only when the operation is stopped (SEmn = 0). During operation (SEmn = 1), a value is written only to the lower 8/9 bits of the SDRmn register. When the SDRmn register is read during operation, 0 is always read.

Reset signal generation clears the SDRmn register to 0000H.

Figure 14-9. Format of Serial Data Register mn (SDRmn)

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01), FFF48H, FFF49H (SDR10), FFF4AH, FFF4BH (SDR11)


FFF11H (SDR00)

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

SDRmn

Address: FFF44H, FFF45H (SDR02), FFF46H, FFF47H (SDR03), FFF14H, FFF15H (SDR12), FFF16H, FFF17H (SDR13)

After reset: 0000H R/W



		SD	Rmn[15	5:9]			Transfer clock setting by dividing the operating clock (fмск)
0	0	0	0	0	0	0	fмск/2
0	0	0	0	0	0	1	fmck/4
0	0	0	0	0	1	0	fмск/6
0	0	0	0	0	1	1	fmck/8
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
1	1	1	1	1	1	0	fмск/254
1	1	1	1	1	1	1	fмск/256

(Cautions and Remarks are listed on the next page.)

- Cautions 1. Be sure to clear bit 8 of the SDR02, SDR03, SDR12, and SDR13 registers to "0".
 - 2. Setting SDRmn[15:9] = (0000000B, 0000001B) is prohibited when UART is used.
 - 3. Setting SDRmn[15:9] = 0000000B is prohibited when simplified I²C is used. Set SDRmn[15:9] to 0000001B or greater.
 - 4. When operation is stopped (SEmn = 0), do not rewrite SDRmn[7:0] by an 8-bit memory manipulation instruction (SDRmn[15:9] are all cleared to 0).
- Remarks 1. For the function of the lower 8/9 bits of the SDRmn register, see 14.2 Configuration of Serial Array Unit.
 - 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

14.3.6 Serial flag clear trigger register mn (SIRmn)

The SIRmn register is a trigger register that is used to clear each error flag of channel n.

When each bit (FECTmn, PECTmn, OVCTmn) of this register is set to 1, the corresponding bit (FEFmn, PEFmn, OVFmn) of serial status register mn (SSRmn) is cleared to 0. Because the SIRmn register is a trigger register, it is cleared immediately when the corresponding bit of the SSRmn register is cleared.

The SIRmn register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SIRmn register can be set with an 8-bit memory manipulation instruction with SIRmnL.

Reset signal generation clears the SIRmn register to 0000H.

Figure 14-10. Format of Serial Flag Clear Trigger Register mn (SIRmn)

Address: F0108H, F0109H (SIR00) to F010EH, F010FH (SIR03), After reset: 0000H R/W F0148H, F0149H (SIR10) to F014EH, F014FH (SIR13)

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2

SIRmn

													 1111111	111111
FE	С	Clear trigger of framing error of channel n												
Tm	n													

Tmn	
0	Not cleared
1	Clears the FEFmn bit of the SSRmn register to 0.

	EC nn	Clear trigger of parity error flag of channel n
()	Not cleared
1	1	Clears the PEFmn bit of the SSRmn register to 0.

OVC	Clear trigger of overrun error flag of channel n
Tmn	
0	Not cleared
1	Clears the OVFmn bit of the SSRmn register to 0.

Note The SIR01, SIR03, SIR11, and SIR13 registers only.

Caution Be sure to clear bits 15 to 3 (or bits 15 to 2 for the SIR00, SIR02, SIR10, or SIR12 register) to "0".

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

2. When the SIRmn register is read, 0000H is always read.

14.3.7 Serial status register mn (SSRmn)

The SSRmn register is a register that indicates the communication status and error occurrence status of channel n. The errors indicated by this register are a framing error, parity error, and overrun error.

The SSRmn register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSRmn register can be set with an 8-bit memory manipulation instruction with SSRmnL.

Reset signal generation clears the SSRmn register to 0000H.

Figure 14-11. Format of Serial Status Register mn (SSRmn) (1/2)

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03), After reset: 0000H Rs F0140H, F0141H (SSR10) to F0146H, F0147H (SSR13)

Symbol SSRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	TSF	BFF	0	0	FEF	PEF	OVF
									mn	mn			mn ^{Note}	mn	mn

TSF	Communication status indication flag of channel n
mn	
0	Communication is stopped or suspended.
1	Communication is in progress.
	r conditions>

- The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is suspended).
- Communication ends.

<Set condition>

Communication starts.

BFF	Buffer register status indication flag of channel n
mn	
0	Valid data is not stored in the SDRmn register.
1	Valid data is stored in the SDRmn register.

<Clear conditions>

- Transferring transmit data from the SDRmn register to the shift register ends during transmission.
- Reading receive data from the SDRmn register ends during reception.
- The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is enabled).

<Set conditions>

- Transmit data is written to the SDRmn register while the TXEmn bit of the SCRmn register is set to 1 (transmission or transmission and reception mode in each communication mode).
- Receive data is stored in the SDRmn register while the RXEmn bit of the SCRmn register is set to 1 (reception
 or transmission and reception mode in each communication mode).
- A reception error occurs.

Note The SSR01, SSR03, SSR11, and SSR13 registers only.

Caution If data is written to the SDRmn register when BFFmn = 1, the transmit/receive data stored in the register is discarded and an overrun error (OVEmn = 1) is detected.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)



Figure 14-11. Format of Serial Status Register mn (SSRmn) (2/2)

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03), After reset: 0000H R F0140H, F0141H (SSR10) to F0146H, F0147H (SSR13)

Symbol SSRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	TSF	BFF	0	0	FEF	PEF	OVF
									mn	mn			mn ^{Note}	mn	mn

FEF	Framing error detection flag of channel n
mn	
0	No error occurs.
1	An error occurs (during UART reception).

<Clear condition>

• 1 is written to the FECTmn bit of the SIRmn register.

<Set condition>

• A stop bit is not detected when UART reception ends.

PEF mn	Parity/ACK error detection flag of channel n
0	No error occurs.
1	Parity error occurs (during UART reception) or ACK is not detected (during I ² C transmission).

<Clear condition>

• 1 is written to the PECTmn bit of the SIRmn register.

<Set condition>

- The parity of the transmit data and the parity bit do not match when UART reception ends (parity error).
- No ACK signal is returned from the slave channel at the ACK reception timing during I²C transmission (ACK is not detected).

OVF	Overrun error detection flag of channel n
mn	
0	No error occurs.
1	An error occurs

<Clear condition>

• 1 is written to the OVCTmn bit of the SIRmn register.

<Set condition>

- Even though receive data is stored in the SDRmn register, that data is not read and transmit data or the next receive data is written while the RXEmn bit of the SCRmn register is set to 1 (reception or transmission and reception mode in each communication mode).
- Transmit data is not ready for slave transmission or transmission and reception in Simplified SPI (CSI) mode.

Note The SSR01, SSR03, SSR11, and SSR13 registers only.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

14.3.8 Serial channel start register m (SSm)

The SSm register is a trigger register that is used to enable starting communication/count by each channel.

When 1 is written a bit of this register (SSmn), the corresponding bit (SEmn) of serial channel enable status register m (SEm) is set to 1 (Operation is enabled). Because the SSmn bit is a trigger bit, it is cleared immediately when SEmn = 1.

The SSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSm register can be set with a 1-bit or 8-bit memory manipulation instruction with SSmL.

Reset signal generation clears the SSm register to 0000H.

Figure 14-12. Format of Serial Channel Start Register m (SSm)

Address: F01	After re	eset: 00	00H	R/W												
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS0	0	0	0	0	0	0	0	0	0	0	0	0	SS03	SS02	SS01	SS00
Address: F01	62H, F0)163H (SS1)	After re	eset: 00	00H	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SS1	0	0	0	0	0	0	0	0	0	0	0	0	SS13	SS12	SS11	SS10
	SSmn		Operation start trigger of channel n													
	0	No trigger operation														
	1	Sets th	ne SEm	n bit to	1 and e	nters t	he comr	nunicati	on wait	status	lote .	•				

Note If set the SSmn = 1 to during a communication operation, will wait status to stop the communication.

At this time, holding status value of control register and shift register, SCKmn and SOmn pins, and FEFmn, PEFmn, OVFmn flags.

- Cautions 1. Be sure to clear bits 15 to 4 of the SS0 register and bits 15 to 4 of the SS1 register to "0".
 - 2. For the UART reception, set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after 4 or more fmck clocks have elapsed.
- **Remarks 1.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)
 - 2. When the SSm register is read, 0000H is always read.

14.3.9 Serial channel stop register m (STm)

The STm register is a trigger register that is used to enable stopping communication/count by each channel.

When 1 is written a bit of this register (STmn), the corresponding bit (SEmn) of serial channel enable status register m (SEm) is cleared to 0 (operation is stopped). Because the STmn bit is a trigger bit, it is cleared immediately when SEmn = 0.

The STm register can set written by a 16-bit memory manipulation instruction.

The lower 8 bits of the STm register can be set with a 1-bit or 8-bit memory manipulation instruction with STmL.

Reset signal generation clears the STm register to 0000H.

Figure 14-13. Format of Serial Channel Stop Register m (STm)

Address: F012	24H, F0)125H (ST0)	After re	eset: 00	00H	W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST0	0	0	0	0	0	0	0	0	0	0	0	0	ST03	ST02	ST01	ST00
Address: F016	64H, F0)165H (ST1)	After re	eset: 00	00H	W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST1	0	0	0	0	0	0	0	0	0	0	0	0	ST13	ST12	ST11	ST10
_																
	STm						Opera	tion sto	p trigge	r of cha	nnel n					
	n															
	0	No trig	ger ope	eration												
	1	Clears	the SE	mn bit t	to 0 and	stops	the con	nmunica	ition ope	eration ¹	lote .					

Note Holding status value of the control register and shift register, the SCKmn and SOmn pins, and FEFmn, PEFmn, OVFmn flags.

Caution Be sure to clear bits 15 to 4 of the ST0 register and bits 15 to 4 of the ST1 register to "0".

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

2. When the STm register is read, 0000H is always read.

14.3.10 Serial channel enable status register m (SEm)

The SEm register indicates whether data transmission/reception operation of each channel is enabled or stopped.

When 1 is written a bit of serial channel start register m (SSm), the corresponding bit of this register is set to 1. When 1 is written a bit of serial channel stop register m (STm), the corresponding bit is cleared to 0.

Channel n that is enabled to operate cannot rewrite by software the value of the CKOmn bit (serial clock output of channel n) of serial output register m (SOm) to be described below, and a value reflected by a communication operation is output from the serial clock pin.

Channel n that stops operation can set the value of the CKOmn bit of the SOm register by software and output its value from the serial clock pin. In this way, any waveform, such as that of a start condition/stop condition, can be created by software.

The SEm register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the SEm register can be set with a 1-bit or 8-bit memory manipulation instruction with SEmL.

Reset signal generation clears the SEm register to 0000H.

Figure 14-14. Format of Serial Channel Enable Status Register m (SEm)

Address: F012	SE0)	After reset: 0000H			R											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE0	0	0	0	0	0	0	0	0	0	0	0	0	SE03	SE02	SE01	SE00
Address: F010	60H, F0)161H (SE1)	After re	eset: 00	00H	R									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE1	0	0	0	0	0	0	0	0	0	0	0	0	SE13	SE12	SE11	SE10
	SEm				Ir	ndicatio	n of ope	eration e	enable/s	stop sta	tus of c	nannel	n			
	n															
	0	Opera	Operation stops													
	1	Opera	tion is e	enabled.												

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

14.3.11 Serial output enable register m (SOEm)

The SOEm register is a register that is used to enable or stop output of the serial communication operation of each channel.

Channel n that enables serial output cannot rewrite by software the value of the SOmn bit of serial output register m (SOm) to be described below, and a value reflected by a communication operation is output from the serial data output pin.

For channel n, whose serial output is stopped, the SOmn bit value of the SOm register can be set by software, and that value can be output from the serial data output pin. In this way, any waveform of the start condition and stop condition can be created by software.

The SOEm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SOEm register can be set with a 1-bit or 8-bit memory manipulation instruction with SOEmL. Reset signal generation clears the SOEm register to 0000H.

Figure 14-15. Format of Serial Output Enable Register m (SOEm)

Address: F012AH, F012BH (SOE0)				After	After reset: 0000H											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE	0	SOE
														02		00
Address: F01	6AH, F	016BH (SOE1)	After	reset:	H0000	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE1	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE	0	SOE
														12		10
	SOE		Serial output enable/stop of channel n													
	mn															
	0	Stops	Stops output by serial communication operation.													
	1	Enable	Enables output by serial communication operation.													

Caution Be sure to clear bits 15 to 3 and 1 of the SOE0 register and bits 15 to 3 and 1 of the SOE1 register to "0".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2)

14.3.12 Serial output register m (SOm)

The SOm register is a buffer register for serial output of each channel.

The value of the SOmn bit of this register is output from the serial data output pin of channel n.

The value of the CKOmn bit of this register is output from the serial clock output pin of channel n.

The SOmn bit of this register can be rewritten by software only when serial output is disabled (SOEmn = 0). When serial output is enabled (SOEmn = 1), rewriting by software is ignored, and the value of the register can be changed only by a serial communication operation.

The CKOmn bit of this register can be rewritten by software only when the channel operation is stopped (SEmn = 0). While channel operation is enabled (SEmn = 1), rewriting by software is ignored, and the value of the CKOmn bit can be changed only by a serial communication operation.

To use the pin for serial interface as a port function pin, set the corresponding CKOmn and SOmn bits to "1".

The SOm register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears the SOm register to 0F0FH.

Figure 14-16. Format of Serial Output Register m (SOm)

Address: F0128H, F0129H (SO0)		eO0)	After	eset: 0F	OEH.	R/W										
			•													
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	1	1	1	СКО	0	0	0	0	1	SO	1	so
								00						02		00
		•	•		•					•	•		•	•		
Address: F01	68H, F()169H (SO1)	After re	eset: 0F	0FH	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO1	0	0	0	0	1	1	1	1	0	0	0	0	1	SO	1	so
														12		10
	•											<u> </u>				
	СКО		Serial clock output of channel n													
	mn															
	0	Serial	clock o	utput va	alue is "(0".										
	1	Serial	clock o	utput va	alue is "	1".										
	SO		Serial data output of channel n													
	mn		Contain data carpat of charmon in													
	0	Serial	data οι	ıtput val	ue is "0	".										
	1	Serial	data οι	ıtput val	ue is "1	".										

Caution Be sure to clear bits 15 to 12 and 7 to 4 of the SO0 register to "0". And be sure to set bits 11 to 9, 3 and 1 to "1".

Be sure to clear bits 15 to 12 and 7 to 4 of the SO1 register to "0". And be sure to set bits 11 to 8, 3 and 1 to "1".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2)

14.3.13 Serial output level register m (SOLm)

The SOLm register is a register that is used to set inversion of the data output level of each channel.

This register can be set only in the UART mode. Be sure to set 0 for corresponding bit in the Simplified SPI (CSI) mode and simplifies I^2C mode.

Inverting channel n by using this register is reflected on pin output only when serial output is enabled (SOEmn = 1). When serial output is disabled (SOEmn = 0), the value of the SOmn bit is output as is.

Rewriting the SOLm register is prohibited when the register is in operation (when SEmn = 1).

The SOLm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SOLm register can be set with an 8-bit memory manipulation instruction with SOLmL.

Reset signal generation clears the SOLm register to 0000H.

Figure 14-17. Format of Serial Output Level Register m (SOLm)

Address: F01	Address: F0134H, F0135H (SOL0)		After reset: 0000H			R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOL0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOL	0	SOL
														02		00
Address: F01	74H, F0)175H (SOL1)	After	reset: 0	000H	R/W									
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOL1	0	0	0	0	0	0	0	0	0	0	0	0	0	SOL	0	SOL
														12		10
	SOL			Selec	ts inver	sion of	the leve	el of the	transm	it data d	of chan	nel n in	UART I	mode		
	mn															
	0	Comm	Communication data is output as is.													
	1	Comm	Communication data is inverted and output.													

Caution Be sure to clear bits 15 to 3, and 1 of the SOL0 register and 15 to 3, and 1 of the SOL1 register to "0".

(Remark is listed on the next page.)


Figure 14-18 shows examples in which the level of transmit data is reversed during UART transmission.

Figure 14-18. Examples of Reverse Transmit Data

(a) Non-reverse Output (SOLmn = 0)



(b) Reverse Output (SOLmn = 1)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2)

<R>

14.3.14 Serial standby control register m (SSCm)

The SSC0 register is used to control the startup of reception (the SNOOZE mode) while in the STOP mode when receiving CSI00 or UART0 serial data.

The SSC1 register is used to control the startup of reception (the SNOOZE mode) while in the STOP mode when receiving UART2 serial data.

The SSCm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSCm register can be set with an 8-bit memory manipulation instruction with SSCmL.

Reset signal generation clears the SSCm register to 0000H.

Caution The maximum transfer rate in the SNOOZE mode is as follows.

When using CSI00: 1 MbpsWhen using UART0, UART2: 4800 bps

Figure 14-19. Format of Serial Standby Control Register m (SSCm)

Address: F0138H (SSC0), F0178H (SSC1) After reset: 0000H 12 0 Symbol 15 14 13 11 10 8 6 3 SS **SWC** SSCm 0 0 0 0 0 0 0 0 **ECm** m

SS	Selection of whether to enable or stop the generation of communication error interrupts in the SNOOZE						
ECm	mode						
0	Enable the generation of error interrupts (INTSRE0/INTSRE2).						
1	Stop the generation of error interrupts (INTSRE0/INTSRE2).						
	The SSECm bit can be set to 1 or 0 only when both the SWCm and EOCmn bits are set to 1 during UART reception in the SNOOZE mode. In other cases, clear the SSECm bit to 0.						
• Setti	• Setting SSECm, SWCm = 1, 0 is prohibited.						

SWC	Setting of the SNOOZE mode					
m						
0	Do not use the SNOOZE mode function.					
1	Use the SNOOZE mode function.					

- When there is a hardware trigger signal in the STOP mode, the STOP mode is exited, and A/D conversion is performed without operating the CPU (the SNOOZE mode).
- The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fclk). If any other clock is selected, specifying this mode is prohibited.
- Even when using SNOOZE mode, be sure to set the SWCm bit to 0 in normal operation mode and change it to 1 just before shifting to STOP mode.

Also, be sure to change the SWCm bit to 0 after returning from STOP mode to normal operation mode.

	Î		
EOCmn Bit	SSECm Bit	Reception Ended Successfully	Reception Ended in an Error
0	0	INTSRx is generated.	INTSRx is generated.
0	1	INTSRx is generated.	INTSRx is generated.
1	0	INTSRx is generated.	INTSREx is generated.
1	1	INTSRx is generated.	No interrupt is generated.

Figure 14-20. Interrupt in UART Reception Operation in SNOOZE Mode

14.3.15 Input switch control register (ISC)

The ISC1 and ISC0 bits of the ISC register are used to realize a LIN-bus communication operation by UART0 in coordination with an external interrupt and the timer array unit.

When bit 0 is set to 1, the input signal of the serial data input (RxD0) pin is selected as an external interrupt (INTP0) that can be used to detect a wakeup signal.

When bit 1 is set to 1, the input signal of the serial data input (RxD0) pin is selected as a timer input, so that wake up signal can be detected, the low width of the break field, and the pulse width of the sync field can be measured by the timer.

The ISC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the ISC register to 00H.

Figure 14-21. Format of Input Switch Control Register (ISC)

Address: F00	73H After re	set: 00H R/	N					
Symbol	7	6	5	4	3	2	1	0
ISC	0	0	0	0	0	0	ISC1	ISC0

ISC1	Switching channel 7 input of timer array unit
0	Uses the input signal of the TI07 pin as a timer input (normal operation).
1	Input signal of the RxD0 pin is used as timer input (detects the wakeup signal and measures the low width of the break field and the pulse width of the sync field).

ISC0	Switching external interrupt (INTP0) input
0	Uses the input signal of the INTP0 pin as an external interrupt (normal operation).
1	Uses the input signal of the RxD0 pin as an external interrupt (wakeup signal detection).

Caution Be sure to clear bits 7 to 2 to "0".

14.3.16 Noise filter enable register 0 (NFEN0)

The NFEN0 register is used to set whether the noise filter can be used for the input signal from the serial data input pin to each channel.

Disable the noise filter of the pin used for Simplified SPI (CSI) or simplified I^2C communication, by clearing the corresponding bit of this register to 0.

Enable the noise filter of the pin used for UART communication, by setting the corresponding bit of this register to 1.

When the noise filter is enabled, after synchronization is performed with the operation clock (fmck) of the target channel, 2-clock match detection is performed. When the noise filter is disabled, only synchronization is performed with the operation clock (fmck) of the target channel.

The NFEN0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the NFEN0 register to 00H.

Figure 14-22. Format of Noise Filter Enable Register 0 (NFEN0)

Address: F00	70H Afte	r reset: 00H R	/W					
Symbol	7	6	5	4	3	2	1	0
NFEN0	0	SNFEN30	0	SNFEN20	0	SNFEN10	0	SNFEN00

SNFEN30	Use of noise filter of RxD2 pin (RxD2/SDA20/SI20/P14)							
0	Noise filter OFF							
1	oise filter ON							
	Set SNFEN30 to 1 to use the RxD3 pin. Clear SNFEN30 to 0 to use the other than RxD3 pin.							

SNFEN20	Use of noise filter of RxD2 pin (RxD2/SDA20/SI20/P14)					
0	Noise filter OFF					
1	Noise filter ON					
	Set SNFEN20 to 1 to use the RxD2 pin. Clear SNFEN20 to 0 to use the other than RxD2 pin.					

SNFEN10	Use of noise filter of RxD1 pin (RXD1/ANI16/SI10/SDA10/P03)									
0	Noise filter OFF									
1	Noise filter ON									
	Set the SNFEN10 bit to 1 to use the RxD1 pin. Clear the SNFEN10 bit to 0 to use the other than RxD1 pin.									

SNFEN00	Use of noise filter of RxD0 pin (RXD0/TOOLRXD/SDA00/SI00/P11)									
0	Noise filter OFF									
1	Noise filter ON									
	Set the SNFEN00 bit to 1 to use the RxD0 pin. Clear the SNFEN00 bit to 0 to use the other than RxD0 pin.									

Caution Be sure to clear bits 7, 5, 3, and 1 to "0".

14.3.17 Registers controlling port functions of serial I/O pins

When using the serial array unit set the registers that control the port functions multiplexed on the target channel (port mode register (PMxx), port register (Pxx), port input mode register (PIMxx), port output mode register (POMxx), port mode control register (PMCxx)).

For details, see 4.3.1 Port mode registers (PMxx), 4.3.2 Port registers (Pxx), 4.3.4 Port input mode registers (PIMxx), 4.3.5 Port output mode registers (POMxx), and 4.3.6 Port mode control registers (PMCxx).

When using a port pin with a multiplexed serial data or serial clock output function (e.g. P07/TxD1/SEG50) for serial data or serial clock output, set the corresponding bits in the port mode control register (PMCxx) and port mode register (PMxx) to 0, and the corresponding bit in the port register (Pxx) to 1.

When using the port pin in N-ch open-drain output (VDD tolerance) mode, set the corresponding bit in the port output mode register (POMxx) to 1. When connecting an external device operating on a different potential (1.8 V, 2.5 V or 3 V), see 4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers.

Example: When P07/TxD1/SEG50 is to be used for serial data output Set the PM07 bit of port mode register 0 to 0. Set the P07 bit of port register 0 to 1.

When using a port pin with a multiplexed serial data or serial clock input function (e.g. P06/RxD1/SDA10/SEG49) for serial data or serial clock input, set the corresponding bit in the port mode register (PMxx) to 1, and the corresponding bit in the port mode control register (PMCxx) to 0. In this case, the corresponding bit in the port register (Pxx) can be set to 0 or 1.

When the TTL input buffer is selected, set the corresponding bit in the port input mode register (PIMxx) to 1. When connecting an external device operating on a different potential (1.8 V, 2.5 V or 3 V), see 4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers.

Example: When P06/RxD1/SDA10/SEG49 is to be used for serial data input Set the PM06 bit of port mode register 0 to 1.

Set the P06 bit of port register 0 to 0 or 1.

14.4 Operation Stop Mode

Each serial interface of serial array unit has the operation stop mode.

In this mode, serial communication cannot be executed, thus reducing the power consumption.

In addition, the pin for serial interface can be used as port function pins in this mode.

14.4.1 Stopping the operation by units

The stopping of the operation by units is set by using peripheral enable register 0 (PER0).

The PER0 register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

To stop the operation of serial array unit 0, set bit 2 (SAU0EN) to 0.

To stop the operation of serial array unit 1, set bit 3 (SAU1EN) to 0.

Figure 14-23. Peripheral Enable Register 0 (PER0) Setting When Stopping the Operation by Units

(a) Peripheral enable register 0 (PER0) ... Set only the bit of SAUm to be stopped to 0. 7 6 5 4 3 2 1 0 PER0 0 0 RTCWEN ADCEN IICA0EN SAU1EN SAU0EN TAU0EN 0/1 0/1

Control of SAUm input clock

0: Stops supply of input clock

1: Supplies input clock

Cautions 1. If SAUmEN = 0, writing to a control register of serial array unit m is ignored, and, even if the register is read, only the default value is read

Note that this does not apply to the following registers.

- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Port input mode registers 0, 1, 3 (PIM0, PIM1, PIM3)
- Port output mode registers 0, 1, 3 (POM0, POM1, POM3)
- Port mode registers 0, 1, 3 (PM0, PM1, PM3)
- Port registers 0, 1, 3 (P0, P1, P3)
- 2. Be sure to clear bits 1, 6 to 0.


Remark ×: Bits not used with serial array units (depending on the settings of other peripheral functions) 0/1: Set to 0 or 1 depending on the usage of the user

14.4.2 Stopping the operation by channels

The stopping of the operation by channels is set using each of the following registers.


Figure 14-24. Each Register Setting When Stopping the Operation by Channels

(a) Serial channel stop register m (STm) ... This register is a trigger register that is used to enable stopping communication/count by each channel.




^{*} Because the STmn bit is a trigger bit, it is cleared immediately when SEmn = 0.

(b) Serial Channel Enable Status Register m (SEm) ... This register indicates whether data transmission/reception operation of each channel is enabled or stopped.




^{*}The SEm register is a read-only status register, whose operation is stopped by using the STm register. With a channel whose operation is stopped, the value of the CKOmn bit of the SOm register can be set by software.

(c) Serial output enable register m (SOEm) ... This register is a register that is used to enable or stop output of the serial communication operation of each channel.



^{*} For channel n, whose serial output is stopped, the SOmn bit value of the SOm register can be set by software.

(d) Serial output register m (SOm) ... This register is a buffer register for serial output of each channel.



^{*} When using pins corresponding to each channel as port function pins, set the corresponding CKOmn, SOmn bits to "1".

Note Serial array unit 0 only.

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

14.5 Operation of Simplified SPI (CSI00) Communication

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines. [Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- · Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate^{Note}

During master communication: Max. fclk/2 During slave communication: Max. fmck/6

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

Overrun error

In addition, CSI00 supports the SNOOZE mode. When SCK input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible.

Note Use the clocks within a range satisfying the SCK cycle time (tkcy) characteristics. For details, see CHAPTER 32 **ELECTRICAL SPECIFICATIONS.**

The channel supporting simplified SPI (CSI00) is channel 0 of SAU0.

Unit	Channel	Used as Simplified SPI (CSI)	Used as UART	Used as Simplified I ² C				
0	0	CSI00	UART0 (supporting LIN-bus)	IIC00				
	1	-		_				
	2	_	UART1	IIC10				
	3	_		_				
1	0	_	UART2	-				
	1	_		-				
	2	-	UART3	-				
	3	_		_				

Simplified SPI (CSI00) performs the following seven types of communication operations.

 Master transmission 	(See 14.5.1 .)
Master reception	(See 14.5.2.)
Master transmission/reception	(See 14.5.3.)
 Slave transmission 	(See 14.5.4.)
Slave reception	(See 14.5.5 .)
Slave transmission/reception	(See 14.5.6.)
 SNOOZE mode function 	(See 14.5.7 .)

14.5.1 Master transmission

Master transmission is that the RL78 microcontroller outputs a transfer clock and transmits data to another device.

Simplified SPI	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SO00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	None
Transfer data length	7 or 8 bits
Transfer rate ^{Note}	Max. fcLk/2 [Hz] Min. fcLk/(2 × 2 ¹⁵ × 128) [Hz] fcLk: System clock frequency
Data phase	Selectable by the DAPmn bit of the SCRmn register DAPmn = 0: Data output starts from the start of the operation of the serial clock. DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKPmn bit of the SCRmn register CKPmn = 0: Non-reverse (data output at the falling edge and data input at the rising edge of SCK) CKPmn = 1: Reverse (data output at the rising edge and data input at the falling edge of SCK)
Data direction	MSB or LSB first

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see **CHAPTER 32 ELECTRICAL SPECIFICATIONS**).


Remark m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

(1) Register setting


Figure 14-25. Example of Contents of Registers for Master Transmission of Simplified SPI (CSI00) (1/2)

(a) Serial mode register mn (SMRmn) 2 SMRmn CCSm STSm 1Dmn ЛDmn SISmr 0/1 0 0 0 0 0 0 0 0 0 0 0 0 0 0/1 Operation clock (fmck) of channel n Interrupt source of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register 1: Buffer empty interrupt


(b) Serial communication operation setting register mn (SCRmn)



(c) Serial data register mn (SDRmn) (lower 8 bits: SIOp)



(d) Serial output register m (SOm) ... Sets only the bits of the target channel.



Communication starts when these bits are 1 if the clock phase is non-reversed (the CKPmn bit of the SCRmn = 0). If the clock phase is reversed (CKPmn = 1), communication starts when these bits are 0.

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00

2. : Setting is fixed in the Simplified SPI (CSI) master transmission mode, : Setting disabled (set to the initial value)

0/1: Set to 0 or 1 depending on the usage of the user

Figure 14-25. Example of Contents of Registers for Master Transmission of Simplified SPI (CSI00) (2/2)

(e) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	0	SOEm2 0/1	0	SOEm0 0/1

(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3	SSm2 0/1	SSm1	SSm0 0/1

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00


2. : Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 14-26. Initial Setting Procedure for Master Transmission



(Selective)

TSFmn = 0?

Yes

(Essential)

Writing the STm register

(Essential)

Changing setting of the SOEm register

(Selective)

Changing setting of the SOm register

(Selective)

Setting the PER0 register

Figure 14-27. Procedure for Stopping Master Transmission

If there is any data being transferred, wait for their completion.

(If there is an urgent must stop, do not wait)

Write 1 to the STmn bit of the target channel. (SEmn = 0: to operation stop status)

Set the SOEmn bit to 0 and stop the output of the target channel.

The levels of the serial clock (CKOmn) and serial data (SOmn) on the target channel can be changed if necessitated by an emergency.

To use the STOP mode, reset the serial array unit by stopping the clock supply to it.

The master transmission is stopped. Go to the next processing.





Figure 14-28. Procedure for Resuming Master Transmission

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission mode)

Figure 14-29. Timing Chart of Master Transmission (in Single-Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00





Figure 14-30. Flowchart of Master Transmission (in Single-Transmission Mode)

(4) Processing flow (in continuous transmission mode)

Figure 14-31. Timing Chart of Master Transmission (in Continuous Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation.

However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

Remark m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00




Figure 14-32. Flowchart of Master Transmission (in Continuous Transmission Mode)

Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 14-31 Timing Chart of Master Transmission (in Continuous Transmission Mode).

14.5.2 Master reception

Master reception is that the RL78 microcontroller outputs a transfer clock and receives data from other device.

Simplified SPI	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate ^{Note}	Max. fclk/2 [Hz] Min. fclk/(2 × 2 ¹⁵ × 128) [Hz] fclk: System clock frequency
Data phase	Selectable by the DAPmn bit of the SCRmn register DAPmn = 0: Data input starts from the start of the operation of the serial clock. DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKPmn bit of the SCRmn register CKPmn = 0: Non-reverse CKPmn = 1: Reverse
Data direction	MSB or LSB first


Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see **CHAPTER 32 ELECTRICAL SPECIFICATIONS**).

Remark m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

(1) Register setting


Figure 14-33. Example of Contents of Registers for Master Reception of Simplified SPI (CSI00) (1/2)

(a) Serial mode register mn (SMRmn) 14 13 8 5 2 0 SMRmn MDmn0 CKSmi CCSmi STSmi SISmn /IDmn /IDmn2 0/1 0 0 0 0 0 0 0 0 0/1 Operation clock (fmck) of channel n Interrupt source of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register 1: Buffer empty interrupt (b) Serial communication operation setting register mn (SCRmn)




(c) Serial data register mn (SDRmn) (lower 8 bits: SIOp)

Controlling Serial Array Unit.)



(d) Serial output register m (SOm) ... Sets only the bits of the target channel.



 Communication starts when these bits are 1 if the clock phase is non-reversed (the CKPmn bit of the SCRmn = 0).
 If the clock phase is reversed (CKPmn = 1), communication starts when these bits are 0.

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00

- 2. : Setting is fixed in the Simplified SPI (CSI) master reception mode, : Setting disabled (set to the initial value)
 - x: Bit that cannot be used in this mode (set to the initial value when not used in any mode) 0/1: Set to 0 or 1 depending on the usage of the user

Figure 14-33. Example of Contents of Registers for Master Reception of Simplified SPI (CSI00) (2/2)

(e) Serial output enable register m (SOEm) ... The register that not used in this mode.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm														SOEm2		SOEm0
	0	0	0	0	0	0	0	0	0	0	0	0	0	×	0	×

(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3	SSm2 0/1	SSm1	SSm0 0/1

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

2. Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 14-34. Initial Setting Procedure for Master Reception





Figure 14-35. Procedure for Stopping Master Reception







Figure 14-36. Procedure for Resuming Master Reception

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-reception mode)

Figure 14-37. Timing Chart of Master Reception (in Single-Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00





Figure 14-38. Flowchart of Master Reception (in Single-Reception Mode)

(4) Processing flow (in continuous reception mode)

Figure 14-39. Timing Chart of Master Reception (in Continuous Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Caution The MDmn0 bit can be rewritten even during operation.

However, rewrite it before receive of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last receive data.

- Remarks 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 14-40 Flowchart of Master Reception (in Continuous Reception Mode).
 - 2. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00




Figure 14-40. Flowchart of Master Reception (in Continuous Reception Mode)

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 14-39 Timing Chart of Master Reception (in Continuous Reception Mode).

14.5.3 Master transmission/reception

Master transmission/reception is that the RL78 microcontroller outputs a transfer clock and transmits/receives data to/from other device.


Simplified SPI	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00, SO00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate ^{Note}	Max. fcLκ/2 [Hz] Min. fcLκ/(2 × 2 ¹⁵ × 128) [Hz] fcLκ: System clock frequency
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data I/O starts at the start of the operation of the serial clock. • DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKPmn bit of the SCRmn register CKPmn = 0: Non-reverse CKPmn = 1: Reverse
Data direction	MSB or LSB first

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see **CHAPTER 32 ELECTRICAL SPECIFICATIONS**).

Remark m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

(1) Register setting

Figure 14-41. Example of Contents of Registers for Master Transmission/Reception of Simplified SPI (CSI00) (1/2)




Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00

: Setting disabled (set to the initial value)


x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

Figure 14-41. Example of Contents of Registers for Master Transmission/Reception of Simplified SPI (CSI00) (2/2)

(e) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.



(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.




Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00

 \times : Bit that cannot be used in this mode (set to the initial value when not used in any mode)

(2) Operation procedure

Figure 14-42. Initial Setting Procedure for Master Transmission/Reception



Starting setting to stop If there is any data being transferred, wait for No their completion. (Selective) TSFmn = 0? (If there is an urgent must stop, do not wait) Yes (Essential) Writing the STm register Write 1 to the STmn bit of the target channel. (SEmn = 0: to operation stop status) Set the SOEmn bit to 0 and stop the output of (Essential) Changing setting of the SOEm register the target channel. The levels of the serial clock (CKOmn) and (Selective) Changing setting of the SOm register serial data (SOmn) on the target channel can be changed if necessitated by an emergency. Reset the serial array unit by stopping the (Selective) Setting the PER0 register clock supply to it. The master transmission is stopped. Stop setting is completed Go to the next processing.


Figure 14-43. Procedure for Stopping Master Transmission/Reception

Starting setting for resumption Wait until stop the communication target (slave) or communication operation No Completing slave (Essential) completed preparations? Yes Disable data output and clock output of (Selective) the target channel by setting a port Port manipulation register and a port mode register. Re-set the register to change the operation (Essential) Changing setting of the SPSm register clock setting. Re-set the register to change the transfer baud rate setting (setting the transfer Changing setting of the SDRmn register (Selective) clock by dividing the operation clock (fmck)). Re-set the register to change serial mode Changing setting of the SMRmn register (Selective) register mn (SMRmn) setting. Re-set the register to change serial communication operation setting register Changing setting of the SCRmn register (Selective) mn (SCRmn) setting. If the OVF flag remain set, clear this (Selective) Clearing error flag using serial flag clear trigger register mn (SIRmn). Set the SOEmn bit to 0 to stop output Changing setting of the SOEm register (Selective) from the target channel. Set the initial output level of the serial Changing setting of the SOm register (Selective) clock (CKOmn) and serial data (SOmn). Set the SOEmn bit to 1 and enable Changing setting of the SOEm register (Selective) output from the target channel. Enable data output and clock output of the target channel by setting a port Port manipulation (Essential) register and a port mode register. Set the SSmn bit of the target channel to 1 Writing to the SSm register (Essential) (SEmn = 1: to enable operation). Completing resumption setting

Figure 14-44. Procedure for Resuming Master Transmission/Reception

(3) Processing flow (in single-transmission/reception mode)

Figure 14-45. Timing Chart of Master Transmission/Reception (in Single-Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00


Starting simplified SPI (CSI) communication For the initial setting, see Figure 14-42. (Select transfer end interrupt) Main routine Setting storage data and number of data for transmission/reception data Setting (Storage area, Transmission data pointer, Reception data pointer, Number of transmission/reception data communication data and Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI) Read transmit data from storage area and write it Writing transmit data to to SIOp. Update transmit data pointer. SIOp (=SDRmn[7:0]) Writing to SIOp makes SOp and SCKp signals out (communication starts) Wait for transmission/reception completes When transfer end interrupt is generated, it moves to interrupt processing routine. Interrupt processing routine Transfer end interrupt Read receive data then writes to storage area, update receive Read receive data to SIOp data pointer (=SDRmn[7:0]) RETI No Transmission/reception If there are the next data, it continues completed? Yes Main routine Disable interrupt (MASK) Write STmn bit to 1 End of communication

Figure 14-46. Flowchart of Master Transmission/Reception (in Single-Transmission/Reception Mode)

(4) Processing flow (in continuous transmission/reception mode)

Figure 14-47. Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)

(Type 1: DAPmn = 0, CKPmn = 0)



- **Notes 1.** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
 - **2.** The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.
- Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation.

 However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- Remarks 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 14-48 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).
 - 2. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00

Starting setting For the initial setting, see Figure 14-42. SAU default setting (Select buffer empty interrupt) Setting storage data and number of data for transmission/reception data Setting (Storage area, Transmission data pointer, Reception data, Number of communication data and Communication end flag are optionally set on the transmission/reception data internal RAM by the software) Enables interrupt Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set interrupt Writing dummy data to Read transmit data from storage area and write it SIOp (=SDRmn[7:0]) to SIOp. Update transmit data pointer. Writing to SIOp makes SOp and SCKp signals out (communication starts) Wait for transmission/reception completes When transmission/reception interrupt is generated, it moves to interrupt processing routine Buffer empty/transfer end interrupt Interrupt processing routine No BFFmn = 1? Yes Except for initial interrupt, read data received then write them to storage area, and update receive data pointer Reading reception data to <4> SIOp (=SDRmn[7:0]) <7> Subtract -1 from number of transmit data If transmit data is left (number of communication data is equal or grater than 2), read them from storage area then write into SIOp, and update transmit data pointer. Number of If it's waiting for the last data to receive (number of communication data? communication data is equal to 1), change interrupt timing ≥ 2 to communication end Writing transmit data to Clear MDmn0 bit to 0 SIOp (=SDRmn[7:0]) RETI Number of communication data = 0? Yes Write MDmn0 bit to 1 Yes Continuing Communication? Main routine Disable interrupt (MASK) <8> Write STmn bit to 1 End of communication

Figure 14-48. Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 14-47 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).

14.5.4 Slave transmission

Slave transmission is that the RL78 microcontroller transmits data to another device in the state of a transfer clock being input from another device.

Simplified SPI	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SO00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. f _{MCK} /6 [Hz] ^{Notes 1, 2} .
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data output starts from the start of the operation of the serial clock. • DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKPmn bit of the SCRmn register CKPmn = 0: Non-reverse CKPmn = 1: Reverse
Data direction	MSB or LSB first

- **Notes 1.** Because the external serial clock input to the SCK00 pin is sampled internally and used, the fastest transfer rate is fmck/6 [Hz].
 - 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 32 ELECTRICAL SPECIFICATIONS).
- Remarks 1. fmck: Operation clock frequency of target channel

fscк: Serial clock frequency

2. m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

(1) Register setting

Figure 14-49. Example of Contents of Registers for Slave Transmission of Simplified SPI (CSI00) (1/2)


(a) Serial mode register mn (SMRmn) 12 10 0 15 14 13 11 8 6 5 3 **SMRmn** CKSm CCSm STSm SISmi /IDmn 0 0 0 0 0 0 0 0 0/1 1 0 0 n 0 0/1 Operation clock (fmck) of channel n Interrupt source of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register 1: Buffer empty interrupt (b) Serial communication operation setting register mn (SCRmn) 6 13 10 5 4 3 2 0 SCRmn RXEm CKPm OCmr TCmn DIRmn SLCmn1 SLCmn0 LSmn 0 0/1 0/1 n 0/1 1 0 0 0 0/1 0 0 Selection of data transfer sequence Setting of data length 0: Inputs/outputs data with MSB first 0: 7-bit data length Selection of the data and clock 1: Inputs/outputs data with LSB first. 1: 8-bit data length phase (For details about the setting, see 14.3 Registers Controlling Serial Array Unit.) (c) Serial data register mn (SDRmn) (lower 8 bits: SIOp) 15 10 8 14 13 12 6 5 2 0 **SDRmn** 0000000 Transmit data setting Baud rate setting 0 SIOp (d) Serial output register m (SOm) ... Sets only the bits of the target channel. 15 12 10 14 13 11 5 2 0 SOm CKOm0 SOm2 SOm0 0 0 0 0 0 n 0 0 0/1 0/1

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00

- 2. ☐: Setting is fixed in the simplified SPI (CSI) slave transmission mode, ☐: Setting disabled (set to the initial value)
 - x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 - 0/1: Set to 0 or 1 depending on the usage of the user

Figure 14-49. Example of Contents of Registers for Slave Transmission of Simplified SPI (CSI00) (2/2)

(e) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.



(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3	SSm2 0/1	SSm1	SSm0 0/1


Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00

2. : Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

(2) Operation procedure

Figure 14-50. Initial Setting Procedure for Slave Transmission



Starting setting to stop

(Selective)

TSFmn = 0?

(Selective)

Writing the STm register

(Selective)

Changing setting of the SOEm register

(Selective)

Changing setting of the SOm register

Selective)

Setting the PER0 register

Stop setting is completed

Figure 14-51. Procedure for Stopping Slave Transmission

If there is any data being transferred, wait for their completion.

(If there is an urgent must stop, do not wait)

Write 1 to the STmn bit of the target channel. (SEmn = 0: to operation stop status)

Set the SOEmn bit to 0 and stop the output of the target channel.

The levels of the serial clock (CKOmn) and serial data (SOmn) on the target channel can be changed if necessitated by an emergency.

Reset the serial array unit by stopping the clock supply to it.

The master transmission is stopped. Go to the next processing.





Figure 14-52. Procedure for Resuming Slave Transmission

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission mode)

Figure 14-53. Timing Chart of Slave Transmission (in Single-Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00





Figure 14-54. Flowchart of Slave Transmission (in Single-Transmission Mode)

(4) Processing flow (in continuous transmission mode)

Figure 14-55. Timing Chart of Slave Transmission (in Continuous Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.

Remark m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00




Figure 14-56. Flowchart of Slave Transmission (in Continuous Transmission Mode)

Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 14-55 Timing Chart of Slave Transmission (in Continuous Transmission Mode).

14.5.5 Slave reception

Slave reception is that the RL78 microcontroller receives data from another device in the state of a transfer clock being input from another device.

Simplified SPI	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00
Interrupt	INTCSI00
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. fмcк/6 [Hz] Notes 1, 2
Data phase	Selectable by the DAPmn bit of the SCRmn register DAPmn = 0: Data input starts from the start of the operation of the serial clock. DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKPmn bit of the SCRmn register CKPmn = 0: Non-reverse CKPmn = 1: Reverse
Data direction	MSB or LSB first

- **Notes 1.** Because the external serial clock input to the SCK00 pin is sampled internally and used, the fastest transfer rate is fmck/6 [Hz].
 - 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 32 ELECTRICAL SPECIFICATIONS).
- Remarks 1. fmck: Operation clock frequency of target channel

fscк: Serial clock frequency


2. m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

(1) Register setting


Figure 14-57. Example of Contents of Registers for Slave Reception of Simplified SPI (CSI00) (1/2)

(a) Serial mode register mn (SMRmn) 14 13 5 SMRmn /IDmn0 CKSmi CCSmi STSm SISmn /IDmn /IDmn 0/1 1 0 0 0 0 0 0 0 0 0 Operation clock (fmck) of channel n Interrupt source of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register


(b) Serial communication operation setting register mn (SCRmn)



(c) Serial data register mn (SDRmn) (lower 8 bits: SIOp)



(d) Serial output register m (SOm) ... The Register that not used in this mode.



Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00

- 2. : Setting is fixed in the simplified SPI (CSI) slave transmission mode, : Setting disabled (set to the initial value)
 - ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

Figure 14-57. Example of Contents of Registers for Slave Reception of Simplified SPI (CSI00) (2/2)

(e) Serial output enable register m (SOEm) ... The Register that not used in this mode.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm														SOEm2		SOEm0
	0	0	0	0	0	0	0	0	0	0	0	0	0	×	0	×

(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3	SSm2 0/1	SSm1	SSm0 0/1

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00

2. Setting disabled (set to the initial value)

 \boldsymbol{x} : Bit that cannot be used in this mode (set to the initial value when not used in any mode)

(2) Operation procedure

Figure 14-58. Initial Setting Procedure for Slave Reception





Figure 14-59. Procedure for Stopping Slave Reception







Figure 14-60. Procedure for Resuming Slave Reception

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-reception mode)

Figure 14-61. Timing Chart of Slave Reception (in Single-Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00




Figure 14-62. Flowchart of Slave Reception (in Single-Reception Mode)

14.5.6 Slave transmission/reception

Slave transmission/reception is that the RL78 microcontroller transmits/receives data to/from another device in the state of a transfer clock being input from another device.

Simplified SPI	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00, SO00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. fмcк/6 [Hz] ^{Notes 1, 2} .
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data I/O starts from the start of the operation of the serial clock. • DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.
Clock phase	Selectable by the CKPmn bit of the SCRmn register CKPmn = 0: Non-reverse CKPmn = 1: Reverse
Data direction	MSB or LSB first

- **Notes 1.** Because the external serial clock input to the SCK00 pin is sampled internally and used, the fastest transfer rate is fmck/6 [Hz].
 - 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 32 ELECTRICAL SPECIFICATIONS).
- Remarks 1. fmck: Operation clock frequency of target channel

fclк: Serial clock frequency

2. m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

(1) Register setting

Figure 14-63. Example of Contents of Registers for Slave Transmission/Reception of Simplified SPI (CSI00) (1/2)

(a) Serial mode register mn (SMRmn) 13 8 5 **SMRmn** STSm 0 0 0 0/1 1 0 0 0 0 0 0 0 0 0 0/1 Operation clock (fmck) of channel n Interrupt source of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register 1: Buffer empty interrupt (b) Serial communication operation setting register mn (SCRmn) 5 15 3 2 1 0 **SCRmn** XEm RXEmr DAPmr CKPmr EOCmn TCmn1 TCmn0 DIRmn SLCmn1 SLCmn0 DLSmn 0/1 0/1 0 0 0/1 0 0/1 Selection of data transfer sequence Setting of data length 0: Inputs/outputs data with MSB first 0: 7-bit data length Selection of the data and clock 1: 8-bit data length 1: Inputs/outputs data with LSB first. phase (For details about the setting, see 14.3 Registers Controlling Serial Array Unit.) (c) Serial data register mn (SDRmn) (lower 8 bits: SIOp) 12 10 9 8 6 5 4 3 2 1 0 SDRmn 0000000 Baud rate setting Transmit data setting/receive data register 0 SIOp (d) Serial output register m (SOm) ... Sets only the bits of the target channel. 15 14 13 12 11 10 6 5 2 1 0 SOm CKOm0 SOm2 SOm0 0 0 0 0 0 0 0 0 0/1 0/1

Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.





Figure 14-63. Example of Contents of Registers for Slave Transmission/Reception of Simplified SPI (CSI00) (2/2)

(e) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.



(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3	SSm2 0/1	SSm1	SSm0 0/1

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00


2.

Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

(2) Operation procedure

Figure 14-64. Initial Setting Procedure for Slave Transmission/Reception



Starting setting to stop If there is any data being transferred, wait for No their completion. (Selective) TSFmn = 0? (If there is an urgent must stop, do not wait) Yes (Essential) Writing the STm register Write 1 to the STmn bit of the target channel. (SEmn = 0: to operation stop status) Set the SOEmn bit to 0 and stop the output of (Essential) Changing setting of the SOEm register the target channel. The levels of the serial clock (CKOmn) and (Selective) Changing setting of the SOm register serial data (SOmn) on the target channel can be changed if necessitated by an emergency. Reset the serial array unit by stopping the (Selective) Setting the PER0 register clock supply to it. The master transmission is stopped. Stop setting is completed Go to the next processing.

Figure 14-65. Procedure for Stopping Slave Transmission/Reception





Figure 14-66. Procedure for Resuming Slave Transmission/Reception

Cautions 1. Be sure to set transmit data to the SIOp register before the clock from the master is started.

2. If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission/reception mode)

Figure 14-67. Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00


Starting simplified SPI (CSI) communication For the initial setting, see Figure 14-64. SAU default setting (Select Transfer end interrupt) Setting storage area and number of data for transmission/reception data Setting (Storage area, Transmission/reception data pointer, Number of communication data transmission/reception data and Communication end flag are optionally set on the internal RAM by the software) Main routine Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI). Read transmit data from storage area and write it to SIOp. Writing transmit data to SIOp (=SDRmn[7:0]) Update transmit data pointer. Start communication when master start providing the clock Wait for transmission/reception completes When transfer end interrupt is generated, it moves to interrupt processing routine Interrupt processing routine Transfer end interrupt Read receive data and write it to storage area. Update Reading receive data to SIOp (=SDRmn[7:0]) receive data pointer. RETI Transmission/reception completed? Yes Update the number of communication data and confirm Yes Main routine if next transmission/reception data is available Transmission/reception next data? No Disable interrupt (MASK) Write STmn bit to 1 End of communication

Figure 14-68. Flowchart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)

Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

(4) Processing flow (in continuous transmission/reception mode)

Figure 14-69. Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



- **Notes 1.** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
 - **2.** The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.
- Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation.

 However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- Remarks 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 14-70 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).
 - 2. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00), mn = 00

Starting setting For the initial setting, see Figure 14-64. SAU default setting (Select buffer empty interrupt) Main routine Setting storage area and number of data for transmission/reception data Setting (Storage area, Transmission/reception data pointer, Number of communication data and Communication end flag are optionally set on the internal RAM by the software) ansmission/reception data Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI) Start communication when master start providing the clock Wait for transmission complete When buffer empty/transfer end is generated, it moves <3> <6> interrupt processing routine Buffer empty/transfer end interrupt BFFmn = 1? Interrupt processing routine Yes Other than the first interrupt, read reception data then writes Read receive data to SIOp to storage area, update receive data pointer (=SDRmn[7:0]) Subtract -1 from number of If transmit data is remained, read it from storage area and write it to Number of communication SIOp. Update storage pointer. data? If transmit completion (number of communication data = 1), Change the transmission completion interrupt ≥2 Clear MDmn0 bit to 0 Writing transmit data to SIOp (=SDRmn[7:0]) RETI Number of communication Yes Write MDmn0 bit to 1 Main routine continued? No Disable interrupt (MASK) Write STmn bit to 1 End of communication

Figure 14-70. Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)

Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 14-69 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).

14.5.7 SNOOZE mode function

SNOOZE mode makes simplified SPI (CSI) operate reception by SCKp pin input detection while the STOP mode. Normally simplified SPI (CSI) stops communication in the STOP mode. But, using the SNOOZE mode makes reception simplified SPI (CSI) operate unless the CPU operation by detecting SCKp pin input. Only CSI00 can be set to the SNOOZE mode.


When using the simplified SPI (CSI) in SNOOZE mode, make the following setting before switching to the STOP mode (see Figure 14-72 Flowchart of SNOOZE Mode Operation (once startup) and Figure 14-74 Flowchart of SNOOZE Mode Operation (continuous startup)).

• When using the SNOOZE mode function, set the SWCm bit of serial standby control register m (SSCm) to 1 just before switching to the STOP mode. After the initial setting has been completed, set the SSm1 bit of serial channel start register m (SSm) to 1.

After a transition to the STOP mode, the simplified SPI (CSI) starts reception operations upon detection of an edge of the SCKp pin.

- Cautions 1. The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for fclk.
 - 2. The maximum transfer rate when using CSIp in the SNOOZE mode is 1 Mbps.
- (1) SNOOZE mode operation (once startup)

Figure 14-71. Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)



Note Only read received data while SWCm = 1 and before the next edge of the SCKp pin input is detected.

- Cautions 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (clear the SEm0 bit, and stop the operation).

 And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE mode release).
 - 2. When SWCm = 1, the BFFm1 and OVFm1 flags will not change.
- Remarks 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 14-72 Flowchart of SNOOZE Mode Operation (Once Startup).
 - **2.** m = 0; p = 00







Figure 14-72. Flowchart of SNOOZE Mode Operation (Once Startup)

Remarks 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 14-71 Timing Chart of SNOOZE Mode Operation (once startup).

2. m = 0; p = 00

(2) SNOOZE mode operation (continuous startup)

Figure 14-73. Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0)



Note Only read received data while SWCm = 1 and before the next edge of the SCKp pin input is detected.

- Cautions 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (clear the SEm0 bit, and stop the operation).

 And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE release).

 2. When SWCm = 1, the BFFm1 and OVFm1 flags will not change.
- Remarks 1. <1> to <10> in the figure correspond to <1> to <10> in Figure 14-74 Flowchart of SNOOZE Mode
 - **2.** m = 0; p = 00

Operation (Continuous Startup).




Figure 14-74. Flowchart of SNOOZE Mode Operation (Continuous Startup)

Remarks 1. <1> to <10> in the figure correspond to <1> to <10> in Figure 14-73 Timing Chart of SNOOZE Mode Operation (Continuous Startup).

2. m = 0; p = 00

14.5.8 Calculating transfer clock frequency

The transfer clock frequency for Simplified SPI (CSI00) communication can be calculated by the following expressions.

(1) Master

(Transfer clock frequency) = {Operation clock (fMCK) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷2 [Hz]

(2) Slave

(Transfer clock frequency) = {Frequency of serial clock (SCK) supplied by master}^{Note} [Hz]

Note The permissible maximum transfer clock frequency is fmck/6.

Remark The value of SDRmn[15:9] is the value of bits 15 to 9 of serial data register mn (SDRmn) (0000000B to 1111111B) and therefore is 0 to 127.

The operation clock (fmck) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 14-2. Selection of Operation Clock For Simplified SPI

SMRmn Register			5	SPSm F	Registe	r			Operation Clock (f _{MCK}) ^{Note}		
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fclk = 24 MHz	
0	Х	Х	Х	Х	0	0	0	0	fclk	24 MHz	
	Х	Х	Х	Х	0	0	0	1	fclk/2	12 MHz	
	Х	Х	Х	Х	0	0	1	0	fclk/2 ²	6 MHz	
	Х	Χ	Х	Х	0	0	1	1	fclk/2 ³	3 MHz	
	Х	Х	Х	Х	0	1	0	0	fclk/2 ⁴	1.5 MHz	
	Х	Х	Х	Х	0	1	0	1	fclk/2 ⁵	750 kHz	
	Х	Х	Х	Х	0	1	1	0	fclk/2 ⁶	375 kHz	
	Х	Х	Х	Х	0	1	1	1	fclk/2 ⁷	187.5 kHz	
	Х	Х	Х	Х	1	0	0	0	fclk/28	93.8 kHz	
	Х	Х	Х	Х	1	0	0	1	fclk/29	46.9 kHz	
	Х	Х	Х	Х	1	0	1	0	fclk/2 ¹⁰	23.4 kHz	
	Х	Х	Х	Х	1	0	1	1	fclk/2 ¹¹	11.7 kHz	
	Х	Х	Х	Х	1	1	0	0	fclk/2 ¹²	5.86 kHz	
	Х	Х	Х	Х	1	1	0	1	fclk/2 ¹³	2.93 kHz	
	Х	Х	Х	Х	1	1	1	0	fcLK/2 ¹⁴	1.46 kHz	
	Х	Х	Х	Х	1	1	1	1	fcLK/2 ¹⁵	732 Hz	
1	0	0	0	0	Χ	Χ	Х	Χ	fclk	24 MHz	
	0	0	0	1	Х	Х	Х	Х	fclk/2	12 MHz	
	0	0	1	0	Х	Х	Х	Х	fclk/2 ²	6 MHz	
	0	0	1	1	Х	Х	Х	Х	fclk/2 ³	3 MHz	
	0	1	0	0	Χ	Х	Х	Х	fclk/2 ⁴	1.5 MHz	
	0	1	0	1	Х	Х	Х	Х	fclk/2 ⁵	750 kHz	
	0	1	1	0	Χ	Χ	Х	Х	fclk/2 ⁶	375 kHz	
	0	1	1	1	Χ	Χ	Х	X	fclk/2 ⁷	187.5 kHz	
	1	0	0	0	Χ	Χ	Х	Х	fclk/2 ⁸	93.8 kHz	
	1	0	0	1	Х	Х	Х	Х	fcьк/2 ⁹	46.9 kHz	
	1	0	1	0	Х	Х	Х	Х	fcьк/2 ¹⁰	23.4 kHz	
	1	0	1	1	Х	Х	Х	Х	fcьк/2 ¹¹	11.7 kHz	
	1	1	0	0	Х	Х	Х	Х	fcьк/2 ¹²	5.86 kHz	
	1	1	0	1	Х	Х	Х	Х	fcLK/2 ¹³	2.93 kHz	
	1	1	1	0	Х	Х	Х	Х	fcьк/2 ¹⁴	1.46 kHz	
	1	1	1	1	Х	Х	Х	Х	fcьк/2 ¹⁵	732 Hz	

Note When changing the clock selected for fclk (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remarks 1. X: Don't care

2. m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

14.5.9 Procedure for processing errors that occurred during Simplified SPI (CSI00) communication

The procedure for processing errors that occurred during Simplified SPI (CSI00) communication is described in Figure 14-75.

Figure 14-75. Processing Procedure in Case of Overrun Error

Software manipulation	Hardware status	Remark	
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.	
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.	
Writes 1 to serial flag clear trigger register mn (SIRmn).	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.	

Remark m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

14.6 Operation of UART (UART0 to UART3) Communication

This is a start-stop synchronization function using two lines: serial/data transmission (TxD) and serial/data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex asynchronous communication UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel). The LIN-bus can be implemented by using UART0, timer array unit 0 (channel 7), and an external interrupt (INTP0).

[Data transmission/reception]

- Data length of 7, 8, or 9 bits Note
- Select the MSB/LSB first
- Level setting of transmit/receive data (selecting whether to reverse the level)
- · Parity bit appending and parity check functions
- · Stop bit appending, stop bit check function

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- · Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

In addition, UART0 and UART2 reception support the SNOOZE mode. When RxD pin input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only UART0, UART2 can be specified for the reception baud rate adjustment function.

The LIN-bus is accepted in UART0 (channels 0 and 1 of unit 0).

[LIN-bus functions]

- · Wakeup signal detection
- Break field (BF) detection
- Sync field measurement, baud rate calculation

Using the external interrupt (INTP0) and timer array unit 0 (channel 7)

Note Only UART0, UART2 can be specified for the 9-bit data length.

UART0 uses channels 0 and 1 of SAU0. UART1 uses channels 2 and 3 of SAU0. UART2 uses channels 0 and 1 of SAU1. UART3 uses channels 2 and 3 of SAU1.

Unit	Channel	Used as Simplified SPI(CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0 (supporting LIN-	IIC00
	1	-	bus)	-
	2	_	UART1	IIC10
	3	-		-
1	0	_	UART2	_
	1	-		-
	2	_	UART3	-
	3	_		-

Select any function for each channel. Only the selected function is possible. If UART0 is selected for channels 0 and 1 of unit 0, for example, these channels cannot be used for CSI00. At this time, however, channel 2, 3, or other channels of the same unit can be used for a function other than UART0, such as UART1 and IIC10.

Caution When using a serial array unit for UART, both the transmitter side (even-numbered channel) and the receiver side (odd-numbered channel) can only be used for UART.

UART performs the following four types of communication operations.

UART transmission (See 14.6.1.)
UART reception (See 14.6.2.)
LIN transmission (UART2 only) (See 14.7.1.)
LIN reception (UART2 only) (See 14.7.2.)

14.6.1 UART transmission

UART transmission is an operation to transmit data from the RL78 microcontroller to another device asynchronously (start-stop synchronization).

Of two channels used for UART, the even channel is used for UART transmission.

UART	UART0	UART1	UART2	UART3		
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1		
Pins used	TxD0	TxD1	TxD2	TxD3		
Interrupt	INTST0	INTST1	INTST2	INTST3		
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.					
Error detection flag	detection flag None					
Transfer data length	7, 8, or 9 bits ^{Note 1}					
Transfer rate	Max. fмcк/6 [bps] (SDRmn [15:9] = 2 or more), Min. fcLк/(2 × 2 ¹⁵ × 128) [bps] ^{Note 2}					
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)					
Parity bit	The following selectable No parity bit Appending 0 parity Appending even parity Appending odd parity					
Stop bit	The following selectable • Appending 1 bit • Appending 2 bits					
Data direction	MSB or LSB first					

Notes 1. Only UART0, UART2 can be specified for the 9-bit data length.

Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 32 ELECTRICAL SPECIFICATIONS).


Remarks 1. fmck: Operation clock frequency of target channel

fclk: System clock frequency

2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(1) Register setting


Figure 14-76. Example of Contents of Registers for UART Transmission of UART (UART0 to UART3) (1/2)




- **Notes 1.** Only provided for the SCR00, SCR01, SCR10 and SCR11 registers. This bit is fixed to 1 for the other registers.
 - 2. When UART0 performs 9-bit communication (by setting the DLS001 and DLS000 bits of the SCR00 register to 1), bits 0 to 8 of the SDR00 register are used as the transmission data specification area. Only UART0, UART2 can be specified for the 9-bit data length.
- **Remarks 1.** m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3), mn = 00, 02, 10, 12
 - 2. Setting is fixed in the UART transmission mode, : Setting disabled (set to the initial value)
 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 0/1: Set to 0 or 1 depending on the usage of the user

Figure 14-76. Example of Contents of Registers for UART Transmission of UART (UART0 to UART3) (2/2)


(e) Serial output register m (SOm) ... Sets only the bits of the target channel.



(f) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.



(g) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.



- **Notes 1.** Before transmission is started, be sure to set to 1 when the SOLmn bit of the target channel is set to 0, and set to 0 when the SOLmn bit of the target channel is set to 1. The value varies depending on the communication data during communication operation.
 - 2. Serial array unit 0 only.

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3) mn = 00, 02, 10, 12

2. Setting disabled (set to the initial value)


x: Bit that cannot be used in this mode (set to the initial value when not used in any mode) 0/1: Set to 0 or 1 depending on the usage of the user

R01UH0393EJ0220 Rev.2.20

Jun 30, 2024

(2) Operation procedure

Figure 14-77. Initial Setting Procedure for UART Transmission



Starting setting to stop If there is any data being transferred, wait for No their completion. (Selective) TSFmn = 0? (If there is an urgent must stop, do not wait) Yes (Essential) Writing the STm register Write 1 to the STmn bit of the target channel. (SEmn = 0: to operation stop status) Set the SOEmn bit to 0 and stop the output of Changing setting of the SOEm register (Essential) the target channel. The levels of the serial clock (CKOmn) and (Selective) Changing setting of the SOm register serial data (SOmn) on the target channel can be changed if necessitated by an emergency. Reset the serial array unit by stopping the (Selective) Setting the PER0 register clock supply to it. The master transmission is stopped. Stop setting is completed Go to the next processing.

Figure 14-78. Procedure for Stopping UART Transmission





Figure 14-79. Procedure for Resuming UART Transmission

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission mode)

Figure 14-80. Timing Chart of UART Transmission (in Single-Transmission Mode)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3) mn = 00, 02, 10, 12





Figure 14-81. Flowchart of UART Transmission (in Single-Transmission Mode)

(4) Processing flow (in continuous transmission mode)

Figure 14-82. Timing Chart of UART Transmission (in Continuous Transmission Mode)



Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SSRmn) can be rewritten even during operation.

However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3) mn = 00, 02, 10, 12




Figure 14-83. Flowchart of UART Transmission (in Continuous Transmission Mode)

Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 14-82 Timing Chart of UART Transmission (in Continuous Transmission Mode).

14.6.2 UART reception

UART reception is an operation wherein the RL78 microcontroller asynchronously receives data from another device (start-stop synchronization).

For UART reception, the odd-number channel of the two channels used for UART is used. The SMR register of both the odd- and even-numbered channels must be set.

UART	UART0	UART1	UART2	UART3		
Target channel	Channel 1 of SAU0	Channel 3 of SAU0	Channel 1 of SAU1	Channel 3 of SAU1		
Pins used	RxD0	RxD1	RxD2	RxD3		
Interrupt	INTSR0	INTSR1	INTSR2	INTSR3		
	Transfer end interrupt on	ly (Setting the buffer empty	interrupt is prohibited.)			
Error interrupt	INTSRE0	INTSRE1	INTSRE2	INTSRE3		
Error detection flag	 Framing error detection flag (FEFmn) Parity error detection flag (PEFmn) Overrun error detection flag (OVFmn) 					
Transfer data length	7, 8 or 9 bits ^{Note 1}					
Transfer rate	Max. fмcк/6 [bps] (SDRmn [15:9] = 2 or more), Min. fcцк/(2 × 2 ¹⁵ × 128) [bps] ^{Note 2}					
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)					
Parity bit	The following selectable No parity bit (no parity check) No parity judgment (0 parity) Even parity check Odd parity check					
Stop bit	Appending 1 bit					
Data direction	MSB or LSB first					

Notes 1. Only UART0, UART2 can be specified for the 8-bit data length.

2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 32 ELECTRICAL SPECIFICATIONS).


Remarks 1. fmck: Operation clock frequency of target channel

fclk: System clock frequency

2. m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13

(1) Register setting

Figure 14-84. Example of Contents of Registers for UART Reception of UART (UART0 to UART3) (1/2)



- **Notes 1.** Only provided for the SCR00, SCR01, SCR10 and SCR11 registers. This bit is fixed to 1 for the other registers.
 - 2. When UART performs 9-bit communication, bits 0 to 8 of the SDRm1 register are used as the transmission data specification area. Only UART0, UART2 can be specified for the 8-bit data length.


Caution For the UART reception, be sure to set the SMRmr register of channel r to UART transmission mode that is to be paired with channel n.

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13 r: Channel number (r = n - 1), q: UART number (q = 0 to 3)


- 2. : Setting is fixed in the UART reception mode, : Setting disabled (set to the initial value)
 - x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 - 0/1: Set to 0 or 1 depending on the usage of the user

Figure 14-84. Example of Contents of Registers for UART Reception of UART (UART0 to UART3) (2/2)


(e) Serial output register m (SOm) ... The register that not used in this mode.



(f) Serial output enable register m (SOEm) ... The register that not used in this mode.



(g) Serial channel start register m (SSm) ... Sets only the bits of the target channel is 1.



Note Serial array unit 0 only.

Caution For the UART reception, be sure to set the SMRmr register of channel r to UART Transmission mode that is to be paired with channel n.

Remarks 1. m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13 r: Channel number (r = n - 1), q: UART number (q = 0 to 3)


2. \square : Setting is fixed in the UART reception mode, \square : Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user


(2) Operation procedure

Figure 14-85. Initial Setting Procedure for UART Reception



Caution Set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after 4 or more fmck clocks have elapsed.

Figure 14-86. Procedure for Stopping UART Reception







Figure 14-87. Procedure for Resuming UART Reception

Caution After is set RXEmn bit to 1 of SCRmn register, set the SSmn = 1 from an interval of at least four clocks of fmck.

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow

Figure 14-88. Timing Chart of UART Reception



Remark m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13 r: Channel number (r = n - 1), q: UART number (q = 0 to 3)

Starting UART communication For the initial setting, see Figure 14-85. (setting to mask for error interrupt) SAU default setting Setting storage area of the receive data, number of communication Setting receive data data (storage area, reception data pointer, number of communication data and communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask Enables interrupt (XXMK) and set Wait for receive completes Starting reception if start bit is detected When receive complete, transfer end interrupt is generated, Transfer end interrupt Reading receive data from Read receive data then writes to storage area. the SDRmn[7:0] bits Update receive data pointer and number of (RXDq register) (8 bits) or communication data. the SDRmn[8:0] bits (9 bits) No Indicating normal reception? Yes **RETI** Error processing No Reception completed? Check the number of communication data, determine the completion of reception Disable interrupt (mask) Writing 1 to the STmn bit End of UART

Figure 14-89. Flowchart of UART Reception

14.6.3 SNOOZE mode function

SNOOZE mode makes UART operate reception by RxDq pin input detection while the STOP mode. Normally the UART stops communication in the STOP mode. However, using the SNOOZE mode enables the UART to perform reception operations without CPU operation. Only UART0 and UART2 can be set to the SNOOZE mode.

When using UARTq in the SNOOZE mode, make the following settings before entering the STOP mode. (See Figure 14-92 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0) and Figure 14-94 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).)

- In the SNOOZE mode, the baud rate setting for UART reception needs to be changed to a value different from that in normal operation. Set the SPSm register and bits 15 to 9 of the SDRmn register with reference to Table 14-3.
- Set the EOCmn and SSECmn bits. This is for enabling or stopping generation of an error interrupt (INTSRE0) when a communication error occurs.
- When using the SNOOZE mode function, set the SWCm bit of serial standby control register m (SSCm) to 1 just before switching to the STOP mode. After the initial setting has completed, set the SSm1 bit of serial channel start register m (SSm) to 1.
- A UARTq starts reception in SNOOZE mode on detecting input of the start bit on the RxDq pin following a transition
 of the CPU to the STOP mode.
- Cautions 1. The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock (fin) is selected for fc K.
 - 2. The transfer rate in the SNOOZE mode is only 4800 bps.
 - 3. When SWCm = 1, UARTq can be used only when the reception operation is started in the STOP mode. When used simultaneously with another SNOOZE mode function or interrupt, if the reception operation is started in a state other than the STOP mode, such as those given below, data may not be received correctly and a framing error or parity error may be generated.
 - When after the SWCm bit has been set to 1, the reception operation is started before the STOP mode is entered
 - When the reception operation is started while another function is in the SNOOZE mode
 - When after returning from the STOP mode to normal operation due to an interrupt or other cause, the reception operation is started before the SWCm bit is returned to 0
 - 4. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFmn, FEFmn, or OVFmn flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFmn, FEFmn, or OVFmn flag before setting the SWC0 bit to 1 and read the value in bits 7 to 0 (RxDq register) of the SDRm1 register.
 - 5. The CPU shifts from the STOP mode to the SNOOZE mode on detecting the valid edge of the RxDq signal. Note, however, that transfer through the UART channel may not start and the CPU may remain in the SNOOZE mode if an input pulse on the RxDq pin is too short to be detected as a start bit. In such cases, data may not be received correctly, and this may lead to a framing error or parity error in the next UART transfer.

Table 14-3. Baud Rate Setting for UART Reception in SNOOZE Mode

High-speed On-chip	Baud Rate for UART Reception in SNOOZE Mode						
Oscillator (fін)	Baud Rate of 4800 bps						
	Operation Clock (fмcк)	SDRmn[15:9]	Maximum Permissible Value	Minimum Permissible Value			
24 MHz ± 1.0% ^{Note}	fclk/2 ⁵	79	1.60%	-2.18%			
16 MHz ± 1.0% ^{Note}	fclk/24	105	2.27%	-1.53%			
12 MHz ± 1.0% ^{Note}	fclk/24	79	1.60%	-2.19%			
8 MHz ± 1.0% ^{Note}	fclk/2 ³	105	2.27%	-1.53%			
6 MHz ± 1.0% ^{Note}	fclk/2 ³	79	1.60%	-2.19%			
4 MHz ± 1.0% ^{Note}	fclk/2 ²	105	2.27%	-1.53%			
3 MHz ± 1.0% ^{Note}	fclk/2 ²	79	1.60%	-2.19%			
2 MHz ± 1.0% ^{Note}	fclk/2	105	2.27%	-1.54%			
1 MHz ± 1.0% ^{Note}	fclk	105	2.27%	-1.57%			

Note When the accuracy of the clock frequency of the high-speed on-chip oscillator is ±1.5% or ±2.0%, the permissible range becomes smaller as shown below.

- In the case of fin ± 1.5%, perform (Maximum permissible value − 0.5%) and (Minimum permissible value + 0.5%) to the values in the above table.
- In the case of f_{IH} ± 2.0%, perform (Maximum permissible value − 1.0%) and (Minimum permissible value + 1.0%) to the values in the above table.

Remark The maximum permissible value and minimum permissible value are permissible values for the baud rate in UART reception.

The baud rate on the transmitting side should be set to fall inside this range.

(1) SNOOZE mode operation (EOCm1 = 0, SSECm = 0/1)

Because of the setting of EOCm1 = 0, even though a communication error occurs, an error interrupt (INTSREq) is not generated, regardless of the setting of the SSECm bit. A transfer end interrupt (INTSRq) will be generated.




Figure 14-90. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)

Note Read the received data when SWCm is 1

Caution Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit, and stop the operation).

And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE mode release).

Remarks 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 14-92 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0)..

2. m = 0, 1; q = 0, 2

(2) SNOOZE mode operation (EOCm1 = 1, SSECm = 0: Error interrupt (INTSREq) generation is enabled)

Because EOCm1 = 1 and SSECm = 0, an error interrupt (INTSREq) is generated when a communication error occurs.




Figure 14-91. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)

Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit, and stop the operation).

And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE mode release).

Remarks 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 14-92 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0).

2. m = 0, 1; q = 0, 2

Setting start No Does TSFmn = 0 on all channels? Yes Writing 1 to the STmn bit The operation of all channels is also stopped to switch to the \rightarrow SEmn = 0 STOP mode. Normal operation Channel 1 is specified for UART reception. SAU default setting Change to the UART reception baud rate in SNOOZE mode (SPSm register and bits 15 to 9 in SDRm1 register). <2> Setting SSCm register SNOOZE mode setting (SWCm = 1)Writing 1 to the SSmn bit <3> Communication wait status → SEm1 = 1 Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) Enable interrupt and set interrupt enable (IE). <4> folk supplied to the SAU is stopped. Entered the STOP mode STOP I <5> The valid edge of the RxDq pin detected (Entered the SNOOZE mode) SNOOZE mode <6> Input of the start bit on the RxDq pin detected (UARTq receive operation) <7> Transfer end interrupt (INTSRq) or <8> error interrupt (INTSREq) generated INTSREq INTSRq Reading receive data from Reading receive data from The mode switches from SNOOZE to normal the SDRmn[7:0] bits (RXDq the SDRmn[7:0] bits (RXDq operation. register) (8 bits) or the register) (8 bits) or the SDRmn[8:0] bits (9 bits) SDRmn[8:0] bits (9 bits) <10> Normal operation Writing 1 to the STm1 bit To operation stop status (SEm1 = 0) Writing 1 to the STm1 bit Clear the SWCm bit to 0 <11> Reset SNOOZE mode setting. Clear the SWCm bit to 0 Error processing Change to the UART Set the SPSm register and bits 15 to 9 in the Change to the UART reception baud rate in reception baud rate in SDRm1 register. normal operation normal operation To communication wait status (SEmn = 1) <12> Writing 1 to the SSmn bit Writing 1 to the SSmn bit Normal operation Normal operation

Figure 14-92. Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0)

Remarks 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 14-90 Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1) and Figure 14-91 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0).

2. m = 0, 1; q = 0, 2

(3) SNOOZE mode operation (EOCm1 = 1, SSECm = 1: Error interrupt (INTSREq) generation is stopped)

Because EOCm1 = 1 and SSECm = 1, an error interrupt (INTSREq) is not generated when a communication error occurs.




Figure 14-93. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)

Note Read the received data when SWCm = 1.

- Cautions 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit, and stop the operation).

 And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE mode release).
 - 2. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFm1, FEFm1, or OVFm1 flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFm1, FEFm1, or OVFm1 flag before setting the SWCm bit to 1 and read the value in SDRm1[7:0] (RxDq register) (8 bits) or SDRm1[8:0] (9 bits).
- Remarks 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 14-94 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).
 - **2.** m = 0, 1; q = 0, 2

Setting start Does TSFmn = 0 on all No channels? Yes SIRm1 = 0007H Clear the all error flags The operation of all channels is also stopped to switch to Writing 1 to the STmn bit <1> the STOP mode. Normal operation \rightarrow SEmn = 0 Channel 1 is specified for UART reception. Change to the UART reception baud rate in SNOOZE mode SAU default setting (SPSm register and bits 15 to 9 in SDRm1 register). EOCm1: Make the setting to enable generation of error interrupt INTSREq. Setting SSCm register SNOOZE mode setting (make the setting to enable generation <2> (SWCm = 1, SSECm = 1) of error interrupt INTSREq in SNOOZE mode). Writing 1 to the SSmn bit Communication wait status <3> → SEmn = 1 Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) Setting interrupt and set interrupt disable (DI). <4> fclk supplied to the SAU is stopped. Entered the STOP mode The valid edge of the RxDq pin detected SNOOZE mode (Entered the SNOOZE mode) Input of the start bit on the RxDq pin detected (UARTq receive operation) <7> Reception error detected STOP mode If an error occurs, because the CPU switches to the STOP mode again, the error flag is not set. The valid edge of the RxDq pin detected (Entered the SNOOZE mode) SNOOZE mode Input of the start bit on the RxDq pin detected (UARTq receive operation) <7> Transfer end interrupt (INTSRq) generated <8> INTSRa <9> Reading receive data from the SDRmn[7:0] bits (RXDq The mode switches from SNOOZE to normal operation. register) (8 bits) or the SDRmn[8:0] bits (9 bits) Normal operation To operation stop status (SEm1 = 0) <10> Writing 1 to the STm1 bit Reset SNOOZE mode setting Setting SSCm register (SWCm = 0, SSECm = 0)Change to the UART Set the SPSm register and bits 15 to 9 in the SDRm1 reception baud rate in register. normal operation Writing 1 to the SSmn bit To communication wait status (SEmn = 1) Normal operation

Figure 14-94. Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)

(Caution and Remarks are listed on the next page.)

- Caution If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFm1, FEFm1, or OVFm1 flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFm1, FEFm1, or OVFm1 flag before setting the SWCm bit to 1 and read the value in SDRm1[7:0] (RxDq register) (8 bits) or SDRm1[8:0] (9 bits).
- Remarks 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 14-93 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).
 - **2.** m = 0, 1; q = 0, 2

14.6.4 Calculating baud rate

(1) Baud rate calculation expression

The baud rate for UART (UART0 to UART3) communication can be calculated by the following expressions.

(Baud rate) = {Operation clock (fmck) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2 [bps]

Caution Setting serial data register mn (SDRmn) SDRmn[15:9] = (0000000B, 0000001B) is prohibited.

- **Remarks 1.** When UART is used, the value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000010B to 1111111B) and therefore is 2 to 127.
 - 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 14-4. Selection of Operation Clock For UART

SMRmn Register			8	SPSm F	Registe	r			Operation	on Clock (f _{MCK}) ^{Note}
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fclk = 24 MHz
0	Х	Х	Х	Х	0	0	0	0	fclk	24 MHz
	Х	Х	Х	Χ	0	0	0	1	fclk/2	12 MHz
	Х	Х	Х	Χ	0	0	1	0	fськ/2 ²	6 MHz
	Х	Х	Х	Х	0	0	1	1	fclk/2 ³	3 MHz
	Х	Х	Х	Х	0	1	0	0	fclk/2 ⁴	1.5 MHz
	Х	Х	Х	Х	0	1	0	1	fclk/2 ⁵	750 kHz
	Х	Х	Х	Х	0	1	1	0	fclk/2 ⁶	375 kHz
	Х	Х	Х	Х	0	1	1	1	fclk/2 ⁷	187.5 kHz
	Х	Х	Х	Х	1	0	0	0	fclk/2 ⁸	93.8 kHz
	Х	Х	Х	Х	1	0	0	1	fclk/2 ⁹	46.9 kHz
	Х	Х	Х	Х	1	0	1	0	fcьк/2 ¹⁰	23.4 kHz
	Х	Х	Х	Х	1	0	1	1	fcьк/2 ¹¹	11.7 kHz
	Х	Х	Χ	Х	1	1	0	0	fcLk/2 ¹²	5.86 kHz
	Х	Х	Х	Х	1	1	0	1	fськ/2 ¹³	2.93 kHz
	Х	Х	Χ	Χ	1	1	1	0	fськ/2 ¹⁴	1.46 kHz
	Х	Х	Χ	Χ	1	1	1	1	fськ/2 ¹⁵	732 Hz
1	0	0	0	0	Х	Х	Х	Х	fclk	24 MHz
	0	0	0	1	Х	Х	Х	Х	fclk/2	12 MHz
	0	0	1	0	Χ	Х	Χ	Х	fclk/2 ²	6 MHz
	0	0	1	1	Х	Х	Χ	Х	fclk/2 ³	3 MHz
	0	1	0	0	Х	Х	Х	Х	fclk/2 ⁴	1.5 MHz
	0	1	0	1	Χ	Х	Χ	Х	fclk/2 ⁵	750 kHz
	0	1	1	0	Х	Х	Χ	Х	fclk/2 ⁶	375 kHz
	0	1	1	1	Χ	Х	Χ	Χ	fclk/2 ⁷	187.5 kHz
	1	0	0	0	Х	Х	Х	Χ	fclk/2 ⁸	93.8 kHz
	1	0	0	1	Х	Χ	Х	Х	fclk/2 ⁹	46.9 kHz
	1	0	1	0	Х	Х	Х	Х	fcьк/2 ¹⁰	23.4 kHz
	1	0	1	1	Х	Х	Х	Х	fcьк/2 ¹¹	11.7 kHz
	1	1	0	0	Х	Х	Х	Х	fclк/2 ¹²	5.86 kHz
	1	1	0	1	Х	Х	Х	Х	fcьк/2 ¹³	2.93 kHz
	1	1	1	0	Х	Х	Х	Х	fcьк/2 ¹⁴	1.46 kHz
	1	1	1	1	Х	Х	Х	Х	fськ/2 ¹⁵	732 Hz

Note When changing the clock selected for folk (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remarks 1. X: Don't care

2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

(2) Baud rate error during transmission

The baud rate error of UART (UART0 to UART3) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Baud rate error) = (Calculated baud rate value) ÷ (Target baud rate) × 100 – 100 [%]

Here is an example of setting a UART baud rate at f_{CLK} = 24 MHz.

UART Baud Rate		fo	ськ = 24 MHz			
(Target Baud Rate)	Operation Clock (fмск)	SDRmn[15:9]	Calculated Baud Rate	Error from Target Baud Rate		
300 bps	fclk/2 ⁹	77	300.48 bps	+0.16 %		
600 bps	fclk/28	77	600.96 bps	+0.16 %		
1200 bps	fclk/2 ⁷	77	1201.92 bps	+0.16 %		
2400 bps	fclk/2 ⁶	77	2403.85 bps	+0.16 %		
4800 bps	fclk/2 ⁵	77	4807.69 bps	+0.16 %		
9600 bps	fclk/2 ⁴	77	9615.38 bps	+0.16 %		
19200 bps	fclk/2 ³	77	19230.8 bps	+0.16 %		
31250 bps	fclk/2 ³	47	31250.0 bps	±0.0 %		
38400 bps	fclk/2 ²	77	38461.5 bps	+0.16 %		
76800 bps	fclk/2	77	76923.1 bps	+0.16 %		
153600 bps	fclk	77	153846 bps	+0.16 %		
312500 bps	fclk	37	315789 bps	+1.05 %		

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(3) Permissible baud rate range for reception

The permissible baud rate range for reception during UART (UART0 to UART3) communication can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Maximum receivable baud rate) =
$$\frac{2 \times k \times Nfr}{2 \times k \times Nfr - k + 2} \times Brate$$

(Minimum receivable baud rate) =
$$\frac{2 \times k \times (Nfr - 1)}{2 \times k \times Nfr - k - 2} \times Brate$$

Brate: Calculated baud rate value at the reception side (See 14.6.4 (1) Baud rate calculation expression.)


k: SDRmn[15:9] + 1

Nfr: 1 data frame length [bits]

= (Start bit) + (Data length) + (Parity bit) + (Stop bit)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13

Figure 14-95. Permissible Baud Rate Range for Reception (1 Data Frame Length = 11 Bits)



As shown in Figure 14-95, the timing of latching receive data is determined by the division ratio set by bits 15 to 9 of serial data register mn (SDRmn) after the start bit is detected. If the last data (stop bit) is received before this latch timing, the data can be correctly received.

14.6.5 Procedure for processing errors that occurred during UART (UART0 to UART3) communication

The procedure for processing errors that occurred during UART (UART0 to UART3) communication is described in Figures 14-96 and 14-97.

Figure 14-96. Processing Procedure in Case of Parity Error or Overrun Error

Software manipulation	Hardware status	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn).	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

Figure 14-97. Processing Procedure in Case of Framing Error

Software manipulation	Hardware status	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes serial flag clear trigger register mn- (SIRmn).	► Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets the STmn bit of serial channel stop- register m (STm) to 1.	The SEmn bit of serial channel enable status register m (SEm) is set to 0 and channel n stops operating.	
Synchronization with other party of communication		Synchronization with the other party of communication is re-established and communication is resumed because it is considered that a framing error has occurred because the start bit has been shifted.
Sets the SSmn bit of serial channel start register m (SSm) to 1.	The SEmn bit of serial channel enable status register m (SEm) is set to 1 and channel n is enabled to operate.	

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

14.7 LIN Communication Operation

14.7.1 LIN transmission

Of UART transmission, UART0 support LIN communication.

For LIN transmission, channel 0 of unit 0 is used.

UART	UART0	UART1	UART2	UART3							
Support of LIN communication	Supported	Not supported	Not supported	Not supported							
Target channel	Channel 0 of SAU0	_	_	_							
Pins used	TxD0	_									
Interrupt	INTST0	_	_	_							
		Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.									
Error detection flag	None										
Transfer data length	8 bits										
Transfer rate	Max. fмcк/6 [bps] (SDR	00[15:9] = 2 or more), Mi	in. fcLk/(2 × 2 ¹⁵ × 128) [bp	os] ^{Note}							
Data phase	Non-reverse output (de Reverse output (defaul	• ,									
Parity bit	No parity bit										
Stop bit	Appending 1 bit										
Data direction	LSB first										

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see **CHAPTER 32 ELECTRICAL SPECIFICATIONS**). In addition, LIN communication is usually 2.4/9.6/19.2 kbps is often used.

Remark fmck: Operation clock frequency of target channel

fclк: System clock frequency

LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol designed to reduce the cost of an automobile network.

Communication of LIN is single-master communication and up to 15 slaves can be connected to one master.

The slaves are used to control switches, actuators, and sensors, which are connected to the master via LIN.

Usually, the master is connected to a network such as CAN (Controller Area Network).

A LIN bus is a single-wire bus to which nodes are connected via transceiver conforming to ISO9141.

According to the protocol of LIN, the master transmits a frame by attaching baud rate information to it. A slave receives this frame and corrects a baud rate error from the master. If the baud rate error of a slave is within ±15%, communication can be established.

Figure 14-98 outlines a master transmission operation of LIN.




Figure 14-98. Transmission Operation of LIN

- Notes 1. Set the baud rate in accordance with the wakeup signal regulations and transmit data of 80H.
 - 2. A break field is defined to have a width of 13 bits and output a low level. Where the baud rate for main transfer is N [bps], therefore, the baud rate of the break field is calculated as follows.

(Baud rate of break field) = 9/13 × N

By transmitting data of 00H at this baud rate, a break field is generated.

3. INTST0 is output upon completion of transmission. INTST0 is also output at BF transmission.

Remark The interval between fields is controlled by software.




Figure 14-99. Flowchart for LIN Transmission

Note When LIN-bus start from sleep status only

Remark Default setting of the UART is complete, and the flow from the transmission enable status.

14.7.2 LIN reception

Of UART reception, UART0 support LIN communication.

For LIN reception, channel 1 of unit 1 is used.

UART	UART0	UART1	UART2	UART3						
Support of LIN communication	Supported	Not supported	Not supported	Not supported						
Target channel	Channel 1 of SAU0	_	_	_						
Pins used	RxD0	_	_	_						
Interrupt	INTSR0	_	_	_						
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)									
Error interrupt	INTSRE0	_								
Error detection flag	Framing error detection flag (FEF01) Overrun error detection flag (OVF01)									
Transfer data length	8 bits									
Transfer rate	Max. fмск/6 [bps] (SDR	01 [15:9] = 2 or more), M	lin. fclk/(2 × 2 ¹⁵ × 128) [b	ps] ^{Note}						
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)									
Parity bit	No parity bit (The parity	y bit is not checked.)								
Stop bit	Check the first bit									
Data direction	LSB first									

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see **CHAPTER 32 ELECTRICAL SPECIFICATIONS**).

Remark fmck: Operation clock frequency of target channel

fclк: System clock frequency

Figure 14-100 outlines a reception operation of LIN.




Figure 14-100. Reception Operation of LIN

Here is the flow of signal processing.

- <1> The wakeup signal is detected by detecting an interrupt edge (INTP0) on a pin. When the wakeup signal is detected, change TM07 to pulse width measurement upon detection of the wakeup signal to measure the low-level width of the BF signal. Then wait for BF signal reception.
- <2> TM07 starts measuring the low-level width upon detection of the falling edge of the BF signal, and then captures the data upon detection of the rising edge of the BF signal. The captured data is used to judge whether it is the BF signal.
- <3> When the BF signal has been received normally, change TM07 to pulse interval measurement and measure the interval between the falling edges of the RxD0 signal in the Sync field four times (see **6.8.3 Operation as input pulse interval measurement**).
- <4> Calculate a baud rate error from the bit interval of sync field (SF). Stop UART2 once and adjust (re-set) the baud rate.
- <5> The checksum field should be distinguished by software. In addition, processing to initialize UART2 after the checksum field is received and to wait for reception of BF should also be performed by software.




Figure 14-101. Flowchart for LIN Reception

Note Required in the sleep status only.

Figure 14-102 shows the configuration of a port that manipulates reception of LIN.

The wakeup signal transmitted from the master of LIN is received by detecting an edge of an external interrupt (INTP0). The length of the sync field transmitted from the master can be measured by using the external event capture operation of the timer array unit 0 to calculate a baud-rate error.

By controlling switch of port input (ISC0/ISC1), the input source of port input (RxD0) for reception can be input to the external interrupt pin (INTP0) and timer array unit




Figure 14-102. Port Configuration for Manipulating Reception of LIN

Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (See Figure 14-21.)

The peripheral functions used for the LIN communication operation are as follows.

<Peripheral functions used>

- External interrupt (INTP0); Wakeup signal detection
 - Usage: To detect an edge of the wakeup signal and the start of communication
- Channel 7 of timer array unit; Baud rate error detection, break field detection.
 - Usage: To detect the length of the sync field (SF) and divide it by the number of bits in order to detect an error (The interval of the edge input to RxD0 is measured in the capture mode.)
 - Measured the low-level width, determine whether break field (BF).
- Channels 0 and 1 (UART0) of serial array unit 0 (SAU0)

14.8 Operation of Simplified I²C (IIC00, IIC10) Communication

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This communication function is designed to execute single communication with devices such as EEPROM, flash memory, and A/D converter, and therefore, can be used only by the master.

Operate the control registers by software for setting the start and stop conditions while observing the specifications of the I²C bus line

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output functionNote and ACK detection function
- Data length of 8 bits
 (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Generation of start condition and stop condition for software

[Interrupt function]

• Transfer end interrupt

[Error detection flag]

- Parity error (ACK error)
- * [Functions not supported by simplified I²C]
 - Slave transmission, slave reception
 - Multi-master function (arbitration loss detection function)
 - Wait detection function

Note When receiving the last data, ACK will not be output if 0 is written to the SOEmn (SOEm register) bit and serial communication data output is stopped. See the processing flow in **14.8.3 (2)** for details.

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2), mn = 00, 02

The channel supporting simplified I²C (IIC00, IIC10) is channels 0 and 2 of SAU0.

Unit	Channel	Used as Simplified SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0 (supporting LIN-bus)	IIC00
	1	_		_
	2	_	UART1	IIC10
	3	-	•	_
1	0	-	UART2	_
	1	-		_
	2	_	UART3	_
	3	-		_

Simplified I²C (IIC00, IIC10) performs the following four types of communication operations.

Address field transmission (See 14.8.1.)
Data transmission (See 14.8.2.)
Data reception (See 14.8.3.)
Stop condition generation (See 14.8.4.)

14.8.1 Address field transmission

Address field transmission is a transmission operation that first executes in I2C communication to identify the target for transfer (slave). After a start condition is generated, an address (7 bits) and a transfer direction (1 bit) are transmitted in one frame.

Simplified I ² C	IIC00	IIC10								
Target channel	Channel 0 of SAU0	Channel 2 of SAU0								
Pins used	SCL00, SDA00 ^{Note 1}	SCL10, SDA10 ^{Note 1}								
Interrupt	INTIIC00	INTIIC10								
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)									
Error detection flag	ACK error detection flag (PEFmn)									
Transfer data length	8 bits (transmitted with specifying the higher 7 bits as	B bits (transmitted with specifying the higher 7 bits as address and the least significant bit as R/W control)								
Transfer rate ^{Note 2}	Max. fmck/4 [Hz] (SDRmn[15:9] = 1 or more) fmck However, the following condition must be satisfied in • Max. 1 MHz (fast mode plus) • Max. 400 kHz (fast mode) • Max. 100 kHz (standard mode)	c: Operation clock frequency of target channel each mode of I ² C.								
Data level	Non-reversed output (default: high level)									
Parity bit	No parity bit									
Stop bit	Appending 1 bit (for ACK reception timing)									
Data direction	MSB first									

- Notes 1. To perform communication via simplified I²C, set the N-ch open-drain output (V_{DD} tolerance) mode (POM06, POM17 = 1) for the port output mode registers (POM0, POM1) (see 4.3 Registers Controlling Port Function for details). When IIC00, IIC10 communicating with an external device with a different potential, set the N-ch open-drain output (Vpb tolerance) mode (POM05, POM16 = 1) also for the clock input/output pins (SCL00, SCL10) (see 4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers for details).
 - 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 32 ELECTRICAL SPECIFICATIONS).

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2), mn = 00, 02

(1) Register setting

Figure 14-103. Example of Contents of Registers for Address Field Transmission of Simplified I²C (IIC00, IIC10) (1/2)

(a) Serial mode register mn (SMRmn) 15 14 13 12 11 5 3 **SMRmn** SISmn MDmn1 CKSm CCSmi STSmi ИDmn2 MDmn 0/1 0 0 0 0 0 0 0 0 0 0 0 Operation clock (fmck) of channel n Operation mode of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register (b) Serial communication operation setting register mn (SCRmn) 15 13 12 11 10 6 5 3 0 SCRmn XEmr RXEmn DIRmn 1 Note 1 0 0 0 0 0 0 0 0 Setting of parity bit Setting of stop bit 00B: No parity 01B: Appending 1 bit (ACK) (c) Serial data register mn (SDRmn) (lower 8 bits: SIOr) 15 10 6 2 1 **SDRmn** Baud rate setting Transmit data setting (address + R/W) 0 SIOr (d) Serial output register m (SOm) 15 14 13 12 11 10 9 8 7 6 5 3 2 1 0 SOm CKOm0 SOm2 SOm0 0 0 0 0/1 0/1 0/1 Start condition is generated by manipulating the SOmn bit. (e) Serial output enable register m (SOEm) 15 14 13 12 8 7 5 2 0 **SOEm** SOFm2 SOFm

Note Only provided for the SCR00 register. This bit is fixed to 1 for the other registers.

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10), mn = 00, 02
2. □: Setting is fixed in the IIC mode, □: Setting disabled (set to the initial value)
×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user

1 after generation.

0

0

SOEmn = 0 until the start condition is generated, and SOEmn =

0

0/1

0/1

0

0

0

0


0

0

0

Figure 14-103. Example of Contents of Registers for Address Field Transmission of Simplified I²C (IIC00, IIC10) (2/2)

(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel is 1.



 $\mbox{SSmn} = 0$ until the start condition is generated, and $\mbox{SSmn} = 1$ after generation.

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10), mn = 00, 02


2. Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 14-104. Initial Setting Procedure for Simplified I²C



(3) Processing flow

TSFmn

SSmn SOEmn Address field transmission SDRmn SCLr output →

CKOmn bit manipulation SDAr output D6 D5 D4 D3 D2 D1 D0 riangleSOmn bit manipulation R/\overline{W} Address D4 SDAr input D6 D5 D3 D2 D1 D0 Shift Shift operation register mn -INTIICr

Figure 14-105. Timing Chart of Address Field Transmission

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10), mn = 00, 02




Figure 14-106. Flowchart of Simplified I²C Address Field Transmission

14.8.2 Data transmission

Data transmission is an operation to transmit data to the target for transfer (slave) after transmission of an address field. After all data are transmitted to the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC00	IIC10									
Target channel	Channel 0 of SAU0	Channel 2 of SAU0									
Pins used	SCL00, SDA00 ^{Note 1}	SCL10, SDA10 ^{Note 1}									
Interrupt	INTIIC00	INTIIC10									
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)										
Error detection flag	ACK error flag (PEFmn)										
Transfer data length	8 bits	bits									
Transfer rate ^{Note 2}	Max. fmck/4 [Hz] (SDRmn[15:9] = 1 or more) fmck However, the following condition must be satisfied in • Max. 1 MHz (fast mode plus) • Max. 400 kHz (fast mode) • Max. 100 kHz (standard mode)	c: Operation clock frequency of target channel each mode of I ² C.									
Data level	Non-reversed output (default: high level)										
Parity bit	No parity bit										
Stop bit	Appending 1 bit (for ACK reception timing)										
Data direction	MSB first										


- Notes 1. To perform communication via simplified I²C, set the N-ch open-drain output (VDD tolerance) mode (POM06, POM17 = 1) for the port output mode registers (POM0, POM1) (see 4.3 Registers Controlling Port Function for details). When IIC00, IIC10 communicating with an external device with a different potential, set the N-ch open-drain output (VDD tolerance) mode (POM05, POM16 = 1) also for the clock input/output pins (SCL00, SCL10) (see 4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers for details).
 - 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 32 ELECTRICAL SPECIFICATIONS).

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2), mn = 00, 02

(1) Register setting


Figure 14-107. Example of Contents of Registers for Data Transmission of Simplified I²C (IIC00, IIC10) (1/2)

(a) Serial mode register mn (SMRmn) ... Do not manipulate this register during data transmission/reception.




(b) Serial communication operation setting register mn (SCRmn) ... Do not manipulate the bits of this register, except the TXEmn and


RXEmn bits, during data transmission/reception.




(c) Serial data register mn (SDRmn) (lower 8 bits: SIOr) ... During data transmission/reception, valid only lower 8-bits (SIOr)



(d) Serial output register m (SOm) ... Do not manipulate this register during data transmission/reception.



(e) Serial output enable register m (SOEm) ... Do not manipulate this register during data transmission/reception.




Notes 1. Only provided for the SCR00 register. This bit is fixed to 1 for the other registers.

- 2. Because the setting is completed by address field transmission, setting is not required.
- 3. The value varies depending on the communication data during communication operation.

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10), mn = 00, 02

Figure 14-107. Example of Contents of Registers for Data Transmission of Simplified I²C (IIC00, IIC10) (2/2)

(f) Serial channel start register m (SSm) ... Do not manipulate this register during data transmission/reception.



Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10), mn = 00, 02

2. Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Processing flow







Figure 14-109. Flowchart of Simplified I²C Data Transmission



14.8.3 Data reception

Data reception is an operation to receive data to the target for transfer (slave) after transmission of an address field. After all data are received to the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC00	IIC10									
Target channel	Channel 0 of SAU0	Channel 2 of SAU0									
Pins used	SCL00, SDA00 ^{Note 1}	SCL10, SDA10 ^{Note 1}									
Interrupt	INTIIC00	INTIIC10									
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)										
Error detection flag	Overrun error detection flag (OVFmn) only										
Transfer data length	8 bits	bits									
Transfer rate ^{Note 2}	Max. fmck/4 [Hz] (SDRmn[15:9] = 1 or more) fmck However, the following condition must be satisfied in • Max. 1 MHz (fast mode plus) • Max. 400 kHz (fast mode) • Max. 100 kHz (standard mode)	c: Operation clock frequency of target channel each mode of I ² C.									
Data level	Non-reversed output (default: high level)										
Parity bit	No parity bit										
Stop bit	Appending 1 bit (ACK transmission)										
Data direction	MSB first										


- Notes 1. To perform communication via simplified I²C, set the N-ch open-drain output (VDD tolerance) mode (POM06, POM17 = 1) for the port output mode registers (POM0, POM1) (see 4.3 Registers Controlling Port Function for details). When IIC00, IIC10 communicating with an external device with a different potential, set the N-ch open-drain output (VDD tolerance) mode (POM05, POM16 = 1) also for the clock input/output pins (SCL00, SCL10) (see 4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers for details).
 - 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 32 ELECTRICAL SPECIFICATIONS).

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2), mn = 00, 02

(1) Register setting


Figure 14-110. Example of Contents of Registers for Data Reception of Simplified I²C (IIC00, IIC10) (1/2)

(a) Serial mode register mn (SMRmn) ... Do not manipulate this register during data transmission/reception.




(b) Serial communication operation setting register mn (SCRmn) ... Do not manipulate the bits of this register, except the TXEmn and RXEmn bits, during data


transmission/reception.



(c) Serial data register mn (SDRmn) (lower 8 bits: SIOr)



(d) Serial output register m (SOm) ... Do not manipulate this register during data transmission/reception.



(e) Serial output enable register m (SOEm) ... Do not manipulate this register during data transmission/reception.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	0	SOEm2 0/1	0	SOEm0 0/1

- Notes 1. Only provided for the SCR00 register. This bit is fixed to 1 for the other registers.
 - 2. The baud rate setting is not required because the baud rate has already been set when the address field was transmitted.
 - 3. The value varies depending on the communication data during communication operation.

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10), mn = 00, 02

2. Setting is fixed in the IIC mode, : Setting disabled (set to the initial value)
×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user

Figure 14-110. Example of Contents of Registers for Data Reception of Simplified I²C (IIC00, IIC10) (2/2)

(f) Serial channel start register m (SSm) ... Do not manipulate this register during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm													SSm3	SSm2	SSm1	SSm0
	0	0	0	0	0	0	0	0	0	0	0	0	×	0/1	×	0/1

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10), mn = 00, 02


2. ☐: Setting is fixed in the Simplified SPI (CSI) master transmission mode, ☐: Setting disabled (set to the initial value)

 \times : Bit that cannot be used in this mode (set to the initial value when not used in any mode)


0/1: Set to 0 or 1 depending on the usage of the user

(2) Processing flow

Figure 14-111. Timing Chart of Data Reception



(b) When receiving last data



Remark m: Unit number (m = 0), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10), mn = 00, 02




Figure 14-112. Flowchart of Data Reception

Caution ACK is not output when the last data is received (NACK). Communication is then completed by setting "1" to the STmn bit of serial channel stop register m (STm) to stop operation and generating a stop condition.

14.8.4 Stop condition generation

After all data are transmitted to or received from the target slave, a stop condition is generated and the bus is released.

(1) Processing flow

STmn
SEmn
SOEmn
Note

SCLr output
SDAr output

SOmn

Operation

stop

Figure 14-113. Timing Chart of Stop Condition Generation

Note During a receive operation, the SOEmn bit of serial output enable register m (SOEm) is cleared to 0 before receiving the last data.

CKOmn

bit manipulation bit manipulation bit manipulation

Stop condition

SOmn




Figure 14-114. Flowchart of Stop Condition Generation

14.8.5 Calculating transfer rate

The transfer rate for simplified I²C (IIC00, IIC10) communication can be calculated by the following expressions.

(Transfer rate) = {Operation clock (fmck) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2

Caution SDRmn[15:9] must not be set to 00000000B. Be sure to set a value of 00000001B or greater for SDRmn[15:9]. The duty ratio of the SCL signal output by the simplified I2C is 50%. The I2C bus specifications define that the low-level width of the SCL signal is longer than the high-level width. If 400 kbps (fast mode) or 1 Mbps (fast mode plus) is specified, therefore, the low-level width of the SCL output signal becomes shorter than the value specified in the I2C bus specifications. Make sure that the SDRmn[15:9] value satisfies the I2C bus specifications.

- **Remarks 1.** The value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000001B to 1111111B) and therefore is 1 to 127.
 - 2. m: Unit number (m = 0), n: Channel number (n = 0, 2), mn = 00, 02

The operation clock (fmck) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

SMRmn Operation Clock (fMCK) Note SPSm Register Register CKSmn PRS **PRS PRS PRS PRS PRS PRS PRS** fclk = 24 MHz m13 m12 m11 m10 m03 m02 m01 m00 0 Χ 0 0 24 MHz Χ Χ Х Χ 0 0 fclk/2 12 MHz 0 Χ $f_{CLK}/2^2$ 6 MHz Χ Χ Χ 0 0 1 0 Χ Χ Χ Χ 0 0 $fclk/2^3$ 3 MHz fclk/24 1.5 MHz Χ 0 0 Χ Х Χ 0 1 Χ Χ Х Х 0 1 0 1 fclk/25 750 kHz $f_{CLK}/2^6$ Χ Χ Χ Х 0 1 1 0 375 kHz Χ Χ Χ Χ 0 1 1 1 $f_{CLK}/2^7$ 187.5 kHz Χ Χ 1 0 0 0 $f_{CLK}/2^8$ 93.8 kHz fclk/29 Χ Χ Χ Χ 1 0 0 1 46.9 kHz Х $f_{\text{CLK}}/2^{10}$ 0 1 23.4 kHz Χ Χ Χ 1 0 Χ Χ Χ Χ 1 0 1 1 fclk/211 11.7 kHz Х Х 0 0 0 0 Х Х fclk 24 MHz 0 12 MHz 0 0 1 Χ Χ Χ Χ fclk/2 0 1 0 Χ Χ Χ $f_{CLK}/2^2$ 0 Χ 6 MHz 0 $f_{CLK}/2^3$ 3 MHz 0 Χ Χ Χ Χ 1 1 0 1 0 0 Х Х Х Χ fclk/24 1.5 MHz 0 0 Х Χ fclk/25 750 kHz 1 Χ Х 1 0 Χ Χ $f_{CLK}/2^6$ 1 1 0 Χ Χ 375 kHz 0 Χ $f_{CLK}/2^7$ 187.5 kHz 1 1 1 Χ Χ Χ 1 Χ Χ Χ Χ $f_{CLK}/2^8$ 93.8 kHz 0 Χ $f_{CLK}/2^9$ 1 0 0 Χ Χ Χ 46.9 kHz $f_{\text{CLK}}/2^{10}$ Χ Χ Χ 1 0 1 0 Χ 23.4 kHz Х 1 0 Χ Χ Χ fcьк/2¹¹ 11.7 kHz Setting prohibited Other than above

Table 14-5. Selection of Operation Clock For Simplified I²C

Note When changing the clock selected for fclk (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remarks 1. X: Don't care

2. m: Unit number (m = 0), n: Channel number (n = 0, 2), mn = 00, 02

Here is an example of setting an I^2C transfer rate where fMCK = fCLK = 24 MHz.

I ² C Transfer Mode	fclk = 24 MHz				
(Desired Transfer Rate)	Operation Clock (fмск)	SDRmn[15:9]	Calculated Transfer Rate	Error from Desired Transfer Rate	
100 kHz	fclk/2	59	100 kHz	0.0%	
400 kHz	fclk	29	380 kHz	5.0% ^{Note}	
1 MHz	fclk	5	0.84 MHz	16.0% ^{Note}	

Note The error cannot be set to about 0% because the duty ratio of the SCL signal is 50%.

14.8.6 Procedure for processing errors that occurred during simplified I²C (IIC00, IIC10) communication

The procedure for processing errors that occurred during simplified I^2C (IIC00, IIC10) communication is described in Figures 14-115 and 14-116.

Figure 14-115. Processing Procedure in Case of Overrun Error

Software manipulation	Hardware status	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn).	The error flag is cleared.	The error only during reading can be cleared, by writing the value read from the SSRmn register to the SIRmn register without modification.

Figure 14-116. Processing Procedure in Case of Parity Error (ACK error) in Simplified I²C Mode

Software manipulation	Hardware status	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes serial flag clear trigger register mn (SIRmn).	►Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets the STmn bit of serial channel stop—register m (STm) to 1.	►The SEmn bit of serial channel enable status register m (SEm) is set to 0 and channel n stops operation.	Slave is not ready for reception because ACK is not returned. Therefore, a stop condition is created, the bus is released, and communication is started again from the start condition. Or, a restart
Creates stop condition.		condition is generated and transmission can be redone from
Creates start condition.		address transmission.
Sets the SSmn bit of serial channel start register m (SSm) to 1.	The SEmn bit of serial channel enable status register m (SEm) is set to 1 and channel n is enabled to operate.	

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2), r: IIC number (r = 00, 10), mn = 00, 02

CHAPTER 15 SERIAL INTERFACE IICA

15.1 Functions of Serial Interface IICA

Serial interface IICA has the following three modes.

(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCLAn) line and a serial data bus (SDAAn) line.

This mode complies with the I^2C bus format and the master device can generated "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received status and data by hardware. This function can simplify the part of application program that controls the I^2C bus.

Since the SCLAn and SDAAn pins are used for open drain outputs, serial interface IICA requires pull-up resistors for the serial clock line and the serial data bus line.

(3) Wakeup mode

The STOP mode can be released by generating an interrupt request signal (INTIICAn) when an extension code from the master device or a local address has been received while in STOP mode. This can be set by using the WUPn bit of IICA control register n1 (IICCTLn1).

Figure 15-1 shows a block diagram of serial interface IICA.




Figure 15-1. Block Diagram of Serial Interface IICA0

Figure 15-2 shows a serial bus configuration example.

+ V_{DD} + V_{DD} Serial data bus Master CPU2 Master CPU1 SDAAn SDAAn Slave CPU1 Slave CPU2 Serial clock SCLAn SCLAn Address 0 Address 1 SDAAn Slave CPU3 Address 2 SCLAn SDAAn Slave IC Address 3 SCLAn SDAAn Slave IC Address N SCLAn

Figure 15-2. Serial Bus Configuration Example Using I²C Bus

15.2 Configuration of Serial Interface IICA

Serial interface IICA includes the following hardware.

Table 15-1. Configuration of Serial Interface IICA

Item	Configuration
Registers	IICA shift register n (IICAn) Slave address register n (SVAn)
Control registers	Peripheral enable register 0 (PER0) IICA control register n0 (IICCTLn0) IICA status register n (IICSn) IICA flag register n (IICFn) IICA control register n1 (IICCTLn1) IICA low-level width setting register n (IICWLn) IICA high-level width setting register n (IICWHn) Port mode register 6 (PM6) Port register 6 (P6)

Remark n = 0

(1) IICA shift register n (IICAn)

The IICAn register is used to convert 8-bit serial data to 8-bit parallel data and vice versa in synchronization with the serial clock. The IICAn register can be used for both transmission and reception.

The actual transmit and receive operations can be controlled by writing and reading operations to the IICAn register. Cancel the clock stretch state and start data transfer by writing data to the IICAn register during the clock stretch period.

The IICAn register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears IICAn to 00H.

Figure 15-3. Format of IICA Shift Register n (IICAn)

Address: I	FFF50H	After reset:	00H R	/W				
Symbol	7	6	5	4	3	2	1	0
IICAn								

Cautions 1. Do not write data to the IICAn register during data transfer.

- 2. Write or read the IICAn register only during the clock stretch period. Accessing the IICAn register in a communication state other than during the clock stretch period is prohibited. When the device serves as the master, however, the IICAn register can be written only once after the communication trigger bit (STTn) is set to 1.
- 3. When communication is reserved, write data to the IICAn register after the interrupt triggered by a stop condition is detected.

(2) Slave address register n (SVAn)

This register stores seven bits of local addresses {A6, A5, A4, A3, A2, A1, A0} when in slave mode.

The SVAn register can be set by an 8-bit memory manipulation instruction.

However, rewriting to this register is prohibited while STDn = 1 (while the start condition is detected).

Reset signal generation clears the SVAn register to 00H.

Figure 15-4. Format of Slave Address Register n (SVAn)

Address:	F0234H	After reset	: 00H F	R/W				
Symbol	7	6	5	4	3	2	1	0
SVAn	A6	A5	A4	A3	A2	A1	A0	O ^{Note}

Note Bit 0 is fixed to 0.

(3) SO latch

The SO latch is used to retain the SDAAn pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request (INTIICAn) when the address received by this register matches the address value set to the slave address register n (SVAn) or when an extension code is received.

(5) Serial clock counter

This counter counts the serial clocks that are output or input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

(6) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICAn).

An I²C interrupt request is generated by the following two triggers.

- Falling edge of eighth or ninth clock of the serial clock (set by the WTIMn bit)
- Interrupt request generated when a stop condition is detected (set by the SPIEn bit)

Remark WTIMn bit: Bit 3 of IICA control register n0 (IICCTLn0)

SPIEn bit: Bit 4 of IICA control register n0 (IICCTLn0)

(7) Serial clock controller

In master mode, this circuit generates the clock output via the SCLAn pin from a sampling clock.

(8) Clock stretch controller

This circuit controls the timing of clock stretching.

(9) ACK generator, stop condition detector, start condition detector, and ACK detector

These circuits generate and detect each status.

(10) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

(11) Start condition generator

This circuit generates a start condition when the STTn bit is set to 1.

However, in the communication reservation disabled status (IICRSVn bit = 1), when the bus is not released (IICBSYn bit = 1), start condition requests are ignored and the STCFn bit is set to 1.

(12) Stop condition generator

This circuit generates a stop condition when the SPTn bit is set to 1.

(13) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions.

However, as the bus status cannot be detected immediately following operation, the initial status is set by the STCENn bit.

Remarks 1. STTn bit: Bit 1 of IICA control register n0 (IICCTLn0)

SPTn bit: Bit 0 of IICA control register n0 (IICCTLn0)

IICRSVn bit: Bit 0 of IICA flag register n (IICFn)
IICBSYn bit: Bit 6 of IICA flag register n (IICFn)
STCFn bit: Bit 7 of IICA flag register n (IICFn)
STCENn bit: Bit 1 of IICA flag register n (IICFn)

15.3 Registers Controlling Serial Interface IICA

Serial interface IICA is controlled by the following eight registers.

- Peripheral enable register 0 (PER0)
- IICA control register n0 (IICCTLn0)
- IICA flag register n (IICFn)
- IICA status register n (IICSn)
- IICA control register n1 (IICCTLn1)
- IICA low-level width setting register n (IICWLn)
- IICA high-level width setting register n (IICWHn)
- Port mode register 6 (PM6)
- Port register 6 (P6)

Remark n = 0

15.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial interface IICAn is used, be sure to set bit 4 (IICA0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 15-5. Format of Peripheral Enable Register 0 (PER0)

Address: F00	F0H After re	set: 00H R	/W					
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
PER0	RTCWEN	0	ADCEN	IICA0EN	SAU1EN	SAU0EN	0	TAU0EN

IICAnEN	Control of serial interface IICAn input clock supply
0	Stops input clock supply. SFR used by serial interface IICAn cannot be written. Serial interface IICAn is in the reset status.
1	Enables input clock supply. • SFR used by serial interface IICAn can be read/written.

- Cautions 1. When setting serial interface IICA, be sure to set the following registers first while the IICAnEN bit is set to 1. If IICAnEN = 0, the control registers of serial interface IICA are set to their initial values, and writing to them is ignored (except for port mode register 6 (PM6) and port register 6 (P6)).
 - IICA control register n0 (IICCTLn0)
 - IICA flag register n (IICFn)
 - IICA status register n (IICSn)
 - IICA control register n1 (IICCTLn1)
 - IICA low-level width setting register n (IICWLn)
 - IICA high-level width setting register n (IICWHn)
 - 2. Be sure to clear bits 1, 6 to 0.

15.3.2 IICA control register n0 (IICCTLn0)

This register is used to enable/stop I²C operations, set clock stretching timing, and set other I²C operations.

The IICCTLn0 register can be set by a 1-bit or 8-bit memory manipulation instruction. However, set the SPIEn, WTIMn, and ACKEn bits while IICEn = 0 or during the clock stretch period. These bits can be set at the same time when the IICEn bit is set from "0" to "1".

Reset signal generation clears this register to 00H.

Figure 15-6. Format of IICA Control Register n0 (IICCTLn0) (1/4)

Address: F0230H After reset: 00H R/W <6> <5> Symbol <4> <3> <2> <0> <1> IICCTLn0 **IICEn LRELn** WRELn **SPIEn** WTIMn **ACKEn** SPTn STTn

IICEn	I ² C operation enable				
0	Stop operation. Reset the IICA status register n (IICSn) ^{Note 1} . Stop internal operation.				
1	Enable operation.				
Be sure to s	Be sure to set this bit (1) while the SCLAn and SDAAn lines are at high level.				
Condition fo	dition for clearing (IICEn = 0) Condition for setting (IICEn = 1)				
• Cleared b	y instruction	Set by instruction			
Reset					

LRELn ^{Notes 2, 3}	Exit from communications
0	Normal operation
1	This exits from the current communications and sets standby mode. This setting is automatically cleared to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCLAn and SDAAn lines are set to high impedance. The following flags of IICA control register n0 (IICCTLn0) and the IICA status register n (IICSn) are cleared to 0. • STTn • SPTn • MSTSn • EXCn • COIn • TRCn • ACKDn • STDn
conditions a	y mode following exit from communications remains in effect until the following communications entry are met.

- After a stop condition is detected, restart is in master mode.
- \bullet An address match or extension code reception occurs after the start condition.

Condition for clearing (LRELn = 0)	Condition for setting (LRELn = 1)
Automatically cleared after execution	Set by instruction
• Reset	

WRELn ^{Notes 2, 3}	Clock stretching cancellation				
0	Do not cancel clock stretching				
1	Cancel clock stretching. This setting is automatically cleared after clock stretching is canceled.				
	When the WRELn bit is set (clock stretching canceled) during the clock stretching period at the ninth clock pulse in the transmission status (TRCn = 1), the SDAAn line goes into the high impedance state (TRCn = 0).				
Condition fo	r clearing (WRELn = 0)	Condition for setting (WRELn = 1)			
Automatically cleared after execution Reset		Set by instruction			

Notes 1. The IICA status register n (IICSn), the STCFn and IICBSYn bits of the IICA flag register n (IICFn), and the CLDn and DADn bits of IICA control register n1 (IICCTLn1) are reset.

- 2. The signal of this bit is invalid while IICEn is 0.
- 3. When the LRELn and WRELn bits are read, 0 is always read.

Caution If the operation of I²C is enabled (IICEn = 1) when the SCLAn line is high level, the SDAAn line is low level, and the digital filter is turned on (DFCn bit of IICCTLn1 register = 1), a start condition will be inadvertently detected immediately. In this case, set (1) the LRELn bit by using a 1-bit memory manipulation instruction immediately after enabling operation of I²C (IICEn = 1).

Figure 15-6. Format of IICA Control Register n0 (IICCTLn0) (2/4)

SPIEnNote 1	Enable/disable generation of interrupt request when stop condition is detected	
0	Disable	
1	Enable	
If the WUPn bit of IICA control register n1 (IICCTLn1) is 1, no stop condition interrupt will be generated even if SPIEn = 1.		
Condition fo	Condition for clearing (SPIEn = 0) Condition for setting (SPIEn = 1)	
Cleared bReset	y instruction	Set by instruction

WTIMnNote 1	Control of clock stretching and interrupt request generation	
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and clock stretching is set. Slave mode: After input of eight clocks, the clock is set to low level and clock stretching is set for master device.	
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and clock stretching is set. Slave mode: After input of nine clocks, the clock is set to low level and clock stretching is set for master device.	
An interrupt is generated at the falling edge of the ninth clock during address transfer independently of the setting of this bit. The setting of this bit is valid when the address transfer is completed. When in master mode, a clock stretching is inserted at the falling edge of the ninth clock during address transfers. For a slave device that has received a local address, a clock stretching is inserted at the falling edge of the ninth clock after an acknowledge (ACK) is issued. However, when the slave device has received an extension code, a clock stretching is inserted at the falling edge of the eighth clock.		
Condition fo	Condition for clearing (WTIMn = 0) Condition for setting (WTIMn = 1)	
Cleared by instructionResetSet by instruction		Set by instruction

ACKEn	Acknowledgment control	
0	Disable acknowledgment.	
1	Enable acknowledgment. During the ninth clock period, the SDAAn line is set to low level.	
Condition fo	Condition for clearing (ACKEn = 0) Condition for setting (ACKEn = 1)	
Cleared bReset	y instruction	Set by instruction

Notes 1. The signal of this bit is invalid while IICEn is 0. Set this bit during that period.

2. The set value is invalid during address transfer and if the code is not an extension code. When the device serves as a slave and the addresses match, an acknowledgment is generated regardless of the set value.

Figure 15-6. Format of IICA Control Register n0 (IICCTLn0) (3/4)

STTn	Star	t condition trigger
0	Do not generate a start condition.	
1	When bus is released (in standby state, when	IICBSYn = 0):
	If this bit is set (1), a start condition is gener	,
	When a third party is communicating:	, ,
	 When communication reservation function 	n is enabled (IICRSVn = 0)
	Functions as the start condition reservation condition after the bus is released.	on flag. When set to 1, automatically generates a start
	When communication reservation function	n is disabled (IICRSVn = 1)
	Even if this bit is set (1), the STTn bit is o	leared and the STTn clear flag (STCFn) is set (1). No start
	condition is generated.	
	In the clock stretch state (when master device):	
	Generates a restart condition after releasing the clock stretching.	
Cautions co	oncerning set timing	
• For master reception: Cannot be set to 1 during transfer. Can be set to 1 only in the clock stretch period when		
the ACKEn bit has been cleared to 0 and slave has been notified of final reception.		
• For master transmission: A start condition cannot be generated normally during the acknowledge period.		erated normally during the acknowledge period. Set to 1
	during the clock stretch period that follows output of the ninth clock.	
Cannot be	e set to 1 at the same time as stop condition trig	ger (SPTn).
Once STT	Γn is set (1), setting it again (1) before the clear	condition is met is not allowed.
Condition fo	or clearing (STTn = 0)	Condition for setting (STTn = 1)
• Cleared b	y setting the STTn bit to 1 while	Set by instruction
communication reservation is prohibited.		
Cleared by loss in arbitration		
Cleared after start condition is generated by master		
device		
• Cleared b	y LRELn = 1 (exit from communications)	
When IICEn = 0 (operation stop)		
 Reset 		

Notes 1. The signal of this bit is invalid while IICEn is 0.

2. The STTn bit is always read as 0.

Remarks 1. Bit 1 (STTn) becomes 0 when it is read after data setting.

2. IICRSVn: Bit 0 of IIC flag register n (IICFn) STCFn: Bit 7 of IIC flag register n (IICFn)

Figure 15-6. Format of IICA Control Register n0 (IICCTLn0) (4/4)

SPTn ^{Note}	Stop condition trigger		
0	Stop condition is not generated.		
1	Stop condition is generated (termination of mas	ter device's transfer).	
Cautions co	ncerning set timing		
• For maste	er reception: Cannot be set to 1 during transfe	er.	
	Can be set to 1 only in the clock	stretch period when the ACKEn bit has been cleared to 0	
	and slave has been notified of fi	nal reception.	
 For maste 	er transmission: A stop condition cannot be gene	rated normally during the acknowledge period.	
	Therefore, set it during the clock	stretch period that follows output of the ninth clock.	
 Cannot be 	e set to 1 at the same time as start condition trigg	ger (STTn).	
• The SPTr	n bit can be set to 1 only when in master mode.		
When the	• When the WTIMn bit has been cleared to 0, if the SPTn bit is set to 1 during the clock stretch period that follows		
output of e	eight clocks, note that a stop condition will be ger	nerated during the high-level period of the ninth clock.	
The WTIM	In bit should be changed from 0 to 1 during the c	lock stretch period following the output of eight clocks,	
and the SI	PTn bit should be set to 1 during the clock stretcl	n period that follows the output of the ninth clock.	
Once SPT	Once SPTn is set (1), setting it again (1) before the clear condition is met is not allowed.		
Condition fo	Condition for clearing (SPTn = 0) Condition for setting (SPTn = 1)		
Cleared by loss in arbitration		Set by instruction	
Automatically cleared after stop condition is detected		,	
• Cleared b	y LRELn = 1 (exit from communications)		
• When IIC	En = 0 (operation stop)		
Reset			

Note The SPTn bit is always read as 0.

Caution When bit 3 (TRCn) of the IICA status register n (IICSn) is set to 1 (transmission status), bit 5 (WRELn) of IICA control register n0 (IICCTLn0) is set to 1 during the ninth clock and clock stretching is canceled, after which the TRCn bit is cleared (reception status) and the SDAAn line is set to high impedance. Release the clock stretching performed while the TRCn bit is 1 (transmission status) by writing to the IICA shift register n.

Remarks 1. Bit 0 (SPTn) becomes 0 when it is read after data setting.

15.3.3 IICA status register n (IICSn)

This register indicates the status of I²C.

The IICSn register is read by a 1-bit or 8-bit memory manipulation instruction only when STTn = 1 and during the clock stretch period.

Reset signal generation clears this register to 00H.

Caution Reading the IICSn register while the address match wakeup function is enabled (WUPn = 1) in STOP mode is prohibited. When the WUPn bit is changed from 1 to 0 (wakeup operation is stopped), regardless of the INTIICAn interrupt request, the change in status is not reflected until the next start condition or stop condition is detected. To use the wakeup function, therefore, enable (SPIEn = 1) the interrupt generated by detecting a stop condition and read the IICSn register after the interrupt has been detected.

Remark STTn: bit 1 of IICA control register n0 (IICCTLn0)

WUPn: bit 7 of IICA control register n1 (IICCTLn1)

Figure 15-7. Format of IICA Status Register n (IICSn) (1/3)

Address: FFF51H After reset: 00H <6> <0> Symbol <7> <5> <4> <3> <2> <1> **IICSn MSTSn** ALDn **EXCn** COIn **TRCn ACKDn** STDn SPDn

MSTSn	Master status check flag	
0	Slave device status or communication standby status	
1	Master device communication status	
Condition f	for clearing (MSTSn = 0) Condition for setting (MSTSn = 1)	
When ALCleared b	stop condition is detected Dn = 1 (arbitration loss) by LRELn = 1 (exit from communications) constitution IICEn bit changes from 1 to 0 (operation	When a start condition is generated

ALDn	Detection of arbitration loss	
0	This status means either that there was no arbitration or that the arbitration result was a "win".	
1	This status indicates the arbitration result was a "loss". The MSTSn bit is cleared.	
Condition f	for clearing (ALDn = 0)	Condition for setting (ALDn = 1)
read ^{Note}	cally cleared after the IICSn register is e IICEn bit changes from 1 to 0 (operation	When the arbitration result is a "loss".

Note This register is also cleared when a 1-bit memory manipulation instruction is executed for bits other than the IICSn register. Therefore, when using the ALDn bit, read the data of this bit before the data of the other bits.

Remarks 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Figure 15-7. Format of IICA Status Register n (IICSn) (2/3)

EXCn	Detection of extension code reception	
0	Extension code was not received.	
1	Extension code was received.	
Condition for	Condition for clearing (EXCn = 0) Condition for setting (EXCn = 1)	
●When a s ●Cleared b	tart condition is detected top condition is detected by LRELn = 1 (exit from communications) IICEn bit changes from 1 to 0 (operation	When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).

COIn	Detection of matching addresses	
0	Addresses do not match.	
1	Addresses match.	
Condition for clearing (COIn = 0) Condition for setting (COIn = 1)		Condition for setting (COIn = 1)
When a Cleared	start condition is detected stop condition is detected by LRELn = 1 (exit from communications) ne IICEn bit changes from 1 to 0 (operation	When the received address matches the local address (slave address register n (SVAn)) (set at the rising edge of the eighth clock).

TRCn	Detection o	f transmit/receive status
0	Receive status (other than transmit status).	The SDAAn line is set for high impedance.
1	Transmit status. The value in the SOn latch is enabled for output to the SDAAn line (valid starting at the falling edge of the first byte's ninth clock).	
Condition f	or clearing (TRCn = 0)	Condition for setting (TRCn = 1)
When a second when the stop) Cleared to when the stop) Cleared to when the loss) Reset When not = 0) Master> When "1" direction Slave> When a second when "0"	ter and slave> top condition is detected by LRELn = 1 (exit from communications) e IICEn bit changes from 1 to 0 (operation by WRELn = 1 ^{Note} (clock stretching cancel) e ALDn bit changes from 0 to 1 (arbitration used for communication (MSTSn, EXCn, COIn is output to the first byte's LSB (transfer specification bit) tart condition is detected is input to the first byte's LSB (transfer specification bit)	<master> When a start condition is generated When 0 (master transmission) is output to the LSB (transfer direction specification bit) of the first byte (during address transfer) Slave> When 1 (slave transmission) is input to the LSB (transfer direction specification bit) of the first byte from the master (during address transfer) From the master (during address transfer)</master>

Note When bit 3 (TRCn) of the IICA status register n (IICSn) is set to 1 (transmission status), bit 5 (WRELn) of IICA control register n0 (IICCTLn0) is set to 1 during the ninth clock and clock stretching is canceled, after which the TRCn bit is cleared (reception status) and the SDAAn line is set to high impedance. Release the clock stretching performed while the TRCn bit is 1 (transmission status) by writing to the IICA shift register n.

Remarks 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)
IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Figure 15-7. Format of IICA Status Register n (IICSn) (3/3)

ACKDn	Detection of acknowledge (ACK)	
0	Acknowledge was not detected.	
1	Acknowledge was detected.	
Condition for	Condition for clearing (ACKDn = 0) Condition for setting (ACKDn = 1)	
At the risi Cleared to	stop condition is detected ing edge of the next byte's first clock by LRELn = 1 (exit from communications) e IICEn bit changes from 1 to 0 (operation	After the SDAAn line is set to low level at the rising edge of SCLAn line's ninth clock

STDn	Detection of start condition	
0	Start condition was not detected.	
1	Start condition was detected. This indicates that the address transfer period is in effect.	
Condition f	for clearing (STDn = 0) Condition for setting (STDn = 1)	
At the ris followingCleared I	stop condition is detected ing edge of the next byte's first clock address transfer by LRELn = 1 (exit from communications) e IICEn bit changes from 1 to 0 (operation	When a start condition is detected

SPDn	Detection of stop condition			
0	Stop condition was not detected.			
1	Stop condition was detected. The master device's communication is terminated and the bus is released.			
Condition f	or clearing (SPDn = 0)	Condition for setting (SPDn = 1)		
 At the rising edge of the address transfer byte's first clock following setting of this bit and detection of a start condition When the WUPn bit changes from 1 to 0 When the IICEn bit changes from 1 to 0 (operation stop) Reset 		When a stop condition is detected		

Remarks 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

2. n = 0

15.3.4 IICA flag register n (IICFn)

This register sets the operation mode of I^2C and indicates the status of the I^2C bus.

The IICFn register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the STTn clear flag (STCFn) and I^2C bus status flag (IICBSYn) bits are read-only.

The IICRSVn bit can be used to enable/disable the communication reservation function.

The STCENn bit can be used to set the initial value of the IICBSYn bit.

The IICRSVn and STCENn bits can be written only when the operation of I^2C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) = 0). When operation is enabled, the IICFn register can be read.

Reset signal generation clears this register to 00H.

Figure 15-8. Format of IICA Flag Register n (IICFn)

After reset: 00H R/W Note Address: FFF52H Symbol <7> <6> <1> <0> **IICFn** STCFn **IICBSYn** 0 0 0 0 STCENn **IICRSVn**

STCFn	STTn clear flag		
0	Generate start condition		
1	Start condition generation unsuccessful: clear the STTn flag		
Condition f	or clearing (STCFn = 0)	Condition for setting (STCFn = 1)	
		 Generating start condition unsuccessful and the STTn bit cleared to 0 when communication reservation is disabled (IICRSVn = 1). 	

IICBSYn	I ² C bus status flag		
0	Bus release status (communication initial status when STCENn = 1)		
1	Bus communication status (communication initial status when STCENn = 0)		
Condition for clearing (IICBSYn = 0)		Condition for setting (IICBSYn = 1)	
 Detection of stop condition When IICEn = 0 (operation stop) Reset 		Detection of start condition Setting of the IICEn bit when STCENn = 0	

STCENn	Initial start enable trigger		
0	After operation is enabled (IICEn = 1), enable generation of a start condition upon detection of a stop condition.		
1	After operation is enabled (IICEn = 1), enable generation of a start condition without detecting a stop condition.		
Condition f	or clearing (STCENn = 0)	Condition for setting (STCENn = 1)	
Cleared by instruction Detection of start condition Reset		Set by instruction	

IICRSVn	Communication reservation function disable bit		
0	Enable communication reservation		
1	Disable communication reservation		
Condition for clearing (IICRSVn = 0)		Condition for setting (IICRSVn = 1)	
Cleared by instruction		Set by instruction	
●Reset			

Note Bits 6 and 7 are read-only.

Cautions 1. Write to the STCENn bit only when the operation is stopped (IICEn = 0).

- 2. As the bus release status (IICBSYn = 0) is recognized regardless of the actual bus status when STCENn = 1, when generating the first start condition (STTn = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
- 3. Write to IICRSVn only when the operation is stopped (IICEn = 0).

Remarks 1. STTn: Bit 1 of IICA control register n0 (IICCTLn0)
IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

15.3.5 IICA control register n1 (IICCTLn1)

This register is used to set the operation mode of I²C and detect the statuses of the SCLAn and SDAAn pins.

The IICCTLn1 register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the CLDn and DADn bits are read-only.

Set the IICCTLn1 register, except the WUPn bit, while operation of I^2C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0).

Reset signal generation clears this register to 00H.

Figure 15-9. Format of IICA Control Register n1 (IICCTLn1) (1/2)

Address: F0	231H .	After reset: 00	OH R/W ^{Note}	1				
Symbol	<7>	6	<5>	<4>	<3>	<2>	1	<0>
IICCTLn1	WUPn	0	CLDn	DADn	SMCn	DFCn	0	PRSn

WUPn	Control of address match wakeup	
0	Stops operation of address match wakeup function in STOP mode.	
1	Enables operation of address match wakeup function in STOP mode.	
To shift to STOP mode when WUPn = 1, execute the STOP instruction at least three clocks of fmck after setting (1) the WUPn bit (see Figure 15-22 Flow When Setting WUPn = 1). Clear (0) the WUPn bit after the address has matched or an extension code has been received. The		


Clear (0) the WUPn bit after the address has matched or an extension code has been received. The subsequent communication can be entered by the clearing (0) WUPn bit. (The clock stretching must be released and transmit data must be written after the WUPn bit has been cleared (0).)

The interrupt timing when the address has matched or when an extension code has been received, while WUPn = 1, is identical to the interrupt timing when WUPn = 0. (A delay of the difference of sampling by the clock will occur.) Furthermore, when WUPn = 1, a stop condition interrupt is not generated even if the SPIEn bit is set to 1.

Condition for clearing (WUPn = 0)	Condition for setting (WUPn = 1)	
Cleared by instruction (after address match or extension code reception)	Set by instruction (when the MSTSn, EXCn, and COIn bits are "0", and the STDn bit also "0" (communication not entered))	

Notes 1. Bits 4 and 5 are read-only.

2. The status of the IICA status register n (IICSn) must be checked and the WUPn bit must be set during the period shown below.



Remark n = 0

Figure 15-9. Format of IICA Control Register n1 (IICCTLn1) (2/2)

CLDn	Detection of SCLAn pin level (valid only when IICEn = 1)		
0	The SCLAn pin was detected at low level.		
1	The SCLAn pin was detected at high level.		
Condition for clearing (CLDn = 0)		Condition for setting (CLDn = 1)	
 When the SCLAn pin is at low level When IICEn = 0 (operation stop) Reset 		When the SCLAn pin is at high level	

DADn	Detection of SDAAn pin level (valid only when IICEn = 1)		
0	The SDAAn pin was detected at low level.		
1	The SDAAn pin was detected at high level.		
Condition for clearing (DADn = 0)		Condition for setting (DADn = 1)	
When the SDAAn pin is at low level When IICEn = 0 (operation stop) Reset		When the SDAAn pin is at high level	

SMCn	Operation mode switching
0	Operates in standard mode (fastest transfer rate: 100 kbps).
1	Operates in fast mode (fastest transfer rate: 400 kbps) or fast mode plus (fastest transfer rate: 1 Mbps).

L	DFCn	Digital filter operation control
	0	Digital filter off.
	1	Digital filter on.

Digital filter can be used only in fast mode and fast mode plus.

In fast mode and fast mode plus, the transfer clock does not vary, regardless of the DFCn bit being set (1) or cleared (0).

The digital filter is used for noise elimination in fast mode and fast mode plus.

PRSn	IICA operation clock (fмск) control			
0	Selects fclk (1 MHz ≤ fclk ≤ 20 MHz)			
1	Selects fclk/2 (20 MHz < fclk)			

Cautions 1. The fastest operation frequency of the IICA operation clock (fmck) is 20 MHz (Max.).

Set bit 0 (PRSn) of the IICA control register n1 (IICCTLn1) to "1" only when the fclk exceeds 20 MHz.

2. Note the minimum fclk operation frequency when setting the transfer clock.

The minimum f_{CLK} operation frequency for serial interface IICA is determined according to the mode.

Fast mode: fclk = 3.5 MHz (MIN.)
Fast mode plus: fclk = 10 MHz (MIN.)
Normal mode: fclk = 1 MHz (MIN.)

3. The fast mode plus is only available in the products for A: Consumer applications ($T_A = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$).

Remarks 1. IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

15.3.6 IICA low-level width setting register n (IICWLn)

This register is used to set the low-level width (tLow) of the SCLAn pin signal that is output by serial interface IICA. The data hold time is decided by value the higher 6 bits of IICWL register.

The IICWLn register can be set by an 8-bit memory manipulation instruction.


Set the IICWLn register while operation of I²C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0).

Reset signal generation sets this register to FFH.

For details about setting the IICWLn register, see 15.4.2 Setting transfer clock by using IICWLn and IICWHn registers.

The data hold time is one-quarter of the time set by the IICWLn register.

Figure 15-10. Format of IICA Low-Level Width Setting Register n (IICWLn)



15.3.7 IICA high-level width setting register n (IICWHn)

This register is used to set the high-level width of the SCLAn pin signal that is output by serial interface IICA.

The IICWHn register can be set by an 8-bit memory manipulation instruction.

Set the IICWHn register while operation of I2C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0).

Reset signal generation sets this register to FFH.

Figure 15-11. Format of IICA High-Level Width Setting Register n (IICWHn)

Address: F023	After res	et: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
IICWHn								

Remarks 1. For setting procedures of the transfer clock on master side and of the IICWLn and IICWHn registers on slave side, see 15.4.2 (1) and 15.4.2 (2), respectively.

15.3.8 Port mode register 6 (PM6)

This register sets the input/output of port 6 in 1-bit units.

When using the P60/SCLA0 pin as clock I/O and the P61/SDAA0 pin as serial data I/O, clear PM60 and PM61, and the output latches of P60 and P61 to 0.

Set the IICEn bit (bit 7 of IICA control register n0 (IICCTLn0)) to 1 before setting the output mode because the P60/SCLA0 and P61/SDAA0 pins output a low level (fixed) when the IICEn bit is 0.

The PM6 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Figure 15-12. Format of Port Mode Register 6 (PM6)

Address: FFF26H		fter reset: F	FH R/W					
Symbol	7	9	5	4	3	2	1	0
PM6	1	1	1	1	1	1	PM61	PM60

PM6n	P6n pin I/O mode selection (n = 0, 1)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

15.4 I²C Bus Mode Functions

15.4.1 Pin configuration

The serial clock pin (SCLAn) and the serial data bus pin (SDAAn) are configured as follows.

- (1) SCLAn This pin is used for serial clock input and output.
 - This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
- (2) SDAAn.... This pin is used for serial data input and output.

This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.

Master device

SCLAn

Clock output

Vob

Vob

Vob

Vob

Vob

Vos

Clock input

SDAAn

SDAAn

Data output

Data output

Data input

Data input

Figure 15-13. Pin Configuration Diagram

15.4.2 Setting transfer clock by using IICWLn and IICWHn registers

(1) Setting transfer clock on master side

Transfer clock =
$$\frac{f_{MCK}}{IICWL0 + IICWH0 + f_{MCK}(t_R + t_F)}$$

At this time, the optimal setting values of the IICWLn and IICWHn registers are as follows. (The fractional parts of all setting values are rounded up.)

• When the fast mode

$$\begin{split} & \text{IICWLn} = \frac{0.52}{\text{Transfer clock}} \times \text{fmcK} \\ & \text{IICWHn} = (\frac{0.48}{\text{Transfer clock}} - \text{tr} - \text{tr}) \times \text{fmcK} \end{split}$$

• When the normal mode

$$\begin{split} & \text{IICWLn} = \frac{0.47}{\text{Transfer clock}} \times f_{\text{MCK}} \\ & \text{IICWHn} = (\frac{0.53}{\text{Transfer clock}} - t_{\text{R}} - t_{\text{F}}) \times f_{\text{MCK}} \end{split}$$

• When the fast mode plus

$$\begin{split} & \text{IICWLn} = \frac{0.50}{\text{Transfer clock}} \times f_{\text{MCK}} \\ & \text{IICWHn} = (\frac{0.50}{\text{Transfer clock}} - t_{\text{R}} - t_{\text{F}}) \times f_{\text{MCK}} \end{split}$$

(2) Setting IICWLn and IICWHn registers on slave side

(The fractional parts of all setting values are truncated.)

• When the fast mode

IICWLn = 1.3
$$\mu$$
s × fmck
IICWHn = (1.2 μ s – tr – tr) × fmck

• When the normal mode

IICWLn =
$$4.7 \mu s \times f_{MCK}$$

IICWHn = $(5.3 \mu s - t_R - t_F) \times f_{MCK}$

• When the fast mode plus

IICWLn = 0.50
$$\mu$$
s × fmck
IICWHn = (0.50 μ s – t R – t F) × fmck

(Cautions and Remarks are listed on the next page.)

- Cautions 1. The fastest operation frequency of the IICA operation clock (fmck) is 20 MHz (Max.).

 Set bit 0 (PRSn) of the IICA control register n1 (IICCTLn1) to "1" only when the fclk exceeds 20 MHz.
 - 2. Note the minimum fclk operation frequency when setting the transfer clock. The minimum fclk operation frequency for serial interface IICA is determined according to the mode.

Fast mode: fclk = 3.5 MHz (MIN.)
Fast mode plus: fclk = 10 MHz (MIN.)
Normal mode: fclk = 1 MHz (MIN.)

- Remarks 1. Calculate the rise time (tr) and fall time (tr) of the SDAAn and SCLAn signals separately, because they differ depending on the pull-up resistance and wire load.
 - 2. IICWLn: IICA low-level width setting register n IICWHn: IICA high-level width setting register n tr: SDAAn and SCLAn signal falling times tr: SDAAn and SCLAn signal rising times fmck: IICA operation clock frequency
 - **3.** n = 0

15.5 I²C Bus Definitions and Control Methods

The following section describes the I²C bus's serial data communication format and the signals used by the I²C bus. Figure 15-14 shows the transfer timing for the "start condition", "address", "data", and "stop condition" output via the I²C bus's serial data bus.

SCLAn

1-7

8

9

1-8

9

1-8

9

SDAAn

Start Address R/W ACK Data ACK Stop condition

Figure 15-14. I²C Bus Serial Data Transfer Timing

The master device generates the start condition, slave address, and stop condition.

The acknowledge (ACK) can be generated by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCLAn) is continuously output by the master device. However, in the slave device, the SCLAn pin low level period can be extended and a clock stretching can be inserted.

15.5.1 Start conditions

A start condition is met when the SCLAn pin is at high level and the SDAAn pin changes from high level to low level. The start conditions for the SCLAn pin and SDAAn pin are signals that the master device generates to the slave device when starting a serial transfer. When the device is used as a slave, start conditions can be detected.




Figure 15-15. Start Conditions

A start condition is output when bit 1 (STTn) of IICA control register n0 (IICCTLn0) is set (1) after a stop condition has been detected (SPDn: Bit 0 of the IICA status register n (IICSn) = 1). When a start condition is detected, bit 1 (STDn) of the IICSn register is set (1).


15.5.2 Addresses

The address is defined by the 7 bits of data that follow the start condition.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the slave address register n (SVAn). If the address data matches the SVAn register values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.

Figure 15-16. Address



Note INTIICAn is not issued if data other than a local address or extension code is received during slave device operation.

Addresses are output when a total of 8 bits consisting of the slave address and the transfer direction described in **15.5.3 Transfer direction specification** are written to the IICA shift register n (IICAn). The received addresses are written to the IICAn register.


The slave address is assigned to the higher 7 bits of the IICAn register.

15.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction.

When this transfer direction specification bit has a value of "0", it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of "1", it indicates that the master device is receiving data from a slave device.

Figure 15-17. Transfer Direction Specification



Note INTIICAn is not issued if data other than a local address or extension code is received during slave device operation.

15.5.4 Acknowledge (ACK)

ACK is used to check the status of serial data at the transmission and reception sides.

The reception side returns ACK each time it has received 8-bit data.

The transmission side usually receives ACK after transmitting 8-bit data. When ACK is returned from the reception side, it is assumed that reception has been correctly performed and processing is continued. Whether ACK has been detected can be checked by using bit 2 (ACKDn) of the IICA status register n (IICSn).

When the master receives the last data item, it does not return ACK and instead generates a stop condition. If a slave does not return ACK after receiving data, the master outputs a stop condition or restart condition and stops transmission. If ACK is not returned, the possible causes are as follows.

- <1> Reception was not performed normally.
- <2> The final data item was received.
- <3> The reception side specified by the address does not exist.

To generate ACK, the reception side makes the SDAAn line low at the ninth clock (indicating normal reception).

Automatic generation of ACK is enabled by setting bit 2 (ACKEn) of IICA control register n0 (IICCTLn0) to 1. Bit 3 (TRCn) of the IICSn register is set by the data of the eighth bit that follows 7-bit address information. Usually, set the ACKEn bit to 1 for reception (TRCn = 0).

If a slave can receive no more data during reception (TRCn = 0) or does not require the next data item, then the slave must inform the master, by clearing the ACKEn bit to 0, that it will not receive any more data.

When the master does not require the next data item during reception (TRCn = 0), it must clear the ACKEn bit to 0 so that ACK is not generated. In this way, the master informs a slave at the transmission side that it does not require any more data (transmission will be stopped).

Figure 15-18. ACK

When the local address is received, ACK is automatically generated, regardless of the value of the ACKEn bit. When an address other than that of the local address is received, ACK is not generated (NACK).

When an extension code is received, ACK is generated if the ACKEn bit is set to 1 in advance.

How ACK is generated when data is received differs as follows depending on the setting of the clock stretching timing.


- When 8th cycle clock stretching is selected (bit 3 (WTIMn) of IICCTLn0 register = 0):
 By setting the ACKEn bit to 1 before releasing the clock stretch state, ACK is generated at the falling edge of the eighth clock of the SCLAn pin.
- When 9th cycle clock stretching is selected (bit 3 (WTIMn) of IICCTLn0 register = 1):
 ACK is generated by setting the ACKEn bit to 1 in advance.

15.5.5 Stop condition

When the SCLAn pin is at high level, changing the SDAAn pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device generates to the slave device when serial transfer has been completed. When the device is used as a slave, stop conditions can be detected.

Figure 15-19. Stop Condition



A stop condition is generated when bit 0 (SPTn) of IICA control register n0 (IICCTLn0) is set to 1. When the stop condition is detected, bit 0 (SPDn) of the IICA status register n (IICSn) is set to 1 and INTIICAn is generated when bit 4 (SPIEn) of the IICCTLn0 register is set to 1.

15.5.6 Clock stretching

The clock stretching is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a clock stretch state).

Setting the SCLAn pin to low level notifies the communication partner of the clock stretch state. When clock stretch state has been canceled for both the master and slave devices, the next data transfer can begin.

Figure 15-20. Clock stretching (1/2)

(1) When clock stretching is set for the ninth and eighth clock cycles for the master and slave devices, respectively (master transmits, slave receives, and ACKEn = 1)





Figure 15-20. Clock stretching (2/2)

(2) When clock stretching is set for the ninth clock cycle for both the master and slave devices (master transmits, slave receives, and ACKEn = 1)



Remark ACKEn: Bit 2 of IICA control register n0 (IICCTLn0) WRELn: Bit 5 of IICA control register n0 (IICCTLn0)

A clock stretching may be automatically generated depending on the setting of bit 3 (WTIMn) of IICA control register n0 (IICCTLn0).

Normally, the receiving side cancels the clock stretch state when bit 5 (WRELn) of the IICCTLn0 register is set to 1 or when FFH is written to the IICA shift register n (IICAn), and the transmitting side cancels the clock stretch state when data is written to the IICAn register.

The master device can also cancel the clock stretch state via either of the following methods.

- By setting bit 1 (STTn) of the IICCTLn0 register to 1
- By setting bit 0 (SPTn) of the IICCTLn0 register to 1

15.5.7 Canceling clock stretching

The I²C usually cancels a clock stretch state by the following processing.

- Writing data to the IICA shift register n (IICAn)
- Setting bit 5 (WRELn) of IICA control register n0 (IICCTLn0) (canceling clock stretching)
- Setting bit 1 (STTn) of the IICCTLn0 register (generating start condition) Note
- Setting bit 0 (SPTn) of the IICCTLn0 register (generating stop condition) Note

Note Master only

When the above clock stretching canceling processing is executed, the I²C cancels the clock stretch state and communication is resumed.

To cancel a clock stretch state and transmit data (including addresses), write the data to the IICAn register.

To receive data after canceling a clock stretch state, or to complete data transmission, set bit 5 (WRELn) of the IICCTLn0 register to 1.

To generate a restart condition after canceling a clock stretch state, set bit 1 (STTn) of the IICCTLn0 register to 1.

To generate a stop condition after canceling a clock stretch state, set bit n (SPTn) of the IICCTLn0 register to 1.

Execute the canceling processing only once for one clock stretch state.

If, for example, data is written to the IICAn register after canceling a clock stretch state by setting the WRELn bit to 1, an incorrect value may be output to SDAAn line because the timing for changing the SDAAn line conflicts with the timing for writing the IICAn register.

In addition to the above, communication is stopped if the IICEn bit is cleared to 0 when communication has been aborted, so that the clock stretch state can be canceled.

If the I²C bus has deadlocked due to noise, processing is saved from communication by setting bit 6 (LRELn) of the IICCTLn0 register, so that the clock stretch state can be canceled.

Caution If a processing to cancel a clock stretch state is executed when WUPn = 1, the clock stretch state will not be canceled.

15.5.8 Interrupt request (INTIICAn) generation timing and clock stretching control

The setting of bit 3 (WTIMn) of IICA control register n0 (IICCTLn0) determines the timing by which INTIICAn is generated and the corresponding clock stretching control, as shown in Table 15-2.

Table 15-2. INTIICAn Generation Timing and clock stretching Control

WTIMn	Durin	g Slave Device Ope	eration	During Master Device Operation			
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission	
0	9Notes 1, 2	8Note 2	8 ^{Note 2}	9	8	8	
1	9Notes 1, 2	9Note 2	9Note 2	9	9	9	

Notes 1. The slave device's INTIICAn signal and clock stretch period occurs at the falling edge of the ninth clock only when there is a match with the address set to the slave address register n (SVAn).

At this point, ACK is generated regardless of the value set to the IICCTLn0 register's bit 2 (ACKEn). For a slave device that has received an extension code, INTIICAn occurs at the falling edge of the eighth clock.

However, if the address does not match after restart, INTIICAn is generated at the falling edge of the 9th clock, but clock stretching does not occur.

2. If the received address does not match the contents of the slave address register n (SVAn) and extension code is not received, neither INTIICAn nor a clock stretching occurs.

Remark The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and clock stretching control are both synchronized with the falling edge of these clock signals.

(1) During address transmission/reception

- Slave device operation: Interrupt and clock stretching timing are determined depending on the conditions described in Notes 1 and 2 above, regardless of the WTIMn bit.
- Master device operation: Interrupt and clock stretching timing occur at the falling edge of the ninth clock regardless of the WTIMn bit.

(2) During data reception

• Master/slave device operation: Interrupt and clock stretching timing are determined according to the WTIMn bit.

(3) During data transmission

• Master/slave device operation: Interrupt and clock stretching timing are determined according to the WTIMn bit.

(4) Clock stretching cancellation method

The four clock stretching cancellation methods are as follows.

- Writing data to the IICA shift register n (IICAn)
- Setting bit 5 (WRELn) of IICA control register n0 (IICCTLn0) (canceling clock stretching)
- Setting bit 1 (STTn) of IICCTLn0 register (generating start condition) Note
- Setting bit 0 (SPTn) of IICCTLn0 register (generating stop condition) Note

Note Master only.

When 8th cycle clock stretching has been selected (WTIMn = 0), the presence/absence of ACK generation must be determined prior to clock stretching cancellation.

(5) Stop condition detection

INTIICAn is generated when a stop condition is detected (only when SPIEn = 1).



15.5.9 Address match detection method

In I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match can be detected automatically by hardware. An interrupt request (INTIICAn) occurs when the address set to the slave address register n (SVAn) matches the slave address sent by the master device, or when an extension code has been received

15.5.10 Error detection

In I²C bus mode, the status of the serial data bus (SDAAn) during data transmission is captured by the IICA shift register n (IICAn) of the transmitting device, so the IICA data prior to transmission can be compared with the transmitted IICA data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

Remark n = 0

15.5.11 Extension code

- (1) When the higher 4 bits of the receive address are either "0000" or "1111", the extension code reception flag (EXCn) is set to 1 for extension code reception and an interrupt request (INTIICAn) is issued at the falling edge of the eighth clock. The local address stored in the slave address register n (SVAn) is not affected.
- (2) The settings below are specified if 11110xx0 is transferred from the master by using a 10-bit address transfer when the SVAn register is set to 11110xx0. Note that INTIICAn occurs at the falling edge of the eighth clock.

Higher four bits of data match: EXCn = 1
 Seven bits of data match: COIn = 1

Remark EXCn: Bit 5 of IICA status register n (IICSn)
COIn: Bit 4 of IICA status register n (IICSn)

(3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

If the extension code is received while a slave device is operating, then the slave device is participating in communication even if its address does not match.

For example, after the extension code is received, if you do not wish to operate the target device as a slave device, set bit 6 (LRELn) of IICA control register n0 (IICCTLn0) to 1 to set the standby mode for the next communication operation.

Table 15-3. Bit Definitions of Major Extension Codes

Slave Address	R/W Bit	Description
0000000	0	General call address
1111 0 x x	0	10-bit slave address specification (during address authentication)
1111 0 x x	1	10-bit slave address specification (after address match, when read command is issued)

Remarks 1. See the I²C bus specifications issued by NXP Semiconductors for details of extension codes other than those described above.



15.5.12 Arbitration

When several master devices simultaneously generate a start condition (when the STTn bit is set to 1 before the STDn bit is set to 1), communication among the master devices is performed as the number of clocks are adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALDn) in the IICA status register n (IICSn) is set (1) via the timing by which the arbitration loss occurred, and the SCLAn and SDAAn lines are both set to high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALDn = 1 setting that has been made by software.

For details of interrupt request timing, see 15.5.8 Interrupt request (INTIICAn) generation timing and clock stretching control.

Remark STDn: Bit 1 of IICA status register n (IICSn)
STTn: Bit 1 of IICA control register n0 (IICCTLn0)

Master 1
SCLAn

SDAAn

Master 2
SCLAn

SDAAn

Transfer lines
SCLAn

SDAAn

Figure 15-21. Arbitration Timing Example

Table 15-4. Status During Arbitration and Interrupt Request Generation Timing

Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
Read/write data after address transmission	
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During ACK transfer period after data transmission	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is generated (when SPIEn = 1) ^{Note 2}
When data is at low level while attempting to generate a restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When stop condition is detected while attempting to generate a restart condition	When stop condition is generated (when SPIEn = 1) ^{Note 2}
When data is at low level while attempting to generate a stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When SCLAn is at low level while attempting to generate a restart condition	

- **Notes 1.** When the WTIMn bit (bit 3 of IICA control register n0 (IICCTLn0)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIMn = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
 - 2. When there is a chance that arbitration will occur, set SPIEn = 1 for master device operation.

Remarks 1. SPIEn: Bit 4 of IICA control register n0 (IICCTLn0)

15.5.13 Wakeup function

The I²C bus slave function is a function that generates an interrupt request signal (INTIICAn) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary INTIICAn signal from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

To use the wakeup function in the STOP mode, set the WUPn bit to 1. Addresses can be received regardless of the operation clock. An interrupt request signal (INTIICAn) is also generated when a local address and extension code have been received. Operation returns to normal operation by using an instruction to clear (0) the WUPn bit after this interrupt has been generated.

Figure 15-22 shows the flow for setting WUPn = 1 and Figure 15-23 shows the flow for setting WUPn = 0 upon an address match.




Figure 15-22. Flow When Setting WUPn = 1

Yes

WuPn = 0

Wait

Wait

Wait

Reading IICSn

STOP mode state

STOP mode state

Figure 15-23. Flow When Setting WUPn = 0 upon Address Match (Including Extension Code Reception)

Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA.

Use the following flows to perform the processing to release the STOP mode other than by an interrupt request (INTIICAn) generated from serial interface IICA.

- When operating next IIC communication as master: Flow shown in Figure 15-24
- When operating next IIC communication as slave:
 When restored by INTIICAn interrupt: Same as the flow in Figure 15-23
 When restored by other than INTIICAn interrupt: Until the INTIICAn interrupt occurs, continue operating with WUPn left set to 1

START SPIEn = 1 WUPn = 1Wait Waits for 3 clocks of fmck. STOP instruction STOP mode state Releasing STOP mode Releases STOP mode by an interrupt other than INTIICAn WUPn = 0 INTIICAn = 1? Yes Generates a STOP condition or selects as a slave device. Reading IICSn

Figure 15-24. When Operating as Master Device after Releasing STOP Mode Other than by INTIICAn

Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA.

15.5.14 Communication reservation

(1) When communication reservation function is enabled (bit n (IICRSVn) of IICA flag register n (IICFn) = 0)

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LRELn) of IICA control register n0 (IICCTLn0) to 1 and saving communication).

If bit 1 (STTn) of the IICCTLn0 register is set to 1 while the bus is not used (after a stop condition is detected), a start condition is automatically generated and clock stretch state is set.

If an address is written to the IICA shift register n (IICAn) after bit 4 (SPIEn) of the IICCTLn0 register was set to 1, and it was detected by generation of an interrupt request signal (INTIICAn) that the bus was released (detection of the stop condition), then the device automatically starts communication as the master. Data written to the IICAn register before the stop condition is detected is invalid.

When the STTn bit has been set to 1, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

- If the bus has been released a start condition is generated
- If the bus has not been released (standby mode) communication reservation

Check whether the communication reservation operates or not by using the MSTSn bit (bit 7 of the IICA status register n (IICSn)) after the STTn bit is set to 1 and the wait time elapses.

Use software to secure the wait time calculated by the following expression.

Wait time from setting STTn = 1 to checking the MSTSn flag:

(IICWLn setting value + IICWHn setting value + 4) / f_{MCK} + t_F × 2

Remarks 1. IICWLn: IICA low-level width setting register n


IICWHn: IICA high-level width setting register n tr: SDAAn and SCLAn signal falling times

fмск: IICA operation clock frequency

2. n = 0

Figure 15-25 shows the communication reservation timing.

Figure 15-25. Communication Reservation Timing




Generate by master device with bus mastership

Remark IICAn: IICA shift register n

STTn: Bit 1 of IICA control register n0 (IICCTLn0)
STDn: Bit 1 of IICA status register n (IICSn)
SPDn: Bit 0 of IICA status register n (IICSn)

Communication reservations are accepted via the timing shown in Figure 15-26. After bit 1 (STDn) of the IICA status register n (IICSn) is set to 1, a communication reservation can be made by setting bit 1 (STTn) of IICA control register n0 (IICCTLn0) to 1 before a stop condition is detected.

Figure 15-26. Timing for Accepting Communication Reservations



Standby mode (Communication can be reserved by setting STTn to 1 during this period.)

Figure 15-27 shows the communication reservation protocol.

DΙ SET1 STTn Sets STTn flag (communication reservation) Defines that communication reservation is in effect Define communication (defines and sets user flag to any part of RAM) reservation Secures wait timeNote 1 by software. Wait (Communication reservation)Note 2 MSTSn = 0? Confirmation of communication reservation Yes No (Generate start condition) Cancel communication Clear user flag reservation MOV IICAn, #××H IICAn write operation ΕI

Figure 15-27. Communication Reservation Protocol

Notes 1. The wait time is calculated as follows.

(IICWLn setting value + IICWHn setting value + 4) / f_{MCK} + t_F × 2

2. The communication reservation operation executes a write to the IICA shift register n (IICAn) when a stop condition interrupt request occurs.

Remarks 1. STTn: Bit 1 of IICA control register n0 (IICCTLn0)

MSTSn: Bit 7 of IICA status register n (IICSn)

IICAn: IICA shift register n

IICWLn: IICA low-level width setting register n IICWHn: IICA high-level width setting register n SDAAn and SCLAn signal falling times tr:

IICA operation clock frequency f_{MCK}:

2. n = 0

Jun 30, 2024

(2) When communication reservation function is disabled (bit 0 (IICRSVn) of IICA flag register n (IICFn) = 1)

When bit 1 (STTn) of IICA control register n0 (IICCTLn0) is set to 1 when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LRELn) of the IICCTLn0 register to 1 and saving communication)

To confirm whether the start condition was generated or request was rejected, check STCFn (bit 7 of the IICFn register). It takes up to 5 clocks of fMCK until the STCFn bit is set to 1 after setting STTn = 1. Therefore, secure the time by software.

15.5.15 Cautions

(1) When STCENn = 0

Immediately after I^2C operation is enabled (IICEn = 1), the bus communication status (IICBSYn = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

- <1> Set IICA control register n1 (IICCTLn1).
- <2> Set bit 7 (IICEn) of IICA control register n0 (IICCTLn0) to 1.
- <3> Set bit 0 (SPTn) of the IICCTLn0 register to 1.

(2) When STCENn = 1

Immediately after I^2C operation is enabled (IICEn = 1), the bus released status (IICBSYn = 0) is recognized regardless of the actual bus status. To generate the first start condition (STTn = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

(3) If other I2C communications are already in progress

If I²C operation is enabled and the device participates in communication already in progress when the SDAAn pin is low and the SCLAn pin is high, the macro of I²C recognizes that the SDAAn pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code, ACK is returned, but this interferes with other I²C communications. To avoid this, start I²C in the following sequence.

- <1> Clear bit 4 (SPIEn) of the IICCTLn0 register to 0 to disable generation of an interrupt request signal (INTIICAn) when the stop condition is detected.
- <2> Set bit 7 (IICEn) of the IICCTLn0 register to 1 to enable the operation of I²C.
- <3> Wait for detection of the start condition.
- <4> Set bit 6 (LRELn) of the IICCTLn0 register to 1 before ACK is returned (4 to 72 clocks of fmck after setting the IICEn bit to 1), to forcibly disable detection.
- (4) Setting the STTn and SPTn bits (bits 1 and 0 of the IICCTLn0 register) again after they are set and before they are cleared to 0 is prohibited.
- (5) When transmission is reserved, set the SPIEn bit (bit 4 of the IICCTLn0 register) to 1 so that an interrupt request is generated when the stop condition is detected. Transfer is started when communication data is written to the IICA shift register n (IICAn) after the interrupt request is generated. Unless the interrupt is generated when the stop condition is detected, the device stops in the wait state because the interrupt request is not generated when communication is started. However, it is not necessary to set the SPIEn bit to 1 when the MSTSn bit (bit 7 of the IICA status register n (IICSn)) is detected by software.

15.5.16 Communication operations

The following shows three operation procedures with the flowchart.

(1) Master operation in single master system

The flowchart when using the R7F0C003, R7F0C004 as the master in a single master system is shown below. This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

(2) Master operation in multimaster system

In the I^2C bus multimaster system, whether the bus is released or used cannot be judged by the I^2C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the R7F0C003, R7F0C004 takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the R7F0C003, R7F0C004 looses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

(3) Slave operation

An example of when the R7F0C003, R7F0C004 is used as the I²C bus slave is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIICAn interrupt occurrence (communication waiting). When an INTIICAn interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing.

By checking the flags, necessary communication processing is performed.

(1) Master operation in single-master system




Figure 15-28. Master Operation in Single-Master System

Note Release (SCLAn and SDAAn pins = high level) the I²C bus in conformance with the specifications of the product that is communicating. If EEPROM is outputting a low level to the SDAAn pin, for example, set the SCLAn pin in the output port mode, and output a clock pulse from the output port until the SDAAn pin is constantly at high level.

Remarks 1. Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.

2. n = 0

(2) Master operation in multi-master system

START Setting the PER0 register Releases the serial interface IICAn from the reset state and starts clock supply. Setting of the port used alternatively as the pin to be used. Setting port First, set the port to input mode and the output latch to 0 (see 15.3.8 Port mode register 6 (PM6)). $\mathsf{IICWLn},\,\mathsf{IICWHn} \leftarrow \mathsf{XXH}$ Selects a transfer clock. $\mathsf{SVAn} \leftarrow \mathsf{XXH}$ Sets a local address. IICFn ←0XH Sets a start condition etting STCENn and IICRSVn Setting IICCTLn1 IICCTLn0 ← 0XX111XXB ACKEn = WTIMn = SPIEn = 1 IICCTLn0 ← 1XX111XXB IICEn = 1 nitial setting Set the port from input mode to output mode and enable the output of the ${\rm \hat{1}C}$ bus Setting port (see 15.3.8 Port mode register 6 (PM6)). Releases the bus for a specific period. Checking bus status Bus status is No STCENn = 1? being checked. Prepares for starting INTIICAn SPTn = 1 Yes interrupt occurs? (generates a stop condition). Yes INTIICAn interrupt occurs? Waits for detection SPDn = 1? of the stop condition. Yes Slave operation SPDn = 1? Yes Slave operation • Waiting to be specified as a slave by other master (1) • Waiting for a communication start request (depends on user program) No Master operation starts? (No communication start request) for a communication SPIEn = 0 (Communication start request) INTIICAn SPIEn = 1 interrupt occurs? Waits for a communication request. Yes

Figure 15-29. Master Operation in Multi-Master System (1/3)

Note Confirm that the bus is released (CLDn bit = 1, DADn bit = 1) for a specific period (for example, for a period of one frame). If the SDAAn pin is constantly at low level, decide whether to release the I²C bus (SCLAn and SDAAn pins = high level) in conformance with the specifications of the product that is communicating.

Slave operation

Remark n = 0

IICRSVn = 0?

communication

Yes

Enables reserving Disables reserving


(В

communication

Enables reserving communication. Prepares for starting communication STTn = 1 (generates a start condition). Secure wait time Note by software. Wait Communication processing No MSTSn = 1? Yes INTIICAn No interrupt occurs? Waits for bus release (communication being reserved). Yes EXCn = 1 or COIn = Wait state after stop condition was detected and start condition Yes was generated by the communication reservation function. С Slave operation

Figure 15-29. Master Operation in Multi-Master System (2/3)

Note The wait time is calculated as follows. (IICWLn setting value + IICWHn setting value + 4)/f_{MCK} + t_F × 2



Remarks 1. IICWLn: IICA low-level width setting register n

IICWHn: IICA high-level width setting register n tr: SDAAn and SCLAn signal falling times

fmck: IICA operation clock frequency

2. n = 0




Figure 15-29. Master Operation in Multi-Master System (3/3)

Remarks 1. Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.


- **2.** To use the device as a master in a multi-master system, read the MSTSn bit each time interrupt INTIICAn has occurred to check the arbitration result.
- 3. To use the device as a slave in a multi-master system, check the status by using the IICA status register n (IICSn) and IICA flag register n (IICFn) each time interrupt INTIICAn has occurred, and determine the processing to be performed next.
- **4.** n = 0

(3) Slave operation

The processing procedure of the slave operation is as follows.

Basically, the slave operation is event-driven. Therefore, processing by the INTIICAn interrupt (processing that must substantially change the operation status such as detection of a stop condition during communication) is necessary.

In the following explanation, it is assumed that the extension code is not supported for data communication. It is also assumed that the INTIICAn interrupt servicing only performs status transition processing, and that actual data communication is performed by the main processing.



Therefore, data communication processing is performed by preparing the following three flags and passing them to the main processing instead of INTIICAn.

<1> Communication mode flag

This flag indicates the following two communication statuses.

• Clear mode: Status in which data communication is not performed

• Communication mode: Status in which data communication is performed (from valid address detection to

stop condition detection, no detection of ACK from master, address mismatch)

<2> Ready flag

This flag indicates that data communication is enabled. Its function is the same as the INTIICAn interrupt for ordinary data communication. This flag is set by interrupt servicing and cleared by the main processing. Clear this flag by interrupt servicing when communication is started. However, the ready flag is not set by interrupt servicing when the first data is transmitted. Therefore, the first data is transmitted without the flag being cleared (an address match is interpreted as a request for the next data).

<3> Communication direction flag

This flag indicates the direction of communication. Its value is the same as the TRCn bit.

The main processing of the slave operation is explained next.

Start serial interface IICA and wait until communication is enabled. When communication is enabled, execute communication by using the communication mode flag and ready flag (processing of the stop condition and start condition is performed by an interrupt. Here, check the status by using the flags).

The transmission operation is repeated until the master no longer returns ACK. If ACK is not returned from the master, communication is completed.

For reception, the necessary amount of data is received. When communication is completed, ACK is not returned as the next data. After that, the master generates a stop condition or restart condition. Exit from the communication status occurs in this way.




Figure 15-30. Slave Operation Flowchart (1)

Remarks 1. Conform to the specifications of the product that is in communication, regarding the transmission and reception formats.

2. n = 0

An example of the processing procedure of the slave with the INTIICAn interrupt is explained below (processing is performed assuming that no extension code is used). The INTIICAn interrupt checks the status, and the following operations are performed.

- <1> Communication is stopped if the stop condition is issued.
- <2> If the start condition is issued, the address is checked and communication is completed if the address does not match. If the address matches, the communication mode is set, wait is cancelled, and processing returns from the interrupt (the ready flag is cleared).
- <3> For data transmit/receive, only the ready flag is set. Processing returns from the interrupt with the I²C bus remaining in the wait state.

Remark <1> to <3> above correspond to <1> to <3> in Figure 15-31 Slave Operation Flowchart (2).




Figure 15-31. Slave Operation Flowchart (2)

Remark n = 0

15.5.17 Timing of I²C interrupt request (INTIICAn) occurrence

The timing of transmitting or receiving data and generation of interrupt request signal INTIICAn, and the value of the IICA status register n (IICSn) when the INTIICAn signal is generated are shown below.

Remarks 1. ST: Start condition

AD6 to AD0: Address

R/W: Transfer direction specification

ACK: Acknowledge

D7 to D0: Data


SP: Stop condition

2. n = 0

(1) Master device operation

(a) Start ~ Address ~ Data ~ Data ~ Stop (transmission/reception)

(i) When WTIMn = 0



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×000B

▲3: IICSn = 1000×000B (Sets the WTIMn bit to 1)Note

▲4: IICSn = 1000××00B (Sets the SPTn bit to 1)Note

△5: IICSn = 00000001B


Note To generate a stop condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×100B

▲3: IICSn = 1000××00B (Sets the SPTn bit to 1)

△4: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

(i) When WTIMn = 0



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×000B (Sets the WTIMn bit to 1)Note 1

▲3: IICSn = 1000××00B (Clears the WTIMn bit to 0^{Note 2}, sets the STTn bit to 1)

▲4: IICSn = 1000×110B

▲5: IICSn = 1000×000B (Sets the WTIMn bit to 1)Note 3

▲6: IICSn = 1000××00B (Sets the SPTn bit to 1)

△7: IICSn = 00000001B


- **Notes 1.** To generate a start condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.
 - 2. Clear the WTIMn bit to 0 to restore the original setting.
 - **3.** To generate a stop condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1



▲1: IICSn = 1000×110B

▲2: IICSn = 1000××00B (Sets the STTn bit to 1)

▲3: IICSn = 1000×110B

▲4: IICSn = 1000××00B (Sets the SPTn bit to 1)

△5: IICSn = 00000001B


Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

(i) When WTIMn = 0



▲1: IICSn = 1010×110B

▲2: IICSn = 1010×000B

▲3: IICSn = 1010×000B (Sets the WTIMn bit to 1)Note

▲4: IICSn = 1010××00B (Sets the SPTn bit to 1)

△5: IICSn = 00000001B


Note To generate a stop condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1



▲1: IICSn = 1010×110B

▲2: IICSn = 1010×100B

▲3: IICSn = 1010××00B (Sets the SPTn bit to 1)

△4: IICSn = 00001001B

Remark ▲: Always generated


 \triangle : Generated only when SPIEn = 1

×: Don't care

(2) Slave device operation (slave address data reception)

(a) Start ~ Address ~ Data ~ Data ~ Stop

(i) When WTIMn = 0



▲1: IICSn = 0001×110B ▲2: IICSn = 0001×000B


▲3: IICSn = 0001×000B △4: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1



▲1: IICSn = 0001×110B

▲2: IICSn = 0001×100B

▲3: IICSn = 0001××00B

△4: IICSn = 00000001B


Remark ▲: Always generated

△: Generated only when SPIEn = 1


×: Don't care

(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, matches with SVAn)




(ii) When WTIMn = 1 (after restart, matches with SVAn)




×: Don't care

(c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, does not match address (= extension code))




(ii) When WTIMn = 1 (after restart, does not match address (= extension code))




(d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, does not match address (= not extension code))



(ii) When WTIMn = 1 (after restart, does not match address (= not extension code))




(3) Slave device operation (when receiving extension code)

The device is always participating in communication when it receives an extension code.

(a) Start ~ Code ~ Data ~ Data ~ Stop

(i) When WTIMn = 0



▲1: IICSn = 0010×010B

▲2: IICSn = 0010×000B

▲3: IICSn = 0010×000B


△4: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1



▲1: IICSn = 0010×010B

▲2: IICSn = 0010×110B

▲3: IICSn = 0010×100B

▲4: IICSn = 0010××00B

△5: IICSn = 00000001B


Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1


×: Don't care

(b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, matches SVAn)



(ii) When WTIMn = 1 (after restart, matches SVAn)




(c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, extension code reception)


AD6 to AD0 R/W ACK ACK ST AD6 to AD0 R/W ACK D7 to D0 D7 to D0 ACK **▲**2 **▲**3 ∆5 ▲1: IICSn = 0010×010B ▲2: IICSn = 0010×000B ▲3: IICSn = 0010×010B ▲4: IICSn = 0010×000B △5: IICSn = 00000001B **Remark** ▲: Always generated \triangle : Generated only when SPIEn = 1 ×: Don't care

(ii) When WTIMn = 1 (after restart, extension code reception)




(d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, does not match address (= not extension code))



(ii) When WTIMn = 1 (after restart, does not match address (= not extension code))



(4) Operation without communication

(a) Start ~ Code ~ Data ~ Data ~ Stop

| ST | AD6 to AD0 | R/W | ACK | D7 to D0 | ACK | D7 to D0 | ACK | SP |

Δ1: IICSn = 00000001B


| Remark | Δ: Generated only when SPIEn = 1

(5) Arbitration loss operation (operation as slave after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTSn bit each time interrupt request signal INTIICAn has occurred to check the arbitration result.

(a) When arbitration loss occurs during transmission of slave address data

(i) When WTIMn = 0



(ii) When WTIMn = 1

 ST
 AD6 to AD0
 R/W
 ACK
 D7 to D0
 ACK
 D7 to D0
 ACK
 SP

▲1: IICSn = 0101×110B

▲2: IICSn = 0001×100B

▲3: IICSn = 0001××00B

△4: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(b) When arbitration loss occurs during transmission of extension code

(i) When WTIMn = 0



▲1: IICSn = 0110×010B

▲2: IICSn = 0010×000B

▲3: IICSn = 0010×000B


△4: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1



▲1: IICSn = 0110×010B

▲2: IICSn = 0010×110B

▲3: IICSn = 0010×100B

▲4: IICSn = 0010××00B

△5: IICSn = 00000001B

Remark ▲: Always generated


 \triangle : Generated only when SPIEn = 1

×: Don't care

(6) Operation when arbitration loss occurs (no communication after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTSn bit each time interrupt request signal INTIICAn has occurred to check the arbitration result.

(a) When arbitration loss occurs during transmission of slave address data (when WTIMn = 1)



(b) When arbitration loss occurs during transmission of extension code

 ST
 AD6 to AD0
 R/W
 ACK
 D7 to D0
 ACK
 D7 to D0
 ACK
 SP

 ▲1: IICSn = 0110×010B

 Sets LRELn = 1 by software

 △2: IICSn = 00000001B


 Remark
 ▲: Always generated

 △: Generated only when SPIEn = 1


(c) When arbitration loss occurs during transmission of data

(i) When WTIMn = 0

×: Don't care




(ii) When WTIMn = 1




(d) When loss occurs due to restart condition during data transfer

(i) Not extension code (Example: unmatches with SVAn)



(ii) Extension code




▲2: IICSn = 1000×110B ▲2: IICSn = 01100010B Sets LRELn = 1 by software △3: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1


×: Don't care m = 6 to 0

(e) When loss occurs due to stop condition during data transfer



(f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition

(i) When WTIMn = 0



▲1: IICSn = 1000×110B

 \triangle 2: IICSn = 1000×000B (Sets the WTIMn bit to 1)

▲3: IICSn = 1000×100B (Clears the WTIMn bit to 0)


▲4: IICSn = 01000000B △5: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×100B (Sets the STTn bit to 1)

▲3: IICSn = 01000100B △4: IICSn = 00000001B


Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition

(i) When WTIMn = 0



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×000B (Sets the WTIMn bit to 1)

▲3: IICSn = 1000××00B (Sets the STTn bit to 1)


△4: IICSn = 01000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1



▲1: IICSn = 1000×110B

▲2: IICSn = 1000××00B (Sets the STTn bit to 1)

△3: IICSn = 01000001B


Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition

(i) When WTIMn = 0



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×000B (Sets the WTIMn bit to 1)

▲3: IICSn = 1000×100B (Clears the WTIMn bit to 0)


▲4: IICSn = 01000100B △5: IICSn = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×100B (Sets the SPTn bit to 1)

▲3: IICSn = 01000100B △4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

15.6 Timing Charts

When using the I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRCn bit (bit 3 of the IICA status register n (IICSn)), which specifies the data transfer direction, and then starts serial communication with the slave device.


Figures 15-32 and 15-33 show timing charts of the data communication.

The IICA shift register n (IICAn)'s shift operation is synchronized with the falling edge of the serial clock (SCLAn). The transmit data is transferred to the SO latch and is output (MSB first) via the SDAAn pin.

Data input via the SDAAn pin is captured into IICAn at the rising edge of SCLAn.

Figure 15-32. Example of Master to Slave Communication (9th Cycle Clock Stretching Is Selected for Master, 9th Cycle Clock Stretching Is Selected for Slave) (1/4)

(1) Start condition ~ address ~ data



Notes 1. Write data to IICAn, not setting the WRELn bit, in order to cancel a clock stretch state during transmission by a master device.


- 2. Make sure that the time between the fall of the SDAAn pin signal and the fall of the SCLAn pin signal is at least 4.0 μs when specifying standard mode and at least 0.6 μs when specifying fast mode.
- **3.** For releasing clock stretch state during reception of a slave device, write "FFH" to IICAn or set the WRELn bit.

The meanings of <1> to <6> in (1) Start condition ~ address ~ data in Figure 15-32 are explained below.

- <1> The start condition trigger is set by the master device (STTn = 1) and a start condition (i.e. SCLAn = 1 changes SDAAn from 1 to 0) is generated once the bus data line goes low (SDAAn). When the start condition is subsequently detected, the master device enters the master device communication status (MSTSn = 1). The master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.
- <2> The master device writes the address + W (transmission) to the IICA shift register n (IICAn) and transmits the slave address.
- <3> In the slave device if the address received matches the address (SVAn value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLAn = 0) and issues an interrupt (INTIICAn: address match)^{Note}.
- <5> The master device writes the data to transmit to the IICAn register and releases the clock stretch status that it set by the master device.
- <6> If the slave device releases the clock stretch status (WRELn = 1), the master device starts transferring data to the slave device.
- **Note** If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- **Remarks 1.** <1> to <15> in Figure 15-32 represent the entire procedure for communicating data using the I^2C bus.
 - Figure 15-32 (1) Start condition \sim address \sim data shows the processing from <1> to <6>, Figure 15-32 (2) Address \sim data \sim data shows the processing from <3> to <10>, and Figure 15-32 (3) Data \sim data \sim stop condition shows the processing from <7> to <15>.
 - **2.** n = 0

Figure 15-32. Example of Master to Slave Communication (9th Cycle Clock Stretching Is Selected for Master, 9th Cycle Clock Stretching Is Selected for Slave) (2/4)

(2) Address ~ data ~ data




- **Notes 1.** Write data to IICAn, not setting the WRELn bit, in order to cancel a Clock stretch state during transmission by a master device.
 - 2. For releasing Clock stretch state during reception of a slave device, write "FFH" to IICAn or set the WRELn bit.

The meanings of <3> to <10> in (2) Address ~ data ~ data in Figure 15-32 are explained below.

- <3> In the slave device if the address received matches the address (SVAn value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLAn = 0) and issues an interrupt (INTIICAn: address match)^{Note}.
- <5> The master device writes the data to transmit to the IICA shift register n (IICAn) and releases the clock stretch status that it set by the master device.
- <6> If the slave device releases the clock stretch status (WRELn = 1), the master device starts transferring data to the slave device.
- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <9> The master device writes the data to transmit to the IICAn register and releases the clock stretch status that it set by the master device.
- <10> The slave device reads the received data and releases the clock stretch status (WRELn = 1). The master device then starts transferring data to the slave device.
- **Note** If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- **Remarks 1.** <1> to <15> in Figure 15-32 represent the entire procedure for communicating data using the I²C bus.
 - Figure 15-32 (1) Start condition \sim address \sim data shows the processing from <1> to <6>, Figure 15-32 (2) Address \sim data \sim data shows the processing from <3> to <10>, and Figure 15-32 (3) Data \sim data \sim stop condition shows the processing from <7> to <15>.
 - **2.** n = 0

Figure 15-32. Example of Master to Slave Communication (9th Cycle Clock Stretching Is Selected for Master, 9th Cycle Clock Stretching Is Selected for Slave) (3/4)

(3) Data ~ data ~ Stop condition



Notes 1. Write data to IICAn, not setting the WRELn bit, in order to cancel a clock stretch state during transmission by a master device.


- 2. Make sure that the time between the rise of the SCLAn pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μs when specifying standard mode and at least 0.6 μs when specifying fast mode.
- For releasing clock stretch state during reception of a slave device, write "FFH" to IICAn or set the WRELn bit.

The meanings of <7> to <15> in (3) Data ~ data ~ stop condition in Figure 15-32 are explained below.

- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <9> The master device writes the data to transmit to the IICA shift register n (IICAn) and releases the clock stretch status that it set by the master device.
- <10> The slave device reads the received data and releases the clock stretch status (WRELn = 1). The master device then starts transferring data to the slave device.
- <11> When data transfer is complete, the slave device (ACKEn =1) sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <12> The master device and slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <13> The slave device reads the received data and releases the clock stretch status (WRELn = 1).
- <14> By the master device setting a stop condition trigger (SPTn = 1), the bus data line is cleared (SDAAn = 0) and the bus clock line is set (SCLAn = 1). After the stop condition setup time has elapsed, by setting the bus data line (SDAAn = 1), the stop condition is then generated (i.e. SCLAn =1 changes SDAAn from 0 to 1).
- <15> When a stop condition is generated, the slave device detects the stop condition and issues an interrupt (INTIICAn: stop condition).
- **Remarks 1.** <1> to <15> in Figure 15-32 represent the entire procedure for communicating data using the I²C bus.
 - Figure 15-32 (1) Start condition \sim address \sim data shows the processing from <1> to <6>, Figure 15-32 (2) Address \sim data \sim data shows the processing from <3> to <10>, and Figure 15-32 (3) Data \sim data \sim stop condition shows the processing from <7> to <15>.
 - **2.** n = 0

Figure 15-32. Example of Master to Slave Communication (9th Cycle Clock Stretching Is Selected for Master, 9th Cycle Clock Stretching Is Selected for Slave) (4/4)

(4) Data ~ restart condition ~ address



Notes 1. Make sure that the time between the rise of the SCLAn pin signal and the generation of the start condition after a restart condition has been issued is at least 4.7 μs when specifying standard mode and at least 0.6 μs when specifying fast mode.


2. For releasing clock stretch state during reception of a slave device, write "FFH" to IICAn or set the WRELn bit.

The following describes the operations in Figure 15-32 (4) Data ~ restart condition ~ address. After the operations in steps <7> and <8>, the operations in steps <i> to <iii> are performed. These steps return the processing to step <iii>, the data transmission step.

- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <i> The slave device reads the received data and releases the clock stretch status (WRELn = 1).
- <ii> The start condition trigger is set again by the master device (STTn = 1) and a start condition (i.e. SCLAn = 1 changes SDAAn from 1 to 0) is generated once the bus clock line goes high (SCLAn = 1) and the bus data line goes low (SDAAn = 0) after the restart condition setup time has elapsed. When the start condition is subsequently detected, the master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.
- <ii> The master device writing the address + R/W (transmission) to the IICA shift register (IICAn) enables the slave address to be transmitted.

Figure 15-33. Example of Slave to Master Communication (8th Cycle Clock Stretching Is Selected for Master, 9th Cycle Clock Stretching Is Selected for Slave) (1/3)

(1) Start condition ~ address ~ data



Notes 1. For releasing clock stretch state during reception of a master device, write "FFH" to IICAn or set the WRFI n bit


- 2. Make sure that the time between the fall of the SDAAn pin signal and the fall of the SCLAn pin signal is at least 4.0 μs when specifying standard mode and at least 0.6 μs when specifying fast mode.
- 3. Write data to IICAn, not setting the WRELn bit, in order to cancel a clock stretch state during transmission by a slave device.

The meanings of <1> to <7> in (1) Start condition ~ address ~ data in Figure 15-33 are explained below.

- <1> The start condition trigger is set by the master device (STTn = 1) and a start condition (i.e. SCLAn = 1 changes SDAAn from 1 to 0) is generated once the bus data line goes low (SDAAn). When the start condition is subsequently detected, the master device enters the master device communication status (MSTSn = 1). The master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.
- <2> The master device writes the address + R (reception) to the IICA shift register n (IICAn) and transmits the slave address.
- <3> In the slave device if the address received matches the address (SVAn value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLAn = 0) and issues an interrupt (INTIICAn: address match)^{Note}.
- <5> The timing at which the master device sets the clock stretch status changes to the 8th clock (WTIMn = 0).
- <6> The slave device writes the data to transmit to the IICAn register and releases the clock stretch status that it set by the slave device.
- <7> The master device releases the clock stretch status (WRELn = 1) and starts transferring data from the slave device to the master device.
- **Note** If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- **Remarks 1.** <1> to <19> in Figure 15-33 represent the entire procedure for communicating data using the I²C bus.
 - Figure 15-33 (1) Start condition \sim address \sim data shows the processing from <1> to <7>, Figure 15-33 (2) Address \sim data \sim data shows the processing from <3> to <12>, and Figure 15-33 (3) Data \sim data \sim stop condition shows the processing from <8> to <19>.
 - **2.** n = 0

Figure 15-33. Example of Slave to Master Communication (8th Cycle Clock Stretching Is Selected for Master, 9th Cycle Clock Stretching Is Selected for Slave) (2/3)

(2) Address ~ data ~ data




- **Notes 1.** For releasing clock stretch state during reception of a master device, write "FFH" to IICAn or set the WRELn bit.
 - 2. Write data to IICAn, not setting the WRELn bit, in order to cancel a clock stretch state during transmission by a slave device.

The meanings of <3> to <12> in (2) Address ~ data ~ data in Figure 15-33 are explained below.

- <3> In the slave device if the address received matches the address (SVAn value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLAn = 0) and issues an interrupt (INTIICAn: address match)^{Note}.
- <5> The master device changes the timing of the clock stretch status to the 8th clock (WTIMn = 0).
- <6> The slave device writes the data to transmit to the IICA shift register n (IICAn) and releases the clock stretch status that it set by the slave device.
- <7> The master device releases the clock stretch status (WRELn = 1) and starts transferring data from the slave device to the master device.
- <8> The master device sets a clock stretch status (SCLAn = 0) at the falling edge of the 8th clock, and issues an interrupt (INTIICAn: end of transfer). Because of ACKEn = 1 in the master device, the master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the clock stretch status (WRELn = 1).
- <10> The ACK is detected by the slave device (ACKDn = 1) at the rising edge of the 9th clock.
- <11> The slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICAn: end of transfer).
- <12> By the slave device writing the data to transmit to the IICAn register, the clock stretch status set by the slave device is released. The slave device then starts transferring data to the master device.
- **Note** If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- **Remarks 1.** <1> to <19> in Figure 15-33 represent the entire procedure for communicating data using the I²C bus.
 - Figure 15-33 (1) Start condition \sim address \sim data shows the processing from <1> to <7>, Figure 15-33 (2) Address \sim data \sim data shows the processing from <3> to <12>, and Figure 15-33 (3) Data \sim data \sim stop condition shows the processing from <8> to <19>.
 - **2.** n = 0

Figure 15-33. Example of Slave to Master Communication (8th Cycle Clock Stretching is Changed to 9th Cycle Clock Stretching for Master, 9th Cycle Clock Stretching is Selected for Slave) (3/3)

(3) Data ~ data ~ stop condition



Notes 1. To cancel a clock stretch state, write "FFH" to IICAn or set the WRELn bit.

- **2.** Make sure that the time between the rise of the SCLAn pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μs when specifying standard mode and at least 0.6 μs when specifying fast mode.
- **3.** Write data to IICAn, not setting the WRELn bit, in order to cancel a clock stretch state during transmission by a slave device.
- **4.** If a clock stretch state during transmission by a slave device is canceled by setting the WRELn bit, the TRCn bit will be cleared.

The meanings of <8> to <19> in (3) Data ~ data ~ stop condition in Figure 15-33 are explained below.

- <8> The master device sets a clock stretch status (SCLAn = 0) at the falling edge of the 8th clock, and issues an interrupt (INTIICAn: end of transfer). Because of ACKEn = 0 in the master device, the master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the clock stretch status (WRELn = 1).
- <10> The ACK is detected by the slave device (ACKDn = 1) at the rising edge of the 9th clock.
- <11> The slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICAn: end of transfer).
- <12> By the slave device writing the data to transmit to the IICA register, the clock stretch status set by the slave device is released. The slave device then starts transferring data to the master device.
- <13> The master device issues an interrupt (INTIICAn: end of transfer) at the falling edge of the 8th clock, and sets a clock stretch status (SCLAn = 0). Because ACK control (ACKEn = 1) is performed, the bus data line is at the low level (SDAAn = 0) at this stage.
- <14> The master device sets NACK as the response (ACKEn = 0) and changes the timing at which it sets the clock stretch status to the 9th clock (WTIMn = 1).
- <15> If the master device releases the clock stretch status (WRELn = 1), the slave device detects the NACK (ACK = 0) at the rising edge of the 9th clock.
- <16> The master device and slave device set a clock stretch status (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <17> When the master device issues a stop condition (SPTn = 1), the bus data line is cleared (SDAAn = 0) and the master device releases the clock stretch status. The master device then waits until the bus clock line is set (SCLAn = 1).
- <18> The slave device acknowledges the NACK, halts transmission, and releases the clock stretch status (WRELn = 1) to end communication. Once the slave device releases the clock stretch status, the bus clock line is set (SCLAn = 1).
- <19> Once the master device recognizes that the bus clock line is set (SCLAn = 1) and after the stop condition setup time has elapsed, the master device sets the bus data line (SDAAn = 1) and issues a stop condition (i.e. SCLAn =1 changes SDAAn from 0 to 1). The slave device detects the generated stop condition and slave device issue an interrupt (INTIICAn: stop condition).
- Remarks 1. <1> to <19> in Figure 15-33 represent the entire procedure for communicating data using the I²C
 - Figure 15-33 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 15-33 (2) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 15-33 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.
 - **2.** n = 0

CHAPTER 16 SMART CARD INTERFACE (SMCI)

16.1 Functions of Smart Card Interface

The smart card interface (SMCI) can handle asynchronous serial communications and supports smart card (IC card) interfaces conforming to ISO/IEC 7816-3 (standard for Identification Cards).

The features of the smart card interface are below.

- Master function of the smart card interface (supply of the output clock)
- Serial data communications are asynchronous serial communication
 - Data length: 8 bits
 - An error signal can be automatically transmitted on detection of a parity error during reception
 - Data can be automatically retransmitted on receiving an error signal during transmission
 - Both direct convention and inverse convention are supported
- Bit rate specifiable with on-chip baud rate generator
- Preamble function
- Interrupt sources: Three sources

Transmit end, receive data full, and receive error.

The transmit end interrupt and receive data full interrupts can activate the DMA.

16.2 Configuration of Smart Card Interface

The smart card interface (SMCI) includes the following hardware.

Table 16-1. Configuration of Smart Card Interface

Item	Configuration
Shift register	Receive shift register n, Transmit shift register n
Buffer register	Smart card receive data register n (SCRDRn) Smart card transmit data register n (SCTDRn)
Serial clock output	SCCLKn
Serial data I/O	SCIOn
Control registers	Peripheral enable register 1 (PER1)
	Smart card serial mode register n (SCMRn)
	Smart card serial control register n (SCCRn)
	Smart card serial status register (SCSRn)
	Smart card bit rate register n (SCBRRn)
	Port input mode register 5 (PIM5)
	Port output mode register 5 (POM5)
	Port mode register 5 (PM5)
	Port register 5 (P5)

Figure 16-1 shows the SMCI block diagram and Table 16-1 lists the SMCI pin configuration.


Internal bus SCTDRn **SCBRRn SCRDRn** SCSRn SCCRn SCMRn Transmit shif register n register n Baud rate generator Clock fclk/4 SCIOn(O) Transmission/ fclk/8 reception control ► SCCLKn Parity error occurrence ►INTSCTn Interrupt signals **►**INTSCRn Parity check **→**INTSCEn

Figure 16-1. SMCI Block Diagram

16.2.1 Receive shift register n

Receive shift register n is a shift register which is used to receive serial data input from the SCIOn pin and converts it into parallel data. When one frame of data has been received, it is transferred to SCRDRn automatically. Receive shift register n cannot be directly accessed by the CPU.

Figure 16-2. Format of Receive Shift Register n




16.2.2 Transmit shift register n

Transmit shift register n is a shift register that transmits serial data. To perform serial data transmission, the SMCI first automatically transfers transmit data from SCTDRn to Transmit shift register n, and then sends the data to the SCIOn pin.

Transmit shift register n cannot be directly accessed by the CPU.

Figure 16-3. Format of Receive Shift Register n



16.2.3 Smart Card Receive Data Register n (SCRDRn)


SCRDRn register is an 8-bit register that stores receive data. When the SMCI has received one frame of serial data, it transfers the received serial data from receive shift register n. This allows receive shift register n to receive the next data.

Before reading SCRDRn, confirm that the SCRDRF flag in SCSSRn is set to 1.

The SCRDRn register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 16-4. Format of Smart Card Receive Data Register n (SCRDRn)




16.2.4 Smart Card Transmit Data Register n (SCTDRn)

SCTDRn register is an 8-bit register that stores transmit data. When the SMCI detects that transmit shift register n is empty, it transfers the transmit data written in SCTDRn to transmit shift register n and starts transmission. If the next transmit data has already been written to SCTDRn when one frame of data is transmitted, the SMCI transfers the written data to SCTSRn to continue transmission. The CPU is able to read from or write to SCTDRn at any time. Before writing data for transmission to SCTDRn, confirm that the SCTDRE flag in SCSSRn is set to 1.

The SCTDRn register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to FFH.

Figure 16-5. Format of Smart Card Transmit Data Register n (SCTDRn)



16.3 Registers Controlling Smart Card Interface

The smart card interface is controlled by the following registers.

- Peripheral enable register 1 (PER1)
- Smart card serial mode register n (SCMRn)
- · Smart card serial control register n (SCCRn)
- Smart card serial status register n (SCSRn)
- Smart card bit rate register n (SCBRRn)
- Port input mode register 5 (PIM5)
- Port output mode register 5 (POM5)
- Port mode register 5 (PM5)
- Port register 5 (P5)

Remark n: Channel number (n = 0, 1)

16.3.1 Peripheral enable register 1 (PER1)

This register is used to enable or disable supplying the clock to the register used for the subsystem clock frequency measurement function. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the SMCIn are used, be sure to set bits 2, 1 (SMCI1EN, SMCI0EN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 16-6. Format of Peripheral Enable Register 1 (PER1)

Address: F007AH After reset: 00H R/W <6> Symbol <7> <5> 3 <2> <1> 0 PER1 TMKAEN **FMCEN CMPEN** SMCI1EN SMCI0EN

SMCInEN	Control of internal clock supply to smart card interface n
0	Stops input clock supply. SFR used by the smart card interface n cannot be written. The smart card interface n is in the reset status.
1	Enables input clock supply. • SFR used by the smart card interface n can be read/written.

Cautions 1. When the SMCI function is not used, be sure to set the SMCInEN bit in PER1 register to 0 (stops input clock).

2. Be sure to set bits 4, 3, and 0 to "0".

16.3.2 Smart Card Serial Mode Register n (SCMRn)

SCMRn register is used to set the serial transfer format and select the clock source for the on-chip baud rate generator. The SCMRn register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 18H.

Figure 16-7. Format of Smart Card Serial Mode Register n (SCMRn) (1/2)

Address: F0322H (SCMR0), F032AH (SCMR1) After reset: 18H R/W Symbol 6 5 3 2 0 SCMRn^{Note} SCGSM SCBLK SCOE SCBCP2 SCBCP1 SCBCP0 SCCKS1 SCCKS0

SCGSM	GSM mode selection	
0	Normal mode operation	
1	GSM mode operation	

Setting this bit to 1 allows GSM mode operation.

In GSM mode, the SCTEND flag set timing is put forward to 11.0 etu (elementary time unit = 1-bit transfer time) from the start and the clock output control function is appended.

For details, see 16.4.8 Clock output control.

SCBLK	Block transfer mode selection	
0	Normal mode operation	
1	Block transfer mode operation	
Setting this bit to 1 allows block transfer mode operation.		
For details on block transfer mode, see 16.4.2 Data format .		

SCOE	Parity mode selection
0	Selects even parity
1 Selects odd parity	
For details on the usage of this bit in smart card interface mode, see 16.4.2 Data format .	

SCBCP2	SCBCP1	SCBCP0	Base clock pulse 1, 0
0	0	0	93 clock cycles (S = 93)
0	0	1	128 clock cycles (S = 128)
0	1	0	186 clock cycles (S = 186)
0	1	1	512 clock cycles (S = 512)
1	0	0	32 clock cycles (S = 32)
1	0	1	64 clock cycles (S = 64)
1	1	0	372 clock cycles (S = 372) (Initial value)
1	1	1	256 clock cycles (S = 256)

For details, see 16.4.4 Receive data sampling timing.

S is the value of S in SCBRRn (see 16.3.5 Smart card bit rate register n (SCBRRn)).

Note Writable only when SCTE and SCRE are 0.

Figure 16-7. Format of Smart Card Serial Mode Register n (SCMRn) (2/2)

Address: F0322H (SCMR0), F032AH (SCMR1) After reset: 18H R/W Symbol 6 4 2 0 1 SCMRn^{Note} SCGSM **SCBLK** SCOE SCBCP2 SCBCP1 SCBCP0 SCCKS1 SCCKS0

SCCKS1	SCCKS0	Clock selection
0	0	fclk (n = 0)
0	1	fcLk/2 (n = 1)
1	0	fclk/4 (n = 2)
1	1	fcLK/8 (n = 3)

These bits select the clock source for the on-chip baud rate generator.

For the relationship between the settings of these bits and the baud rate, see **16.3.5** Smart card bit rate register n (SCBRRn).

n is the decimal notation of the value of n in SCBRRn (see 16.3.5 Smart card bit rate register n (SCBRRn))

Note Writable only when SCTE and SCRE are 0.

16.3.3 Smart Card Serial Control Register n (SCCRn)

SCCRn register performs enabling or disabling of SMCI transfer operations and interrupt requests, and selection of the transfer/receive clock source. For details on interrupt requests, see **16.4.11 Interrupt sources**.

The SCCRn register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 16-8. Format of Smart Card Serial Control Register n (SCCRn) (1/2)

 Address:
 F0323H (SCCR0), F032BH (SCCR1)
 After reset:
 00H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 SCCRn
 0
 0
 SCTE
 SCRE
 SCDIR
 SCINV
 SCCKE1
 SCCKE0

SCTE	Transmit enable/disable specification	
0	Serial transmission is disabled	
1	1 Serial transmission is enabled	

When this bit is set to 1, transmission is enabled after one high-level frame length is output by the preamble function.

In this state, serial transmission is started when transmit data is written to SCTDRn and the SCTDRE flag in SCSRn is cleared to 0. SCMRn setting must be performed to decide the transfer format before setting the SCTE bit to 1.

The SCTDRE flag in SCSRn is fixed at 1 if transmission is disabled by clearing the SCTE bit to 0.

	SCRE	Receive enable/disable specification	
	0	Serial reception is disabled	
1 Serial reception is enabled		Serial reception is enabled	

When this bit is set to 1, reception is enabled. Serial reception is started in this state when a start bit is detected. SCMRn setting must be performed to decide the transfer format before setting the SCRE bit to 1.

Clearing the SCRE bit to 0 does not affect the SCRDRF, SCPER, and SCORER flags, which retain their states.

SCDIRNote	Selection of data transfer sequence	
0	Transfer with LSB-first	
1 Transfer with MSB-first		
Selects the serial/parallel conversion format.		

Note Writable only when SCTE and SCRE are 0. Also writable when writing 0 to SCTE and SCRE.

Figure 16-8. Format of Smart Card Serial Control Register n (SCCRn) (2/2)

Address: F0323H (SCCR0), F032BH (SCCR1) After reset: 00H R/W Symbol 4 2 0 1 SCCRn 0 0 SCTE SCRE **SCDIR** SCINV SCCKE1 SCCKE0

SCINV Note	Data reverse/non-reverse specification		
0 SCTDRn contents are transmitted as they are. Receive data is stored as it is in SCF			
1 SCTDRn contents are inverted before being transmitted. Receive data is stored in inverted form in SCRDRn.			
When this bit is set to 1, inverts and stores the transmit/receive data logic level. This bit does not affect the logic level of the parity bit. To invert the parity bit, set the SCOE bit in SCMRn.			

SCCKE1Note	SCCKE0Note	Controlling clock output	
• When SC	When SCGM in SCMRn register = 0		
0	0	Output fixed high	
0	1	Clock output	
1	0	Setting prohibited	
1	1	Setting prohibited	
When SCGM in SCMRn register = 1			
0	0	Output fixed low	
0	1	Clock output	
1	0	Output fixed high	
1	1	Clock output	
These bits control the clock output from the SCCLKn pin. In GSM mode, clock output can be dynamically switched. For details, see 16.4.8 Clock output control .			

Note Writable only when SCTE and SCRE are 0. Also writable when writing 0 to SCTE and SCRE.

16.3.4 Smart Card Serial Status Register n (SCSRn)

SCSRn register is a containing status flags of the SMCI and multiprocessor bits for transfer. The SCTDRE, SCRDRF, SCORER, SCPER, and SCFER flags can only be cleared to 0.

The SCSRn register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 84H.

Figure 16-9. Format of Smart Card Serial Status Register n (SCSRn) (1/3)

 Address:
 F0324H (SCSR0), F32CH (SCSR1)
 After reset:
 84H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 SCSRn
 SCTDRE
 SCRDRF
 SCORER
 SCERS
 SCPER
 SCTEND
 0
 0

SCTDRE Note	Transmit data register empty flag				
0	SCTDRn contains transmit data.				
1	SCTDRn does not contain transmit data.				

Indicates whether SCTDRn contains transmit data.

[Setting conditions]

- When the SCTE bit in SCCRn is 0
- When data is transferred from SCTDRn to transmit shift register n, and data writing to SCTDRn is enabled

[Clearing conditions]

- When 0 is written to SCTDRE after reading SCTDRE = 1
- When transmit data is transferred to SCTDRn

SCRDRF Note	Receive data register full flag
0	The received data is not stored in SCRDRn.
1	The received data is stored in SCRDRn.

Indicates that the received data is stored in SCRDRn.

[Setting condition]

 When serial reception ends normally and receive data is transferred from receive shift register n to SCRDRn

[Clearing conditions]

- When 0 is written to SCRDRF after reading SCRDRF = 1
- When data is transferred from SCRDRn

The SCRDRF flag is not affected and retains its previous value when the SCRE bit in SCCRn is cleared to 0.

Note that, if reception of the next data is completed while the SCRDRF flag is set to 1, an overrun error occurs and receive data will be lost.

Note Only 0 can be written to this bit, to clear the flag.

Figure 16-9. Format of Smart Card Serial Status Register n (SCSRn) (2/3)

Address: F0324H (SCSR0), F32CH (SCSR1) After reset: 84H R/W

Symbol 4 3 2 0 SCSRn SCTDRE **SCRDRF SCORER SCERS SCPER SCTEND** 0

SCORER ^{Note}	Overrun error flag				
0	No overrun error occurred				
1	An overrun error has occurred				

Indicates that an overrun error has occurred during reception and the reception ends abnormally.

[Setting condition]

• When the next data is received while SCRDRF = 1

[Clearing condition]

• When 0 is written to SCORER after reading SCORER = 1

In SCRDRn, receive data prior to an overrun error occurrence is retained, but data received after the overrun error occurrence is lost. When the SCORER flag is set to 1, subsequent serial reception cannot be performed.

Even when the SCRE bit in SCCRn is cleared to 0, the SCORER flag is not affected and retains its previous value

SCER	S ^{Note}	Error signal status flag					
0		Low error signal not responded					
1		Low error signal responded					

[Setting condition]

• When a low error signal is sampled

[Clearing condition]

When 0 is written to SCERS after reading SCERS = 1

Even when the SCTE bit in SCCRn is cleared to 0, the SCERS flag is not affected and retains its previous value.

	SCPERNote	Parity error flag					
	0	No parity error occurred					
ĺ	1	A parity error has occurred					

Indicates that a parity error has occurred during reception and the reception ends abnormally.

[Setting condition]

• When a parity error is detected during reception

[Clearing condition]

• When 0 is written to SCPER after reading SCPER = 1

Although receive data when the parity error occurs is transferred to SCRDRn, the SCRDRF flag is not set to 1. Note that when the SCPER flag is being set to 1, the subsequent receive data is not transferred to SCRDRn.

Even when the SCRE bit in SCCRn is cleared to 0, the SCPER flag is not affected and retains its previous value.

Note Only 0 can be written to this bit, to clear the flag.

Figure 16-9. Format of Smart Card Serial Status Register n (SCSRn) (3/3)

Address: F0324H (SCSR0), F32CH (SCSR1) After reset: 84H R/W

Symbol SCSRn

/	О	5	4	3		1	U
SCTDRE	SCRDRF	SCORER	SCERS	SCPER	SCTEND	0	0

SCTEND ^{Note}	Transmit end flag				
0	A data is being transmitted.				
1	Data transfer has been completed.				

With no error signal from the receiving side, this bit is set to 1 when further data for transfer is ready to be transferred to the SCTDRn register.

[Setting conditions]

- When SCTE in SCCRn = 0
- When a specified period has elapsed after the latest transmission of one byte, SCERS = 0 and SCTDRE = 1

The set timing is determined by register settings as listed below.

SCGSM, SCBLK:

When 0, 0: After 12.5 etu from the start of transmission

When 0, 1: After 11.5 etu from the start of transmission

When 1, 0: After 11.0 etu from the start of transmission

When 1, 1: After 11.0 etu from the start of transmission

[Clearing conditions]

- When 0 is written to the SCTDRE flag after reading SCTDRE = 1
- When transmit data is transferred to SCTDRn

Note SCTEND bit is read-only.

16.3.5 Smart Card Bit Rate Register n (SCBRRn)

SCBRRn register is a register that adjusts the bit rate. When SCCKE1 to 0 and SCCKE0 bits to 0 (when stops clock output), set this register.

SCBRRn is writable only when SCTE and SCRE are 0.

Reset signal generation sets this register to 0FH.

Figure 16-10. Format of Smart Card Bit Rate Register n (SCBRRn)

 Address:
 F0325H (SCBRR0), F032DH (SCBRR1)
 After reset:
 0FH
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 SCBRRn
 0
 0
 0
 0
 SCBRRn[3:0]

SCBRRn[3:0]	Function
Bits 3 to 0	Setting N (N = 0 to 15) in the bit rate register

As each SMCI channel has independent baud-rate generator control, different bit rates can be set for each.

The following shows the relationship between the setting (N) in the SCBRRn and the bit rate (B).

Bit rate:

$$B = \frac{\text{fclk} \times 10^6}{\text{S} \times 2^n \times 2 \text{ (N + 1)}}$$

The initial value of SCBRRn is 0FH. The frequency of the output clock is $f = B \times S$.

Remarks 1. B: Bit rate (bit/s)

N: SCBRRn setting for baud rate generator $(0 \le N \le 15)$

fclk: Operating frequency (MHz)

n and S: Determined by the SCMRn setting listed in the following tables.

SCMRn	n	
SCCKS1		
0	0	
0	1	1
1	0	2
1	1	3

	s		
SCBCP2	SCBCP1	SCBCP0	
0	0	0	93
0	0	1	128
0	1	0	186
0	1	1	512
1	0	0	32
1	0	1	64
1	1	0	372
1	1	1	256

2. n: Channel number (n = 0, 1)


16.3.6 Port input mode register 5 (PIM5)

These registers set the input buffer in 1-bit units.

Port input mode registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 16-11. Format of Port Input Mode Register



PIM5n	Pmn pin input buffer selection (n = 3, 5)
0	Normal input buffer
1	TTL input buffer

16.3.7 Port output mode register 5 (POM5)

These registers set the output mode in 1-bit units.

In addition, POM5 register is set with PU5 register, whether or not to use the on-chip pull-up resistor.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 16-12. Format of Port Output Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
POM5	0	POM56	POM55	POM54	POM53	0	0	0	F0055H	00H	R/W

POM5n	P5n pin output mode selection (n = 3 to 6)
0	Normal output mode When input mode, enable to the PU5n bit
1	N-ch open-drain output (V _{DD} tolerance) mode When input mode, disable to the PU5n bit

16.3.8 Port mode register 5 (PM5)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register by referencing **4.5.3 Register setting** examples for used port and alternate functions.

Figure 16-13. Format of Port Mode Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W

PM5n	P5n pin I/O mode selection
	(n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

16.3.9 Port register 5 (P5)

These registers set the output latch value of a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 16-14. Format of Port Register

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P5	P57	P56	P55	P54	P53	P52	P51	P50	FFF05H	00H (output latch)	R/W

P5n	Output data control (in output mode)	Input data read (in input mode)
0	Output 0	Input low level
1	Output 1	Input high level

Remark n = 0 to 7


16.4 Operation of Smart Card Interface (SMCI)

The SMCI supports the smart card (IC card) interface conforming to ISO/IEC 7816-3 (Identification Card) as a serial communication interface extension function.

16.4.1 Sample connection between IC card and R7F0C003 and R7F0C004

Figure 16-15 shows a sample connection between a smart card and this LSI. This LSI communicates with an IC card using a single transmission line. Interconnect the SCIOn and IC card pins. When using them as open drain at this time, pull up the data transmission line to Vcc using a resistor. Setting SCRE and SCTE to 1 with an IC card disconnected enables closed transmission/reception allowing self-diagnosis. To supply an IC card with the clock pulses generated by the SMCI, input the SCCLKn pin output to the CLK pin of an IC card. The output port of this LSI can be used to output a reset signal.

Figure 16-15. Schematic Diagram of Smart Card Interface Pin Connections



Remark n: Channel number (n = 0, 1)

R7F0C003, R7F0C004

Main unit of the device to be connected

The data line is connected via a pull-up resistor when using the pins as CMOS output because the SMCI output and IC card output may be both in the Hi-Z state for a guard time.

IC card

16.4.2 Data format

The serial card interface supports block transfer mode in addition to normal operation.

Table 16-2 lists these differences. Operation in block transfer mode is the same as UART in serial data transmission/reception because no error signal is transferred.

Table 16-2. Differences in Operating Modes

	Items		Smart Card Interface Normal Operation	Smart Card Interface Block Transfer Mode	
Error signal transmission/reception			Supported	Not supported	
Transmission	Guard time		At least 3 etu	At least 2 etu	
	SCTEND flag setting timing	SCGSM = 0	After 12.5 etu from start of transmission	After 11.5 etu from start of transmission	
		SCGSM = 1	After 11.0 etu from start of transmission	After 11.0 etu from start of transmission	
	SCERS		Changed	Retained	
Reception	SCPER	·	Changed	Changed	

Figure 16-16 shows the data transfer formats.

- One frame consists of 8-bit data and a parity bit in asynchronous mode.
- During transmission, at least 3 etu (elementary time unit: time required for transferring one bit) is secured as a guard time from the end of the parity bit until the start of the next frame.
- If a parity error is detected during reception in normal operation, a low-level error signal is output for 1 etu after 10.5 etu has passed from the start bit.
- If an error signal is sampled during transmission in normal operation, the same data is automatically retransmitted after at least 2 etu.

Block transfer mode is different from normal smart card interface operation in the following respects.

- Even if a parity error is detected during reception, no error signal is output. Since the SCPER flag in SCSRn is set by error detection, clear the SCPER bit before receiving the parity bit of the next frame.
- During transmission, at least 2 etu is secured as a guard time from the end of the parity bit until the start of the next frame.
- Since the same data is not retransmitted during transmission, the SCTEND flag is set 11.5 etu after transmission start
- The SCERS flag remains unchanged because no error signal is transferred.

3 etu (guard time)Note In normal transmission/reception Ds D0 D₁ D2 D3 D4 D5 D6 D7 Dp Ds Retransmission etu Output from the transmitting station (10 etu from the start of Ds) 2 etu after the error occurred When a parity error occurs Ds D0 D1 D2 D3 D5 D6 D7 D4 Dρ Ds 1 etu Output from the transmitting station (10 etu from the start of Ds) Output from the receiving station [Legends] No output in Ds: Start bit D0 to D7: Data bits block transfer mode Dp: Parity bit


Figure 16-16. Data Format

Note 2 etu in block transfer

DE: Error signal

For communications with IC cards of the direct convention type and inverse convention type, follow the procedure below.

Figure 16-17. Direct Convention (SCDIR = SCINV = SCOE = 0)



For the direct convention type, logic levels 1 and 0 correspond to states Z and A, respectively, and data is transferred with LSB-first as the start character, as shown above. Therefore, data in the start character in the above figure is 3BH. When using the direct convention type, write 0 to both the SCDIR and SCINV bits in SCCRn. Write 0 to the SCOE bit in SCMRn in order to use even parity, which is prescribed by the smart card standard.

Figure 16-18. Inverse Convention (SCDIR = SCINV = SCOE = 1)



For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respectively and data is transferred with MSB-first as the start character, as shown above. Therefore, data in the start character in the above figure is 3FH. When using the inverse convention type, write 1 to both the SCDIR and SCINV bits in SCCRn. The parity bit is logic level 0 to produce even parity, which is prescribed by the smart card standard, and corresponds to state Z. Since the SCINV bit of R7F00C003, R7F00C004 only inverts data bits D7 to D0, write 1 to the SCOE bit in SCMRn to invert the parity bit for both transmission and reception.

16.4.3 Noise filtering of received data

The received data (SCIOn) is sampled, and when the sampled level matches twice, that level is determined.

Due to the circuit configuration, the received data is delayed up to three operating clock cycles. Figure 16-19 shows the noise filter circuit and timing chart. Noise that is less than two pulses of fclk can be reduced from the data that can be sampled at fclk.




Figure 16-19. Noise Filter Circuit and Timing Chart


16.4.4 Receive data sampling timing

The internal clock generated by the on-chip baud rate generator is used as a transfer clock. The SMCI can operate on a base clock with a frequency of 32, 64, 372, 256, 93, 128, 186, or 512 times the bit rate according to the settings of the SCBCP2, SCBCP1, and SCBCP0 bits in SCMRn register. For data reception, the beginning of the start bit (low level) is sampled with the base clock to perform internal synchronization.

Receive data is sampled on the 16th, 32nd, 186th, 128th, 46th, 64th, 93rd, and 256th rising edges of the base clock so that it can be latched at the middle of each bit as shown in Figure 16-20.

$$M = \left| \left(0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100 [\%]$$

Figure 16-20. Receive Data Sampling Timing in Smart Card Interface (When Clock Frequency is 372 Times the Bit Rate)



Remark n: Channel number (n = 0, 1)

16.4.5 SMCI initialization

Before transmitting and receiving data, initialize the SMCI using the following procedure. Initialization is also necessary before switching from transmission to reception and vice versa. (Figure 16-21)

- (1) For PORT register settings, set the SCIOn pin port latch register (P5m) to 1 and the port mode register (PM5m) to 1 (input mode). To use CMOS output for transmit data, set the output mode register (POM5m) to 0. To use opendrain output, set the output mode register (POM5m) to 1. Also, set the SCCLKn pin port latch register (P5p) to 1 and the port mode register (PM5p) to 0 (output mode).
- (2) Clear the SCTE and SCRE bits in SCCRn to 0.
- (3) Clear the error flags SCERS, SCPER, and SCORER in SCSRn to 0.
- (4) Set the SCGSM, SCBLK, SCOE, SCBCP2, SCBCP1, SCBCP0, SCCKS1, and SCCKS0 bits in SCMRn.
- (5) Set the value corresponding to the bit rate in SCBRRn.
- (6) Set the SCDIR, SCINV, SCCKE1, and SCCKE0 bits in SCCRn. Set the SCTE and SCRE bits to 0 at this time. When the SCCKE0 bit is set to 1, the SCCLKn pin is allowed to output clock pulses.
- (7) Wait for at least a 1-bit interval, and then set the SCTE and SCRE bits in SCCR to 1. Setting the SCTE and SCRE bits to 1 simultaneously is prohibited except for self-diagnosis.

To change from reception mode to transmission mode, first check that reception has completed, and then initialize the SMCI. At the end of initialization, set SCRE to 0 and SCTE to 1. Reception completion can be verified by reading the SCRDRF, SCPER, or SCORER flag. To change from transmission mode to reception mode, first check that transmission has completed, and then initialize the SMCI. At the end of initialization, set SCTE to 0 and SCRE to 1. Transmission completion can be verified by reading the SCTEND flag.

Initialization Clear SCTE and SCRE bits in SCCRn [1] to 0 Clear each flag in SCSRn Set data transmission/reception format [2] in SCMRn and SCCRn Set SCBRRn [3] Wait No 1-bit interval has elapsed? Yes Set SCTE and SCRE in SCCRn to 1 [4] Initialization completed

Figure 16-21. Sample Flowchart for SMCI Initialization

- [1] Set the clock selection in SCCRn.

 Be sure to clear the SCTE and SCRE bits to 0.
- [2] Set the data transmission/reception format in SCMRn and SCCRn (SCINV, SCDIR).
- [3] Set the value corresponding to the bit rate to SCBRRn.
- [4] Wait at least for a 1-bit internal, and then set the SCTE or SCRE bit in SCCRn to 1. Setting the SCTE and SCRE bits allows the SCIOn pin to be used.

Caution SCTE = SCRE = 0 after a reset.

Remark n: Channel number (n = 0, 1), m = 3, 5, p = 4, 6

16.4.6 Serial data transmission (normal mode)

Figure 16-22 shows the data retransfer operation during transmission. The number in the figure correspond to number in description below.

- (1) When an error signal from the receiver end is sampled after one-frame data has been transmitted, the SCERS flag in SCSRn is set to 1. At this time, an INTSCEn interrupt request is generated. Clear the SCERS flag to 0 before the next parity bit is sampled.
- (2) For a frame in which an error signal is received, the SCTEND flag in SCSRn is not set to 1. The data in transmit shift register n is automatically retransmitted.
- (3) If no error signal is returned from the receiver, the SCERS flag in SCSRn is not set to 1.
- (4) In this case, the SMCI judges that transmission of one-frame data (including retransfer) has been completed, and the SCTEND flag in SCSRn is set. At this time, an INTSCTn interrupt request is generated. Writing transmit data to SCTDRn starts transmission of the next data.


Figure 16-24 shows a sample transmission flowchart. All the processing steps are automatically performed using an INTSCTn interrupt request to activate the DMA. When the SCTEND flag in SCSRn is set to 1 in transmission, an INTSCTn interrupt request is generated. The DMA is activated by an INTSCTn interrupt request if the INTSCTn interrupt request is specified as a source of DMA activation beforehand, allowing transfer of transmit data. The SCTDRE and SCTEND flags are automatically cleared to 0 when the DMA transfers the data.

If an error occurs, the SMCI automatically retransmits the same data. During this retransmission, the SCTEND flag is kept to 0 and the DMA is not activated. Therefore, the SMCI and DMA automatically transmit the specified number of bytes, including retransmission when an error occurs. However, since the SCERS flag is not automatically cleared, enable an INTSCEn interrupt request to be generated when an error occurs, and clear the SCERS flag to 0.

When transmitting/receiving data using the DMA, be sure to make settings to enable the DMA before making SMCI settings.


Caution When the setting of the SCTE bit of the SCCRn register is changed from "0" to "1", one high-level frame length is output by the preamble function. The preamble is used to prevent a data conflict that might occur if transmission from a smart card is terminated by an error during communication (when the R7F0C003 or R7F0C004 is receiving data) and then the R7F0C003 or R7F0C004 starts transmitting data to the smart card.

Figure 16-22. Data Retransfer Operation in SMCI Transmission Mode (Data Is not Transferred from SCTDRn to Transmit Shift register n during Retransfer)



Note that the timing of the setting of the SCTEND flag differs depending on the GSM bit setting in SCMRn. Figure 16-23 shows the SCTEND flag generation timing during transmission.

Figure 16-23. SCTEND Flag Generation Timing During Transmission






Figure 16-24. Sample Transmission Flowchart

Caution When the DMA is activated using a transmit data empty interrupt (INTSCTn) and transmit data is written to SCTDRn, the SCTDRE flag is checked and cleared automatically.

16.4.7 Serial data reception (normal mode)

Figure 16-25 shows the data retransfer operation in SMCI reception mode. The number in the figure correspond to number in description below.


- (1) If a parity error is detected in receive data, the SCPER flag in SCSRn is set to 1. At this time, an INTSCEn interrupt request is generated. Clear the SCPER flag to 0 before the next parity bit is sampled.
- (2) For a frame in which a parity error is detected, the SCRDRF flag in SCSRn is not set to 1.
- (3) When no parity error is detected, the SCPER flag in SCSRn is not set to 1.
- (4) In this case, data is determined to have been received successfully, and the SCRDRF bit in SCCRn is set to 1. At this time, an INTSCRn interrupt request is generated.

Figure 16-26 shows a sample reception flowchart. All the processing steps are automatically performed using an INTSCRn interrupt request to activate the DMA. In reception, setting the SCRDRF bit to 1 allows an INTSCRn interrupt request to be generated. The DMA is activated by an INTSCRn interrupt request if the INTSCRn interrupt request is specified as a source of DMA activation beforehand, allowing transfer of receive data. When the data is transferred, the SCRDRF flag is automatically cleared to 0. If an error occurs during reception and either the SCORER or SCPER flag is set to 1, a receive error interrupt (INTSCEn) request is generated. Clear the error flag after the error occurred. If an error occurs, the DMA is not activated and receive data is skipped.

Therefore, the number of bytes of receive data specified in the DMA is transferred. Even if a parity error occurs and the SCPER flag is set to 1 during reception, receive data is transferred to SCRDRn, thus allowing the data to be read.

Caution In block transfer mode, a low-level signal is not output because no error signal (DE) is used, and data is not retransferred.

Figure 16-25. Data Retransfer Operation in SMCI Reception Mode



[1] SMCI initialization: Initialize the SMCI function. Reception is Initialization [1] enabled. [2] Check reception state: Read the SCORER and SCPER flags in SCSRn Reception to check for errors. [3] Receive error processing: Read the SCORER and SCPER flags in SCSRn Read SCOPER flag in SCSRn [2] to identify the error. After performing the appropriate error processing, ensure that the SCORER and SCPER flags are all cleared to 0. Yes SCORER = 1 or SCPER = 1 No Error processing [3] [4] Check the SMCI state and read the receive data. Read SCRDRF flag in SCSRn [4] [5] Read SCSRn and check that the SCRDF flag is set to 1, and then read the receive data in SCRDRn. No SCRDRF = 1 [6] Continuing reception: To continue reception, repeat steps [2] to [5] before Yes the stop bit of the next frame is received. Repeat this procedure. Read receive data from SCRDRn [5] [7] Changing transmission to/from reception: To change transmission to/from reception, set the SCTE and SCRE bits to 0 once, and then set these No All data received? [6] bits to the desired value. Stop SMCI Clear SCTE and SCRE bits [7] in SCCRn to 0 SMCI stops


Figure 16-26. Sample Reception Flowchart

Caution When the receive data in SCRDRn is read, the SCRDRF flag is checked and cleared automatically.

16.4.8 Clock output control

At clock output, the frequency of the clock to be output is S times the bit rate, as shown in Figure 16-27.

Figure 16-27. Phase Relation Between Output Clock and Transmit Data (Example When SCBCP2 to SCBCP0 = 100B, S = 32)



(1) When using the normal mode (SCGSM bit in SCMRn is 0)

Clock output is controlled using the SCCKE0 bit in SCCRn when the SCGSM bit in SCMRn is 0. Once the clock is output (SCCKE0 = 1) and then stopped (SCCKE0 = 0), the last state of the clock output is retained. After using the SCCLKn pin to output the clock for the SMCI, be sure to set the SMCInEN bit in the PER1 register to 0 when using this pin as a port function or any other multiplexed function.


Only make a transition to STOP mode when SCCKE0 = 0 (clock stop).

(2) When using the GSM mode (SCGSM bit in SCMRn is 1)

Clock output can be fixed using the SCCKE1 and SCCKE0 bits in SCCRn when the SCGSM bit in SCMRn is 1. However, the minimum pulse width (minimum width of high-level or low-level period) of the output clock is the SCCLKn pulse width set by the SCCKS1, SCCKS0, SCBCP2, SCBCP1, and SCBCP0 bits in the SCMRn register and the SCBRRn register.

Figure 16-28 shows the clock output fixing timing when the SCCKE0 bit is controlled by setting SCGSM = 1 and SCCKE1 = 0.

Figure 16-28. Clock Output Fixing Timing



At power-on and transitions to/from STOP mode, use the following procedure to secure the appropriate clock duty cycle.

[Procedure at power-on]

To secure the appropriate clock duty cycle simultaneously with power-on, use the following procedure.

- (1) Initially, port input is enabled in the high-impedance state. To fix the potential level, set the pull-up resistor option register (PU5p) to 1.
- (2) Set the SCGSM bit in SCMRn to 1.
- (3) Fix the SCCLKn pin to the specified output by setting the SCCKE1 bit in SCCRn.
- (4) Set the SCINV and SCDIR bits in the SCCRn register to 1.
- (5) Set the SCCKE0 bit in SCCRn to 1 to start clock output.

Remark n: Channel number (n = 0, 1), p = 4, 6

[Transition to STOP mode]


- (1) Write 0 to the SCTE and SCRE bits in SCCRn to stop transmission/reception.

 Simultaneously, set the SCCKE1 bit to the value for the output fixed state in STOP mode.
- (2) Write 0 to the SCCKE0 bit in SCCRn to stop the clock.
- (3) Wait for one cycle of the serial clock.
 In the mean time, the clock output is fixed to the specified level with the duty cycle retained.
- (4) Make a transition to STOP mode.

[Return from STOP mode]

- (5) Cancel STOP mode.
- (6) Write 1 to the SCCKE0 bit in SCCRn to start clock output. A clock signal with the appropriate duty cycle is then generated.

Figure 16-29. Clock Stop and Restart Procedure



16.4.9 Continuous data transmission using DMA

This method uses a transmit end interrupt (INTSCTn) as a trigger to perform continuous transmission by activating the DMA is shown below.

- (1) Set the interrupt mask flag register to disable handling of interrupt through INTSCTn.
- (2) Set the DMA. Set the number of transfer operations to "the actual number of transfer operations".
- (3) Set SMCI transmission.
- (4) At the first transmission, perform a DAM transfer (write to the SCTDRn register) by software trigger.
- (5) Using INTSCTn interrupt generation as the trigger, data can be written to the SCTDRn register by the DMA and continuous transmission is enabled.
- (6) If an error is detected (an INTSCEn interrupt is generated) during continuous transmission, clear the SCERS flag.
- (7) To complete the operation, clear the interrupt request flag after an INTDMA is generated and then set an INTSCTn interrupt to enable.
- (8) When an INTSCTn is generated, the set number of transmit operations is completed.

Figure 16-30 shows the flow for continuous data transmission using DMA and Figure 16-31 shows the timing chart for continuous data transmission using DMA.

Intrrupt [1] Set the INTSCTn interrupt handling of the SMCI to disable. [1] various register settings DMA [2] [2] Set the number of SMCI continuous transfer operations. various register settings Initialization (transmission) Activate DMA by software trigger [3] [3] Activate the DMA by software at the first transmission. (write to SCTDRn register) Write to SCTDRn register using DMA [4] each time transmit end interrupt [4] The SCTDRE and SCTEND flags are automatically cleared (INTSCTn) is generated by writing to the SCTDRn register. If an error is detected (an INTSCEn interrupt is generated) during continuous transmission, clear the SCERS flag. Wait for INTDMA Intrrupt [5] Clear the IF flag for the SMCI and set the [5] various register settings INTSCTn interrupt handling to enable. Wait for INTSCTn generation Transmission completed

Figure 16-30. Flow for Continuous Data Transmission Using DMA

Guard time (1) SCBLK = 0, SCGSM = 010 etu 12.5 etu 3 etu 1 etu Output enable (internal signal) SCTDRE flag Retransmission due to error SCERS flag Cleared by CPU INTSCEn interrupt SCTEND flag INTSCTn interrupt ♣ Data written to SCTDRn by DMA Data written to SCTDRn 🕈 Transmission ends activated by software by DMA due to INT **Guard time** (2) SCBLK = 1, SCGSM = 0 10 etu 2 etu 11.5 etu 1 etu SCIOn Dp Output enable (internal signal) SCTDRE flag SCTEND flag INTSCTn interrupt ▲ Data written to SCTDRn ▲ Data written to ▲ Data written to **▲**Transmission ends by DMA activated by SCTDRn by DMA SCTDRn by DMA due to INT software **Guard time** 10 etu 3 etu 11 etu (3) SCBLK = 0, SCGSM = 1 SCIOn Dp D٥ חח Dp Output enable (internal signal) SCTDRE flag No effect on SCERS flag operation Retransmission INTSCEn interrupt SCTEND flag INTSCTn interrupt Data written to **▲**Transmission ends ₱Data written to SCTDRn by DMA SCTDRn by DMA due to INT activated by software Guard time 10 etu 2 etu 11 etu (4) SCBLK = 1, SCGSM = 1 SCIOn D0 Output enable (internal signal) SCTDRE flag SCTEND flag INTSCTn interrupt Data written to SCTDRn by Data written to DMA activated by software SCTDRn by DMA Data written to Transmission ends SCTDRn by DMA due to INT

Figure 16-31. Timing Chart for Continuous Data Transmission Using DMA

16.4.10 Continuous data reception using DMA

This method uses a receive data full interrupt (INTSCRn) as a trigger to perform continuous transmission by activating the DMA is shown below.

- (1) Set the interrupt mask flag register to disable handling of interrupts through INTSCRn.
- (2) Set the DMA to set the number of transfer operations.
- (3) Set SMCI reception.
- (4) Using INTSCRn interrupt generation as the trigger, the data can be read from the SCRDRn register by the DMA and continuous reception is enabled.
- (5) To complete the operation, clear the interrupt request flag after an INTDMA is generated and then set an INTSCRn interrupt to enable.
- (6) When INTSCRn is generated, the set number of receive operations is completed.

Figure 16-32 shows the flow for continuous data reception using DMA and Figure 16-33 shows the timing chart for continuous data reception using DMA.

[1] Set the INTSCRn interrupt handling of the SMCI to Interrupt [1] disable. various register settings DMA [2] [2] Set the number of SMCI continuous transfer operations. various register settings Initialization Read from SCRDRn register using DMA [3] each time receive data full interrupt [3] The SCRDRF flag is automatically cleared by reading (INTSCRn) is generated the SCRDRn register. Wait for INTDMA Interrupt [4] [4] Clear the IF flag for the SMCI and set the INTSCRn various register settings interrupt handling to enable. Wait for INTSCRn generation Reception completed

Figure 16-32. Flow for Continuous Data Reception Using DMA

(1) SCBLK = 0 SCIOn -Output enable (internal signal) SCPER flag SCRDRF flag INTSCRn interrupt INTSCEn interrupt ▲ DMA activation **▲** CPU activation **♦**INT acceptance (data read from (PER flag cleared) (reception ends) SCRDRn) (1) SCBLK = 1 1 etu SCIOn Output enable (internal signal) SCPER flag SCRDRF flag INTSCRn interrupt INTSCEn interrupt INT acceptance ▲ DMA activation ▲ CPU activation (PER flag cleared) (data read from (reception ends) SCRDRn)

Figure 16-33. Timing Chart for Continuous Data Reception Using DMA

16.4.11 Interrupt sources

Table 16-3 lists interrupt sources in the smart card interface.

Table 16-3. Interrupt Sources

Name	Interrupt Source	Interrupt Flag	DMA Activation
INTSCEn	Receive error or error signal detection	SCORER, SCPER, SCERS	Not possible
INTSCRn	Receive data full	SCRDRF	Possible
INTSCTn	Transmit end	SCTEND	Possible

Data transmission/reception using the DMA is possible. In transmission, when the SCTEND flag in SCSRn is set to 1, an INTSCTn interrupt request is generated. This INTSCTn interrupt request activates the DMA allowing transfer of transmit data if the INTSCTn request is specified beforehand as a source of DMA activation. The SCTDRE and SCTEND flags are automatically cleared to 0 when the DMA transfers the data. If an error occurs, the SMCI automatically retransmits the same data. During the retransmission, the SCTEND flag is kept to 0 and the DMA is not activated. Therefore, the SMCI and DMA automatically transmit the specified number of bytes, including retransmission when an error occurs. However, the SCERS flag in is not automatically cleared to 0 when an error occurs. Therefore, the SCERS flag must be cleared to enable an INTSCEn interrupt request to be generated when an error occurs.

In reception, an INTSCRn interrupt request is generated when the SCRDRF bit in SCSRn is set to 1. This INTSCRn interrupt request activates the DMA allowing transfer of receive data if the INTSCRn request is specified beforehand as a source of DMA activation. The SCRDRF flag is automatically cleared to 0 when the DMA transfers the data. If an error occurs, the SCRDRF flag is not set and the error flag is set. Therefore, the DMA is not activated and an INTSCEn interrupt request is issued to the CPU instead; the error flag must be cleared. Clear the error flag (SCPER or SCORER) before the next reception is completed.

When transmitting/receiving data using the DMA, be sure to make settings to enable the DMA before making SMCI settings.

16.5 Usage Notes

16.5.1 Setting peripheral enable register 1 (PER1)

The SMCIEN bit in peripheral enable register 1 (PER1) is used to supply or stop the internal clock (fclk) and turn on or off the reset state. When SMCIENn is 0, the SMCI is placed in the reset state. When using the SMCI, enable the operation of the SMCI (SMCIENn = 1).

Since the SMCI is placed in the reset state, the duty cycle of the output clock is not retained.

16.5.2 Relation between writing data to SCTDR and SCTDRE flag

The SCTDRE flag in SCSRn is a status flag which indicates that transmit data has been transferred from SCTDRn to transmit shift register n. When the SMCI transfers data from SCTDRn to transmit shift register n, the SCTDRE flag is set to 1.

Data can be written to SCTDRn irrespective of the state of the SCTDRE flag. However, if new data is written to SCTDRn while the SCTDRE flag is 0, the previous data in SCTDRn is lost because it has not been transferred to transmit shift register n yet. Be sure to write transmit data to SCTDRn after confirming that the SCTDRE flag is set to 1.

16.5.3 Restrictions on using DMA

When using the DMA to read SCRDRn, be sure to set the receive data full interrupt (INTSCRn) as the activation source of the relevant SMCI. Similarly, when using the DMA to read SCTDRn, be sure to set the transmit end interrupt (INTSCTn) as the activation source of the relevant SMCI.

16.5.4 SMCI operations during transition to low-power consumption state

(1) During transmission operation

Before making a transition to STOP mode, stop the transmit operations (SCTE = 0). The transmit shift register n, SCTDRE, and SCTEND flags are reset by clearing the SCTE bit to 0. The states of the output pins in STOP mode depend on the port settings, and the output pins are held high after cancellation of STOP mode. To transmit data in the same transmission mode, set SCTE to 1 and write transmit data to SCTDRn to restart data transmission. To transmit data with a different transmission mode, initialize the SMCI first. Figure 16-34 shows a sample flowchart for mode transition during transmission. Figure 16-35 shows the port pin states during mode transition. If the transition to STOP mode is made during data transmission, the data being transmitted will be undefined.

Before making a transition to STOP mode from the transmission mode using DMA transfer, stop the transmit operations (SCTE = 0). To start transmission after cancellation using the DMA, set SCTE to 1. Transmission is started by activating the DMA by software.




Figure 16-34. Sample Flowchart for Mode Transition During Transmission

Note When STOP mode is entered after the SMCInEN bit in the PER1 register is set to 0, be sure to perform the processing to initialize the SMCI.

Transition to STOP mode Transmission start Transmission end STOP mode canceled SCTE bit **SCCLKn** Port output Output enable (internal signal) SCIOn Port output High output D0 Dp DE Port output High output SMCI SCIOn output

Figure 16-35. Port Pin States during Mode Transition

Caution For the port output of SCCLKn, the state set by the SCCKE1 and SCCKE0 bits in the SCCRn register is output.

(2) During reception operation

Before making a transition to STOP mode, stop the receive operations (SCRE = 0). If transition is made during data reception, the data being received will be invalid.

To receive data in the same reception mode after cancellation of STOP mode, set SCRE to 1, and then start reception. To receive data in a different reception mode, initialize the SMCI first.

Figure 16-36 shows a sample flowchart for mode transition during reception.

Data reception Read SCRDRF in SCSRn No [1] [1] Data being received is invalid. SCRDRF = 1 Yes Read receive data in SCRDRn SCRE = 0 [2] [2] Stopping of clock supply using peripheral Make transition to STOP mode [2] enable register 1 (PER1) is included. Cancel STOP mode Note No Change operating mode? Yes SCRE = 1 Initialization Start data reception

Figure 16-36. Sample Flowchart for Mode Transition During Reception

Note When STOP mode is entered after the SMCInEN bit in the PER1 register is set to 0, be sure to perform the processing to initialize the SMCI.

16.5.5 SCIOn pin states before reception is enabled

When 1 is written to SCRE while the SCIOn pin held at the low level, a start bit is detected and reception is started. However, if the level goes back to high before the sampling point of the start bit, the SMCI returns to the idle state.

Remark n: Channel number (n = 0, 1)

16.5.6 When SMCI function is not used

When SMCI function is not used, set the SMCI1EN and SMCI0EN bits in PER1 register to 0.

CHAPTER 17 LCD CONTROLLER/DRIVER

The functions of the LCD controller/driver in the R7F0C003, R7F0C004 microcontrollers are as follows.

Table 17-1. Number of LCD Display Function Pins of Each Product

Item		R7F0C003, R7F0C004								
LCD controller/ driver		Segment signal outputs: 51 (47) ^{Note} Common signal outputs: 8								
Multiplexed I/O port	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
P0	SEG50	SEG49	SEG48	SEG47	SEG46	SEG45	SEG44	SEG43		
P1	SEG42	SEG41	SEG40	SEG39	SEG38	SEG37	SEG36	SEG35		
P2	SEG34	SEG34 SEG33 SEG32 SEG31 SEG30 SEG29								
P3	-	SEG25 SEG24 SEG23 SEG22 SEG21 SEG20								
P4	SEG27	SEG26	-	-	-	1	_	_		
P5	SEG11	SEG10	SEG9	SEG8	SEG7	SEG6	SEG5	SEG4		
P7	SEG19	SEG18	SEG17	SEG16	SEG15	SEG14	SEG13	SEG12		
P13	-	1	-	-	-	1	-	SEG28		
Not multiplexed with I/O port										
COM4	SEG0									
COM5		SEG1								
COM6		·	·	SE	G2	·	·			
COM7				SE	G3					

Note () indicates the number of signal output pins when 8 com is used.

17.1 Functions of LCD Controller/Driver

The functions of the LCD controller/driver in the R7F0C003, R7F0C004 microcontrollers are as follows.

- (1) Waveform A or B selectable
- (2) The LCD driver voltage generator can switch internal voltage boosting method and external resistance division method.
- (3) Automatic output of segment and common signals based on automatic display data register read
- (4) The reference voltage to be generated when operating the voltage boost circuit can be selected from 16 steps (contrast adjustment).
- (5) LCD blinking is available

Table 17-2 lists the maximum number of pixels that can be displayed in each display mode.

Table 17-2. Maximum Number of Pixels

Drive Waveform for LCD Driver	LCD Driver Voltage Generator	Bias Mode	Number of Time Slices	Maximum Number of Pixels		
Waveform A	External resistance	-	Static	51 (51 segment signals, 1 common signal)		
	division	1/2	2	102 (51 segment signals, 2 common signals)		
			3	153 (51 segment signals, 3 common signals)		
		1/3	3			
			4	204 (51 segment signals, 4 common signals)		
		1/4	8	376 (47 segment signals, 8 common signals)		
	Internal voltage	1/3	3	153 (51 segment signals, 3 common signals)		
	boosting		4	204 (51 segment signals, 4 common signals)		
		1/4	6	294 (49 segment signals, 6 common signals)		
			8	376 (47 segment signals, 8 common signals)		
Waveform B	External resistance	1/3	4	204 (51 segment signals, 4 common signals)		
	division, internal voltage boosting	1/4	8	376 (47 segment signals, 8 common signals)		

17.2 Configuration of LCD Controller/Driver

The LCD controller/driver consists of the following hardware.

Table 17-3. Configuration of LCD Controller/Driver

Item	Configuration
Control registers	LCD mode register 0 (LCDM0) LCD mode register 1 (LCDM1) Subsystem clock supply mode control register (OSMC) LCD clock control register 0 (LCDC0) LCD boost level control register (VLCD) LCD input switch control register (ISCLCD)
	LCD port function registers 0 to 6 (PFSEG0 to PFSEG6) Port mode registers 0 to 5, 7, 13 (PM0 to PM5, PM7, PM13)




Figure 17-1. Block Diagram of LCD Controller/Driver

17.3 Registers Controlling LCD Controller/Driver

The following ten registers are used to control the LCD controller/driver.

- LCD mode register 0 (LCDM0)
- LCD mode register 1 (LCDM1)
- Subsystem clock supply mode control register (OSMC)
- LCD clock control register 0 (LCDC0)
- LCD boost level control register (VLCD)
- LCD input switch control register (ISCLCD)
- LCD port function registers 0 to 6 (PFSEG0 to PFSEG6)
- Port mode registers 0 to 5, 7, 13 (PM0 to PM5, PM7, PM13)

17.3.1 LCD mode register 0 (LCDM0)

LCDM0 specifies the LCD operation.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets LCDM0 to 00H.

Figure 17-2. Format of LCD Mode Register 0 (LCDM0)

Address: FFF40H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
LCDM0	MDSET1	MDSET0	LWAVE	LDTY2	LDTY1	LDTY0	LBAS1	LBAS0

MDSET1	MDSET0	LCD drive voltage generator selection				
0	0	External resistance division method				
0	1	Internal voltage boosting method				
Other than above		Setting prohibited				

LWAVE	LCD display waveform selection
0	Waveform A
1	Waveform B

LDTY2	LDTY1	LDTY0	Selection of time slice of LCD display
0	0	0	Static
0	0	1	2-time slice
0	1	0	3-time slice
0	1	1	4-time slice
1	0	0	6-time slice
1	0	1	8-time slice
(Other than abov	e	Setting prohibited

LBAS1	LBAS0	LCD display bias mode selection
0	0	1/2 bias method
0	1	1/3 bias method
1	0	1/4 bias method
1	1	Setting prohibited

Cautions 1. Do not rewrite the LCDM0 value while the SCOC bit of the LCDM1 register = 1.

- 2. When "Static" is selected (LDTY2 to LDTY0 bits = 000B), be sure to set the LBAS1 and LBAS0 bits to the default value (00B). Otherwise, the operation will not be guaranteed.
- 3. Only the combinations of display waveform, number of time slices, and bias method shown in Table 17-4 are supported.

Combinations of settings not shown in Table 17-4 are prohibited.

Table 17-4. Combinations of Display Waveform, Time Slices, Bias Method, and Frame Frequency

Display Mode				Set Value					Driving Voltage Generation Method	
Display Waveform	Number of Time Slices	Bias Mode	LWAVE	LDTY2	LDTY1	LDTY0	LBAS1	LBAS0	External Resistance Division	Internal Voltage Boosting
Waveform A	8	1/4	0	1	0	1	1	0	o (24 to 128 Hz)	o (24 to 64Hz)
Waveform A	6	1/4	0	1	0	0	1	0	×	o (32 to 86 Hz)
Waveform A	4	1/3	0	0	1	1	0	1	o (24 to 128 Hz)	o (24 to 128 Hz)
Waveform A	3	1/3	0	0	1	0	0	1	o (32 to 128 Hz)	o (32 to 128 Hz)
Waveform A	3	1/2	0	0	1	0	0	0	o (32 to 128 Hz)	×
Waveform A	2	1/2	0	0	0	1	0	0	o (24 to 128 Hz)	×
Waveform A	Sta	atic	0	0	0	0	0	0	o (24 to 128 Hz)	×
Waveform B	8	1/4	1	1	0	1	1	0	o (24 to 128 Hz)	o (24 to 64 Hz)
Waveform B	4	1/3	1	0	1	1	0	1	o (24 to 128 Hz)	o (24 to 128 Hz)

Remark o: Supported

×: Not supported

17.3.2 LCD mode register 1 (LCDM1)

LCDM1 enables or disables display operation, voltage boost circuit operation, and capacitor split circuit operation, and specifies the display data area and the low voltage mode.

LCDM1 is set using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets LCDM1 to 00H.

Figure 17-3. Format of LCD Mode Register 1 (LCDM1) (1/2)

Address: FFF41H After reset: 00H R/W Symbol <6> <5> <4> <3> 2 <0> <7> LCDM1 BLON LCDON scoc **VLCON** LCDSEL 0 0 LCDVLM

SCOC	LCDON	LCD display enable/disable
		Waveform A or B is output
0	0	Output ground level to segment/common pin
0	1	
1	0	Display off (all segment outputs are deselected.)
1	1	Display on

VLCON	Voltage boost circuit operation enable/disable					
0	Stops voltage boost circuit operation					
1 Note 1	1 ^{Note 1} Enables voltage boost circuit operation					

BLONNote 2	LCDSEL	Display data area control	
0 Displaying an A-pattern area data (lower four bits of LCD display data regist			
0	1	Displaying a B-pattern area data (higher four bits of LCD display data register)	
1	0	Alternately displaying A-pattern and B-pattern area data (blinking display corresponding	
1	1	to the constant-period interrupt (INTRTC) timing of real-time clock 2 (RTC2))	

Notes 1. Cannot be set during external resistance division mode.

2. When fill is selected as the LCD source clock (flcD), be sure to set the BLON bit to "0".

(Cautions are listed on the next page.)

Figure 17-3. Format of LCD Mode Register 1 (LCDM1) (2/2)

Address: FFF41H After reset: 00H R/W Symbol <6> <5> <4> <3> 2 1 <0> LCDM1 **LCDON** SCOC **VLCON BLON LCDSEL** 0 **LCDVLM**

LCDVLM ^{Note}	Control of default value of voltage boosting pin			
0	Set when V _{DD} ≥ 2.7 V			
1	Set when V _{DD} ≤ 4.2 V			

Note This function is used to shorten the boost stabilization time by setting the V_{Lx} pin to the default status when the voltage boost circuit is used.

If the V_{DD} voltage is 2.7 V or higher when boosting is started, set the LCDVLM bit to "0"; if the V_{DD} voltage is 4.2 V or less, set the LCDVLM bit to "1". However, when 2.7 V \leq V_{DD} \leq 4.2 V, operation is possible with LCDVLM = 0 or LCDVLM = 1.

- Cautions 1. When the voltage boost circuit is used, set the SCOC bit = 0 and the VLCON bit = 0, and the MDSET1 and MDSET0 bits = 00B in order to reduce power consumption when the LCD is not used. When the MDSET1 and MDSET0 bits = 01B, power is consumed by the internal reference voltage generator.
 - 2. When the external resistance division method has been set (MDSET1 and MDSET0 of LCDM0 = 00B), set the LCDVLM bit to 0.
 - 3. Do not rewrite the VLCON and LCDVLM bits while the SCOC bit = 1.
 - 4. Set the BLON and LCDSEL bits to 0 when 8 has been selected as the number of time slices for the display mode.
 - 5. To use the internal voltage boosting method, specify the reference voltage by using the VLCD register (select the internal boosting method (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default reference voltage is used), wait for the reference voltage setup time (5 ms (min.)), and then set the VLCON bit to 1.

17.3.3 Subsystem clock supply mode control register (OSMC)

OSMC is used to reduce power consumption by stopping as many unnecessary clock functions as possible.

If the RTCLPC bit is set to 1, power consumption can be reduced, because clock supply to the peripheral functions, except real-time clock 2, 12-bit interval timer, clock output/buzzer output controller, and LCD controller/driver, is stopped in STOP mode or HALT mode while the subsystem clock is selected as the CPU clock.

In addition, the OSMC register can be used to select the operation clock of real-time clock 2, 12-bit interval timer, clock output/buzzer output, LCD controller/driver, and subsystem clock frequency measurement circuit.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 17-4. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F0	0F3H After r	eset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0

RTCLPC	Setting in STOP mode or HALT mode while subsystem clock is selected as CPU clock
0	Enables subsystem clock supply to peripheral functions. (See Tables 21-1 to 21-3 for the peripheral functions whose operations are enabled.)
1	Stops subsystem clock supply to peripheral functions except real-time clock 2, 12-bit interval timer, clock output/buzzer output, and LCD controller/driver.

WUTMMCKO	Selection of operation clock for real-time clock 2, 12-bit interval timer, and LCD controller/driver	Selection of clock output from PCLBUZn pin of clock output/buzzer output controller	Operation of subsystem clock frequency measurement circuit	
0	Subsystem clock (fsub)	Selecting the subsystem clock (fsub) is enabled.	Enable	
1	Low-speed on-chip oscillator clock (fil.)	Selecting the subsystem clock (fsub) is disabled.	Disable	

- Cautions 1. Be sure to select the subsystem clock (WUTMMCK0 bit = 0) if the subsystem clock is oscillating.
 - 2. When WUTMMCK0 is set to 1, the low-speed on-chip oscillator clock oscillates.
 - 3. The subsystem clock and low-speed on-chip oscillator clock can only be switched by using the WUTMMCK0 bit if real-time clock 2, 12-bit interval timer, and LCD controller/driver are all stopped.

Remark RTCE: Bit 7 of real-time clock control register 0 (RTCC0)

RINTE: Bit 15 of interval timer control register (ITMC)

SCOC: Bit 6 of LCD mode register 1 (LCDM1) VLCON: Bit 5 of LCD mode register 1 (LCDM1)

17.3.4 LCD clock control register 0 (LCDC0)

LCDC0 specifies the LCD clock.

The frame frequency is determined according to the LCD clock and the number of time slices.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets LCDC0 to 00H.

Figure 17-5. Format of LCD Clock Control Register 0 (LCDC0)

 Address: FFF42H
 After reset: 00H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 LCDC0
 0
 0
 LCDC05
 LCDC04
 LCDC03
 LCDC02
 LCDC01
 LCDC00

LCDC05	LCDC04	LCDC03	LCDC02	LCDC01	LCDC00	LCD clock (LCDCL)
0	0	0	1	0	0	fsub/2 ⁵ or fiL/2 ⁵
0	0	0	1	0	1	fsuB/26 or fiL/26
0	0	0	1	1	0	fsuB/27 or fiL/27
0	0	0	1	1	1	fsub/28 or fiL/28
0	0	1	0	0	0	fsuB/29 or fiL/29
0	0	1	0	0	1	fsub/2 ¹⁰
0	1	0	0	1	1	fmain/2 ¹⁰
0	1	0	1	0	0	f _{MAIN} /2 ¹¹
0	1	0	1	0	1	fmain/2 ¹²
0	1	0	1	1	0	f _{MAIN} /2 ¹³
0	1	0	1	1	1	fmain/2 ¹⁴
0	1	1	0	0	0	f _{MAIN} /2 ¹⁵
0	1	1	0	0	1	f _{MAIN} /2 ¹⁶
0	1	1	0	1	0	f _{MAIN} /2 ¹⁷
0	1	1	0	1	1	f _{MAIN} /2 ¹⁸
1	0	1	0	1	1	f _{MAIN} /2 ¹⁹
		Other th	an above			Setting prohibited

Cautions 1. Do not set LCDC0 when the SCOC bit of the LCDM1 register is 1.

- 2. Be sure to set bits 6 and 7 to "0".
- 3. When the internal voltage boosting method is set, set the LCD clock (LCDCL) as follows:
 - 512 Hz or less when fsuB is selected.
 - 235 Hz or less when fi∟ is selected.

For details, see Table 17-4 Combinations of Display Waveform, Time Slices, Bias Method, and Frame Frequency.

Remark fmain: Main system clock frequency

fı∟: Low-speed on-chip oscillator clock frequency

fsub: Subsystem clock frequency

17.3.5 LCD boost level control register (VLCD)

VLCD selects the reference voltage that is to be generated when operating the voltage boost circuit (contrast adjustment). The reference voltage can be selected from 16 steps.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets VLCD to 04H.

Figure 17-6. Format of LCD Boost Level Control Register (VLCD)

Address: FFF43H		After r	eset: 04H R	/W					
Symbol	7		6	5	4	3	2	1	0
VLCD	0		0	0	VLCD4	VLCD3	VLCD2	VLCD1	VLCD0

VLCD4	VLCD3	VLCD2	VLCD1	VLCD0	Reference voltage	V _{L4} voltage	
					selection (contrast adjustment)	1/3 bias method	1/4 bias method
0	0	1	0	0	1.00 V (default)	3.00 V	4.00 V
0	0	1	0	1	1.05 V	3.15 V	4.20 V
0	0	1	1	0	1.10 V	3.30 V	4.40 V
0	0	1	1	1	1.15 V	3.45 V	4.60 V
0	1	0	0	0	1.20 V	3.60 V	4.80 V
0	1	0	0	1	1.25 V	3.75 V	5.00 V
0	1	0	1	0	1.30 V	3.90 V	5.20 V
0	1	0	1	1	1.35 V	4.05 V	Setting prohibited
0	1	1	0	0	1.40 V	4.20 V	Setting prohibited
0	1	1	0	1	1.45 V	4.35 V	Setting prohibited
0	1	1	1	0	1.50 V	4.50 V	Setting prohibited
0	1	1	1	1	1.55 V	4.65 V	Setting prohibited
1	0	0	0	0	1.60 V	4.80 V	Setting prohibited
1	0	0	0	1	1.65 V	4.95 V	Setting prohibited
1	0	0	1	0	1.70 V	5.10 V	Setting prohibited
1	0	0	1	1	1.75 V	5.25 V	Setting prohibited
	(Other than above	е		Setting prohibited		

- Cautions 1. The VLCD setting is valid only when the voltage boost circuit is operating.
 - 2. Be sure to set bits 5 to 7 to "0".
 - 3. Be sure to change the VLCD value after having stopped the operation of the voltage boost circuit (VLCON = 0).
 - 4. To use the internal voltage boosting method, specify the reference voltage by using the VLCD register (select the internal boosting method (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default reference voltage is used), wait for the reference voltage setup time (5 ms (min.)), and then set VLCON to 1.
 - To use the external resistance division method, use the VLCD register with its initial value (04H).

17.3.6 LCD input switch control register (ISCLCD)

Input to the Schmitt trigger buffer must be disabled until the CAPL/P126, CAPH/P127, and VL₃/P125 pins are set to operate as LCD function pins in order to prevent through-current from entering.

This register is set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets ISCLCD to 00H.

Figure 17-7. Format of LCD Input Switch Control Register (ISCLCD)

Address	: F0308H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ISCLCD	0	0	0	0	0	0	ISCVL3	ISCCAP

ISCVL3	VL3/P125 pin Schmitt trigger buffer control			
0	Input invalid			
1	Input valid			

ISCCAP	CAPL/P126, CAPH/P127 pins Schmitt trigger buffer control			
0	Input invalid			
1	Input valid			

Caution If ISCVL3 = 0 and ISCCAP = 0, set the corresponding port registers as follows:

PU127 bit of PU12 register = 0, P127 bit of P12 register = 0

PU126 bit of PU12 register = 0, P126 bit of P12 register = 0

PU125 bit of PU12 register = 0, P125 bit of P12 register = 0

(a) Operation of ports that alternately function as VL3, CAPL, and CAPH pins

The functions of the V_{L3}/P125, CAPL/P126, and CAPH/P127 pins can be selected by using the LCD input switch control register (ISCLCD), LCD mode register 0 (LCDM0), and port mode register 12 (PM12).


VL3/P125

Table 17-5. Settings of V_{L3}/P125 Pin Function

Bias Setting (LBAS1 and LBAS0 Bits of LCDM0 Register)	ISCVL3 Bit of ISCLCD Register	PM125 Bit of PM12 Register	Pin Function	Initial Status
Other than 1/4 bias method	0	1	Digital input invalid mode	$\sqrt{}$
(LBAS1, LBAS0 = 00 or 01)	1	0	Digital output mode	_
	1	1	Digital input mode	_
1/4 bias method (LBAS1, LBAS0 = 10)	0	1	V _{L3} function mode	_
Othe	r than above	Setting prohibited		

The following shows the VL₃/P125 pin function status transitions.

Figure 17-8. VL3/P125 Pin Function Status Transitions



Caution Be sure to set the VL3 function mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).


• CAPL/P126 and CAPH/P127

Table 17-6. Settings of CAPL/P126 and CAPH/P127 Pin Functions

LCD Drive Voltage Generator (MDSET1 and MDSET0 Bits of LCDM0 Register)	ISCCAP Bit of ISCLCD Register	PM126 and PM127 Bits of PM12 Register	Pin Function	Initial Status
External resistance division (MDSET1, MDSET0 = 00)	0	1	Digital input invalid mode	√
	1	0	Digital output mode	_
	1	1	Digital input mode	_
Internal voltage boosting (MDSET1, MDSET0 = 01)	0	1	CAPL/CAPH function mode	_
Othe	r than above	Setting prohibited		

The following shows the CAPL/P126 and CAPH/P127 pin function status transitions.

Figure 17-9. CAPL/P126 and CAPH/P127 Pin Function Status Transitions



Caution Be sure to set the CAPL/CAPH function mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).

17.3.7 LCD port function registers 0 to 6 (PFSEG0 to PFSEG6)

These registers set whether to use pins P00 to P07, P10 to P17, P22 to P27, P30 to P35, P46, P47, P50 to P57, P70 to P77, and P130 as port pins (or alternate function pins) or segment output, and whether to use P45 as a port pin or an analog input pin.

These registers are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH (PFSEG0 is F0H, PFSEG6 is 0FH).

Remark The correspondence between the segment output pins (SEGxx) and the PFSEG register (PFSEGxx bits) are shown in Table 17-7 Segment Output Pins in Each Product and Correspondence with PFSEG Register (PFSEG Bits).

Figure 17-10. Format of LCD Port Function Registers 0 to 6

Address: F0	300H After	reset: F0H	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG0	PFSEG07	PFSEG06	PFSEG05	PFSEG04	0	0	0	0
Address: F0301H After reset: FFH R/W								
Symbol	7	6	5	4	3	2	1	0
PFSEG1	PFSEG15	PFSEG14	PFSEG13	PFSEG12	PFSEG11	PFSEG10	PFSEG09	PFSEG08
Address: F0	302H After	reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG2	PFSEG23	PFSEG22	PFSEG21	PFSEG20	PFSEG19	PFSEG18	PFSEG17	PFSEG16
Address: F0	303H After	reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG3	PFSEG30	PFSEG29	PFSEG28	PFSEG27	PFSEG26	PFDEG	PFSEG25	PFSEG24
Address: F0	304H After	reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG4	PFSEG38	PFSEG37	PFSEG36	PFSEG35	PFSEG34	PFSEG33	PFSEG32	PFSEG31
	305H After		R/W					
)305H After 7			4	3	2	1	0
Address: F0		reset: FFH	R/W			2 PFSEG41		
Address: F0 Symbol	7	reset: FFH 6	R/W 5	4	3	Г	1	0
Address: F0 Symbol PFSEG5	7	reset: FFH 6 PFSEG45	R/W 5	4	3	Г	1	0
Address: F0 Symbol PFSEG5	7 PFSEG46	reset: FFH 6 PFSEG45	R/W 5 PFSEG44	4	3	Г	1	0
Address: F0 Symbol PFSEG5 Address: F0	7 PFSEG46	reset: FFH 6 PFSEG45 reset: 0FH	R/W 5 PFSEG44 R/W	4 PFSEG43	3 PFSEG42	PFSEG41	1 PFSEG40	0 PFSEG39
Address: F0 Symbol PFSEG5 Address: F0 Symbol	7 PFSEG46 3306H After	reset: FFH 6 PFSEG45 reset: 0FH 6	R/W 5 PFSEG44 R/W 5	4 PFSEG43	3 PFSEG42	PFSEG41	1 PFSEG40	0 PFSEG39 0
Address: F0 Symbol PFSEG5 Address: F0 Symbol	7 PFSEG46 3306H After	reset: FFH 6 PFSEG45 reset: 0FH 6	R/W 5 PFSEG44 R/W 5	4 PFSEG43 4 0	3 PFSEG42 3 PFSEG50	PFSEG41 2 PFSEG49	1 PFSEG40 1 PFSEG48	0 PFSEG39 0 PFSEG47
Address: F0 Symbol PFSEG5 Address: F0 Symbol	7 PFSEG46 306H After 7 0 PFSEGxx (xx = 04 to	reset: FFH 6 PFSEG45 reset: 0FH 6 0	R/W 5 PFSEG44 R/W 5 0	4 0 t (other than s	3 PFSEG42 3 PFSEG50 segment outp	PFSEG41 2 PFSEG49 put)/segment	1 PFSEG40 1 PFSEG48 output for Prince Prin	0 PFSEG39 0 PFSEG47
Address: F0 Symbol PFSEG5 Address: F0 Symbol	7 PFSEG46 306H After 7 0 PFSEGxx (xx = 04 to 50)	reset: FFH 6 PFSEG45 reset: 0FH 6 0 Specific (mn =	R/W 5 PFSEG44 R/W 5 0 ication of porter 00 to 07, 10	4 PFSEG43 4 0 t (other than so to 17, 22 to	3 PFSEG42 3 PFSEG50 segment outp 27, 30 to 35,	PFSEG41 2 PFSEG49 put)/segment	1 PFSEG40 1 PFSEG48 output for Prince Prin	0 PFSEG39 0 PFSEG47
Address: F0 Symbol PFSEG5 Address: F0 Symbol	7 PFSEG46 306H After 7 0 PFSEGxx (xx = 04 to 50) 0	reset: FFH 6 PFSEG45 reset: 0FH 6 0 Speciff (mn =	R/W 5 PFSEG44 R/W 5 0 ication of port 00 to 07, 10 rt (other than	4 0 t (other than so to 17, 22 to segment out	3 PFSEG42 3 PFSEG50 segment outp 27, 30 to 35,	PFSEG41 2 PFSEG49 put)/segment	1 PFSEG40 1 PFSEG48 output for Prince Prin	0 PFSEG39 0 PFSEG47
Address: F0 Symbol PFSEG5 Address: F0 Symbol	7 PFSEG46 306H After 7 0 PFSEGxx (xx = 04 to 50)	reset: FFH 6 PFSEG45 reset: 0FH 6 0 Speciff (mn =	R/W 5 PFSEG44 R/W 5 0 ication of porter 00 to 07, 10	4 0 t (other than so to 17, 22 to segment out	3 PFSEG42 3 PFSEG50 segment outp 27, 30 to 35,	PFSEG41 2 PFSEG49 put)/segment	1 PFSEG40 1 PFSEG48 output for Prince Prin	0 PFSEG39 0 PFSEG47
Address: F0 Symbol PFSEG5 Address: F0 Symbol	7 PFSEG46 306H After 7 0 PFSEGxx (xx = 04 to 50) 0	reset: FFH 6 PFSEG45 reset: 0FH 6 0 Speciff (mn =	R/W 5 PFSEG44 R/W 5 0 ication of port = 00 to 07, 10 rt (other than gment output	4 0 t (other than so to 17, 22 to segment out	3 PFSEG42 3 PFSEG50 segment outp 27, 30 to 35, put)	PFSEG41 2 PFSEG49 out)/segment 46, 47, 50 to	1 PFSEG40 1 PFSEG48 output for Pm 57, 70 to 77,	0 PFSEG39 0 PFSEG47
Address: F0 Symbol PFSEG5 Address: F0 Symbol	7 PFSEG46 306H After 7 0 PFSEGxx (xx = 04 to 50) 0	reset: FFH 6 PFSEG45 reset: 0FH 6 0 Speciff (mn =	R/W 5 PFSEG44 R/W 5 0 ication of port = 00 to 07, 10 rt (other than gment output	4 0 t (other than so to 17, 22 to segment out	3 PFSEG42 3 PFSEG50 segment outp 27, 30 to 35, put)	PFSEG41 2 PFSEG49 put)/segment	1 PFSEG40 1 PFSEG48 output for Pm 57, 70 to 77,	0 PFSEG39 0 PFSEG47
Address: F0 Symbol PFSEG5 Address: F0 Symbol	7 PFSEG46 306H After 7 0 PFSEGxx (xx = 04 to 50) 0 1	reset: FFH 6 PFSEG45 reset: 0FH 6 0 Speciff (mn =	R/W 5 PFSEG44 R/W 5 0 ication of porte 00 to 07, 10 rt (other than gment output	4 0 t (other than so to 17, 22 to segment out	3 PFSEG42 3 PFSEG50 segment outp 27, 30 to 35, put)	PFSEG41 2 PFSEG49 out)/segment 46, 47, 50 to	1 PFSEG40 1 PFSEG48 output for Pm 57, 70 to 77,	0 PFSEG39 0 PFSEG47

Remark To use the Pmn pins as segment output pins (PFSEGxx = 1), be sure to set the PUmn bit of the PUm register, POMmn bit of the POMm register, and PIMmn bit of the PIMm register to "0".

Used as analog input (IVREF0)

Table 17-7. Segment Output Pins in Each Product and Correspondence with PFSEG Register (PFSEG Bits)

Bit name of PFSEG Register	Corresponding SEGxx Pins	Alternate Port
PFSEG04	SEG4	P50
PFSEG05	SEG5	P51
PFSEG06	SEG6	P52
PFSEG07	SEG7	P53
PFSEG08	SEG8	P54
PFSEG09	SEG9	P55
PFSEG10	SEG10	P56
PFSEG11	SEG11	P57
PFSEG12	SEG12	P70
PFSEG13	SEG13	P71
PFSEG14	SEG14	P72
PFSEG15	SEG15	P73
PFSEG16	SEG16	P74
PFSEG17	SEG17	P75
PFSEG18	SEG18	P76
PFSEG19	SEG19	P77
PFSEG20	SEG20	P30
PFSEG21	SEG21	P31
PFSEG22	SEG22	P32
PFSEG23	SEG23	P33
PFSEG24	SEG24	P34
PFSEG25	SEG25	P35
PFSEG26	SEG26	P46
PFSEG27	SEG27	P47
PFSEG28	SEG28	P130
PFSEG29	SEG29	P22
PFSEG30	SEG30	P23
PFSEG31	SEG31	P24
PFSEG32	SEG32	P25
PFSEG33	SEG33	P26
PFSEG34	SEG34	P27
PFSEG35	SEG35	P10
PFSEG36	SEG36	P11
PFSEG37	SEG37	P12
PFSEG38	SEG38	P13
PFSEG39	SEG39	P14
PFSEG40	SEG40	P15
PFSEG41	SEG41	P16
PFSEG42	SEG42	P17
PFSEG43	SEG43	P00
PFSEG44	SEG44	P01
PFSEG45	SEG45	P02
PFSEG46	SEG46	P03
PFSEG47	SEG47	P04
PFSEG48	SEG48	P05
PFSEG49	SEG49	P06
PFSEG50	SEG50	P07

1

(a) Operation of ports that alternately function as SEGxx pins

The functions of ports that also serve as segment output pins (SEGxx) can be selected by using the port mode control register (PMCxx), port mode register (PMxx), and LCD port function registers 0 to 6 (PFSEG0 to PFSEG6).

 P00 to P07, P14 to P17, P30 to P35, P46, P47, P50 to P57, P70 to P77, P130 (ports that do not serve as analog input pins (ANIxx))

PFSEGxx Bit of **Initial Status** PMxx Bit of Pin Function PFSEG0 to PFSEG6 PMxx Register Registers Digital input ineffective mode $\sqrt{}$ 1 1 0 0 Digital output mode 0 1 Digital input mode


Segment output mode

Table 17-8. Settings of SEGxx/Port Pin Function

The following shows the SEGxx/port pin function status transitions.

0

Figure 17-11. SEGxx/Port Pin Function Status Transitions



Caution Be sure to set the segment output mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).


• P10 to P13 and P24 to P27 (ports that doesn't serve as analog input pins (ANIxx))

Table 17-9. Settings of SEGxx/Port Pin Function

PMCxx Bit of PMCxx Register	PFSEGxx Bit of PFSEG3 and PFSEG4 Register	PMxx Bit of PMxx Register	Pin Function	Initial status
1	1	1	Digital input ineffective mode	√
0	0	0	Digital output mode	_
0	0	1	Digital input mode	_
0	1	0	Segment output mode	-
0	1	1	Digital input ineffective mode	_
Other than above			Setting prohibited	

The following shows the SEGxx/port pin function status transitions.

Figure 17-12. SEGxx/Port Pin Function Status Transition Diagram



Caution Be sure to set the segment output mode before segment output starts (while SCOC of LCD mode register 1 (LCDM1) is 0).


• P22, P23 (ports that serve as analog input pins (ANIxx))

Table 17-10. Settings of ANIxx/SEGxx/Port Pin Function

PMCxx Bit of PMCxx Register	PFSEGxx Bit of PFSEG3 Register	PMxx Bit of PMxx Register	Pin Function	Initial Status
1	1	1	Analog input mode	\checkmark
0	0	0	Digital output mode	_
0	0	1	Digital input mode	_
0	1	0	Segment output mode	_
0	1	1	Digital input ineffective mode	_
Other than above			Setting prohibited	

The following shows the ANIxx/SEGxx/port pin function status transitions.

Figure 17-13. ANIxx/SEGxx/Port Pin Function Status Transitions



Caution Be sure to set the segment output mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).

17.3.8 Port mode registers 0 to 5, 7, 13 (PM0 to PM5, PM7, PM13)

These registers specify input/output of ports 0 to 5, 7, and 13 in 1-bit units.

When using the ports (such as P00/SEG43/SO00/TxD0/TOOLTxD) to be shared with the segment output pin for segment output, set the port mode register (PMxx) bit and port register (Pxx) bit corresponding to each port to 0.

Example: When using P00/SEG43/SO00/TxD0/TOOLTxD for segment output

Set the PM00 bit of port mode register 0 to "0".

Set the P00 bit of port register 0 to "0".

These registers are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Figure 17-14. Format of Port Mode Registers 0 to 5, 7, 13 (PM0 to PM5, PM7, PM13)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W							
PM0	PM07	PM06	PM05	PM04	PM03	PM02	PM01	PM00	FFF20H	FFH	R/W							
				_														
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W							
i				_														
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FFF22H	FFH	R/W							
ı																		
РМ3	1	1	PM35	PM34	PM33	PM32	PM31	PM30	FFF23H	FFH	R/W							
ı																		
PM4	PM47	PM46	PM45	PM44	PM43	PM42	PM41	PM40	FFF24H	FFH	R/W							
ı																		
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W							
ı																		
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W							
ı																		
PM13	1	1	1	1	1	1	1	PM130	FFF2DH	FFH	R/W							
	PMmn	Pmn pin I/O mode selection																
		(m = 0 to 5, 7, 13; n = 0 to 7)																
,	0	Output m	Output mode (output buffer on)															
	1	Input mod	de (output	buffer off)						nput mode (output buffer off)								

17.4 LCD Display Data Registers

The LCD display data registers are mapped as shown in Table 17-11. The contents displayed on the LCD can be changed by changing the contents of the LCD display data registers.

Table 17-11. Relationship Between LCD Display Data Register Contents and Segment/Common Outputs (1/4)

(a) Other than 6-time-slice and 8-time-slice (static, 2-time slice, 3-time slice, and 4-time slice) (1/2)

Register	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
Name		COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM0	
SEG0	F0400H	SEG0 (B-	-pattern ar	rea)		SEG0 (A-pattern area)				
SEG1	F0401H	SEG1 (B	-pattern ar	rea)		SEG1 (A	-pattern ar	rea)		
SEG2	F0402H	SEG2 (B	-pattern ar	rea)		SEG2 (A	-pattern ar	ea)		
SEG3	F0403H	SEG3 (B	-pattern ar	rea)		SEG3 (A	-pattern ar	rea)		
SEG4	F0404H	SEG4 (B	-pattern ar	rea)		SEG4 (A	-pattern ar	ea)		
SEG5	F0405H	SEG5 (B	-pattern ar	rea)		SEG5 (A	-pattern ar	ea)		
SEG6	F0406H	SEG6 (B	-pattern ar	rea)		SEG6 (A	-pattern ar	rea)		
SEG7	F0407H	SEG7 (B	-pattern ar	ea)		SEG7 (A	-pattern ar	ea)		
SEG8	F0408H	SEG8 (B	-pattern ar	ea)		SEG8 (A	-pattern ar	ea)		
SEG9	F0409H	SEG9 (B	-pattern ar	ea)		SEG9 (A	-pattern ar	rea)		
SEG10	F040AH	SEG10 (E	3-pattern a	area)		SEG10 (۹-pattern a	area)		
SEG11	F040BH	SEG11 (E	3-pattern a	area)		SEG11 (A-pattern a	area)		
SEG12	F040CH	SEG12 (E	3-pattern a	area)		SEG12 (۹-pattern a	area)		
SEG13	F040DH	SEG13 (E	3-pattern a	area)		SEG13 (A-pattern area)				
SEG14	F040EH	SEG14 (E	3-pattern a	area)		SEG14 (A-pattern area)				
SEG15	F040FH	SEG15 (E	3-pattern a	area)		SEG15 (A-pattern area)				
SEG16	F0410H	SEG16 (E	SEG16 (B-pattern area)				SEG16 (A-pattern area)			
SEG17	F0411H	SEG17 (E	SEG17 (B-pattern area)				SEG17 (A-pattern area)			
SEG18	F0412H	SEG18 (E	3-pattern a	area)		SEG18 (A-pattern area)				
SEG19	F0413H	SEG19 (E	3-pattern a	area)		SEG19 (A-pattern area)				
SEG20	F0414H	SEG20 (E	3-pattern a	area)		SEG20 (A-pattern area)				
SEG21	F0415H	SEG21 (E	3-pattern a	area)		SEG21 (A-pattern area)				
SEG22	F0416H	SEG22 (E	3-pattern a	area)		SEG22 (A-pattern area)				
SEG23	F0417H	SEG23 (E	3-pattern a	area)		SEG23 (A-pattern area)				
SEG24	F0418H	SEG24 (E	3-pattern a	area)		SEG24 (A-pattern area)				
SEG25	F0419H	SEG25 (E	3-pattern a	area)		SEG25 (A-pattern area)				
Use prohibited	F041AH	Use prof	nibited							
SEG26	F041BH	SEG26 (E	3-pattern a	area)		SEG26 (A-pattern area)				
SEG27	F041CH	SEG27 (E	3-pattern a	area)		SEG27 (A-pattern area)				
SEG28	F041DH	SEG28 (E	3-pattern a	area)		SEG28 (A-pattern area)				
SEG29	F041EH	SEG29 (E	3-pattern a	area)		SEG29 (A-pattern area)				
SEG30	F041FH	SEG30 (E	3-pattern a	area)		SEG30 (A-pattern area)				
SEG31	F0420H	SEG31 (E	3-pattern a	area)		SEG31 (A-pattern area)				
SEG32	F0421H	SEG32 (E	3-pattern a	area)		SEG32 (A-pattern area)				

Table 17-11. Relationship Between LCD Display Data Register Contents and Segment/Common Outputs (2/4)

(a) Other than 6-time-slice and 8-time-slice (static, 2-time slice, 3-time slice, and 4-time slice) (2/2)

	Ī									
Register	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
Name		COM7	COM6	COM5	COM4	СОМ3	COM2	COM1	COM0	
SEG33	F0422H	SEG33 (E	3-pattern a	area)		SEG33 (A	A-pattern a	area)		
SEG34	F0423H	SEG34 (E	3-pattern a	area)		SEG34 (A	A-pattern a	area)		
SEG35	F0424H	SEG35 (E	3-pattern a	area)		SEG35 (A	A-pattern a	area)		
SEG36	F0425H	SEG36 (E	3-pattern a	area)		SEG36 (A	A-pattern a	area)		
SEG37	F0426H	SEG37 (E	3-pattern a	area)		SEG37 (A	A-pattern a	area)		
SEG38	F0427H	SEG38 (E	3-pattern a	area)		SEG38 (A	A-pattern a	area)		
SEG39	F0428H	SEG39 (E	3-pattern a	area)		SEG39 (A-pattern area)				
SEG40	F0429H	SEG40 (E	3-pattern a	area)		SEG40 (A-pattern area)				
SEG41	F042AH	SEG41 (E	3-pattern a	area)		SEG41 (A-pattern area)				
SEG42	F042BH	SEG42 (E	3-pattern a	area)		SEG42 (A-pattern area)				
SEG43	F042CH	SEG43 (E	3-pattern a	area)		SEG43 (A-pattern area)				
SEG44	F042DH	SEG44 (E	3-pattern a	area)		SEG44 (A-pattern area)				
SEG45	F042EH	SEG45 (E	3-pattern a	area)		SEG45 (A-pattern area)				
SEG46	F042FH	SEG46 (E	3-pattern a	area)		SEG46 (A-pattern area)				
SEG47	F0430H	SEG47 (E	3-pattern a	area)		SEG47 (A-pattern area)				
SEG48	F0431H	SEG48 (E	3-pattern a	area)		SEG48 (A-pattern area)				
SEG49	F0432H	SEG49 (E	3-pattern a	area)		SEG49 (A-pattern area)				
SEG50	F0433H	SEG50 (E	3-pattern a	area)		SEG50 (A-pattern area)				

Table 17-11. Relationship Between LCD Display Data Register Contents and Segment/Common Outputs (3/4)

(b) 6-time-slice and 8-time-slice (1/2)

Register	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Name		COM7	COM6	COM5	COM4	СОМЗ	COM2	COM1	COM0
SEG0	F0400H	SEG0 ^{Note}							
SEG1	F0401H	SEG1 ^{Note}							
SEG2	F0402H	SEG2 ^{Note}							
SEG3	F0403H	SEG3 ^{Note}							
SEG4	F0404H	SEG4							
SEG5	F0405H	SEG5							
SEG6	F0406H	SEG6							
SEG7	F0407H	SEG7							
SEG8	F0408H	SEG8							
SEG9	F0409H	SEG9							
SEG10	F040AH	SEG10							
SEG11	F040BH	SEG11							
SEG12	F040CH	SEG12							
SEG13	F040DH	SEG13							
SEG14	F040EH	SEG14							
SEG15	F040FH	SEG15							
SEG16	F0410H	SEG16							
SEG17	F0411H	SEG17	SEG17						
SEG18	F0412H	SEG18							
SEG19	F0413H	SEG19							
SEG20	F0414H	SEG20							
SEG21	F0415H	SEG21							
SEG22	F0416H	SEG22							
SEG23	F0417H	SEG23							
SEG24	F0418H	SEG24							
SEG25	F0419H	SEG25							
Use prohibited	F041AH	Use proh	ibited						
SEG26	F041BH	SEG26							
SEG27	F041CH	SEG27							
SEG28	F041DH	SEG28							
SEG29	F041EH	SEG29							
SEG30	F041FH	SEG30							
SEG31	F0420H	SEG31							
SEG32	F0421H	SEG32							
SEG33	F0422H	SEG33							
SEG34	F0423H	SEG34							
SEG35	F0424H	SEG35							
SEG36	F0425H	SEG36							
SEG37	F0426H	SEG37							
SEG38	F0427H	SEG38							
SEG39	F0428H	SEG39							

Table 17-11. Relationship Between LCD Display Data Register Contents and Segment/Common Outputs (4/4)

(b) 6-time-slice and 8-time-slice (2/2)

Register	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Name		COM7	COM6	COM5	COM4	сомз	COM2	COM1	COM0
SEG40	F0429H	SEG40							
SEG41	F042AH	SEG41							
SEG42	F042BH	SEG42							
SEG43	F042CH	SEG43							
SEG44	F042DH	SEG44							
SEG45	F042EH	SEG45							
SEG46	F042FH	SEG46							
SEG47	F0430H	SEG47							
SEG48	F0431H	SEG48							
SEG49	F0432H	SEG49							
SEG50	F0433H	SEG50							

Note The COM4 to COM7 pins and SEG0 to SEG3 pins are used alternatively.

To use the LCD display data register when the number of time slices is static, two, three, or four, the lower four bits and higher four bits of each address of the LCD display data register become an A-pattern area and a B-pattern area, respectively.

The correspondences between A-pattern area data and COM signals are as follows: bit $0 \leftrightarrow COM0$, bit $1 \leftrightarrow COM1$, bit $2 \leftrightarrow COM2$, and bit $3 \leftrightarrow COM3$.

The correspondences between B-pattern area data and COM signals are as follows: bit $4 \leftrightarrow \text{COM0}$, bit $5 \leftrightarrow \text{COM1}$, bit $6 \leftrightarrow \text{COM2}$, and bit $7 \leftrightarrow \text{COM3}$.

A-pattern area data will be displayed on the LCD panel when BLON = LCDSEL = 0 has been selected, and B-pattern area data will be displayed on the LCD panel when BLON = 0 and LCDSEL = 1 have been selected.

17.5 Selection of LCD Display Register

With R7F0C003, R7F0C004, to use the LCD display data registers when the number of time slices is static, two, three, or four, the LCD display data register can be selected from the following three types, according to the BLON and LCDSEL bit settings.

- Displaying an A-pattern area data (lower four bits of LCD display data register)
- Displaying a B-pattern area data (higher four bits of LCD display data register)
- Alternately displaying A-pattern and B-pattern area data (blinking display corresponding to the constant-period interrupt timing of real-time clock 2 (RTC2))

Caution When the number of time slices is six or eight, LCD display data registers (A-pattern, B-pattern, or blinking display) cannot be selected.

Figure 17-15. Example of Setting LCD Display Registers When Pattern Is Changed

A-pattern area and B-pattern area are alternately displayed when blinking display (BLON = 1) is selected A-pattern area B-pattern area Register Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name СОМ COM COM COM COM COM COM COM 3 2 1 0 3 2 0 SEG5 F0405H Set these bits to 1 for blinking display F0404H SEG4 SEG3 F0403H SEG2 F0402H SEG1 F0401H F0400H SEG0

Set a complement to these bits for blinking display

17.5.1 A-pattern area and B-pattern area data display

When BLON = LCDSEL = 0, A-pattern area (lower four bits of the LCD display data register) data will be output as the LCD display register.

When BLON = 0, and LCDSEL = 1, B-pattern area (higher four bits of the LCD display data register) data will be output as the LCD display register.

See 17.4 LCD Display Data Registers for details about the display area.

17.5.2 Blinking display (Alternately displaying A-pattern and B-pattern area data)

When BLON = 1 has been set, A-pattern and B-pattern area data will be alternately displayed, according to the constant-period interrupt (INTRTC) timing of real-time clock 2 (RTC2). See **CHAPTER 7 REAL-TIME CLOCK 2** about the setting of the RTC2 constant-period interrupt (INTRTC, 0.5 s setting only) timing.

For blinking display of the LCD, set inverted values to the B-pattern area bits corresponding to the A-pattern area bits. (Example: Write 1 to bit 0 of 00H, and set 0 to bit 4 of F0400H for blinking display.) When not setting blinking display of the LCD, set the same values. (Example: Write 1 to bit 2 of F0402H, and write 1 to bit 6 of F0402H for lighting display.)

See 17.4 LCD Display Data Registers for details about the display area.

Next, the timing operation of display switching is shown.

Figure 17-16. Switching Operation from A-Pattern Display to Blinking Display





Figure 17-17. Switching Operation from Blinking Display to A-Pattern Display




17.6 Setting the LCD Controller/Driver

Set the LCD controller/driver using the following procedure.

- Cautions 1. To operate the LCD controller/driver, be sure to follow procedures (1) to (3). Unless these procedures are observed, the operation will not be guaranteed.
 - 2. The steps shown in the flowcharts in (1) to (3) are performed by the CPU.

(1) External resistance division method


Figure 17-18. External Resistance Division Method Setting Procedure



<R>

(2) Internal voltage boosting method

Figure 17-19. Internal Voltage Boosting Method Setting Procedure



- Cautions 1. Wait until the setup time has elapsed even if not changing the setting of the VLCD register.
 - 2. For the specifications of the reference voltage setup time and voltage boosting wait time, see CHAPTER 32 ELECTRICAL SPECIFICATIONS.

17.7 Operation Stop Procedure

To stop the operation of the LCD while it is displaying waveforms, follow the steps shown in the flowchart below. The LCD stops operating when the LCDON bit of LCDM1 register and SCOC bit of the LCDM1 register are set to "0".




Figure 17-20. Operation Stop Procedure

Caution Stopping the voltage boost circuit is prohibited while the display is on (SCOC and LCDON bits of LCDM1 register = 11B). Otherwise, the operation will not be guaranteed. Be sure to turn off display (SCOC and LCDON bits of LCDM1 register = 10B) before stopping the voltage boost circuit (VLCON bit of LCDM1 register = 0).

17.8 Supplying LCD Drive Voltages VL1, VL2, VL3, and VL4


17.8.1 External resistance division method

Figure 17-21 shows examples of LCD drive voltage connection, corresponding to each bias method.

Figure 17-21. Examples of LCD Drive Power Connections (External Resistance Division Method) (1/2)

(a) Static display mode

(b) 1/2 bias method




Notes 1. Connect V_{L1} and V_{L2} to GND or leave open.

2. VL3 can be used as port (P125).

Figure 17-21. Examples of LCD Drive Power Connections (External Resistance Division Method) (2/2)

(c) 1/3 bias method

(d) 1/4 bias method



Note VL3 can be used as port (P125).

Caution The reference resistance "R" value for external resistance division is $10 \text{ k}\Omega$ to $1 \text{ M}\Omega$. In addition, to stabilize the potential of the VL1 to VL4 pins, connect a capacitor between each of pins VL1 to VL4 and the GND pin as needed. The reference capacitance is about $0.22 \text{ }\mu\text{F}$ but it depends on the LCD panel used, the number of segment pins, the number of common pins, the frame frequency, and the operating environment. Thoroughly evaluate these values in accordance with your system and adjust and determine the capacitance.

17.8.2 Internal voltage boosting method

The R7F0C003, R7F0C004 contain an internal voltage boost circuit for generating LCD drive power supplies. The internal voltage boost circuit and external capacitors (0.47 μ F±30%) are used to generate an LCD drive voltage. Only 1/3 bias mode or 1/4 bias mode can be set for the internal voltage boosting method.

The LCD drive voltage of the internal voltage boosting method can supply a constant voltage, regardless of changes in V_{DD}, because it is a power supply separate from the main unit.

In addition, a contrast can be adjusted by using the LCD boost level control register (VLCD).


Table 17-12. LCD Drive Voltages (Internal Voltage Boosting Method)

Bias Method	1/3 Bias Method	1/4 Bias Method
LCD Drive Voltage Pin		
V _{L4}	3 × V _{L1}	4 × V _{L1}
VL3	-	3 × V _{L1}
V _{L2}	2 × V _{L1}	2 × V _{L1}
V _{L1}	LCD reference voltage	LCD reference voltage

Figure 17-22. Examples of LCD Drive Power Connections (Internal Voltage Boosting Method)

(a) 1/3 bias method

(b) 1/4 bias method



Note VL3 can be used as port (P125).

Remark Use a capacitor with as little leakage as possible. In addition, make C1 a nonpolar capacitor.

17.9 Common and Segment Signals

Each pixel of the LCD panel turns on when the potential difference between the corresponding common and segment signals becomes higher than a specific voltage (LCD drive voltage, V_{LCD}). The pixels turn off when the potential difference becomes lower than V_{LCD}.

Applying DC voltage to the common and segment signals of an LCD panel causes deterioration. To avoid this problem, this LCD panel is driven by AC voltage.

(1) Common signals

Each common signal is selected sequentially according to a specified number of time slices at the timing listed in Table 17-13. In the static display mode, the same signal is output to COM0 to COM3.

In the two-time-slice mode, leave the COM2 and COM3 pins open. In the three-time-slice mode, leave the COM3 pin open.

Use the COM4 to COM7 pins other than in the six-time-slice mode and eight-time-slice mode, and COM6, COM7 pins in the six-time-slice mode as open or segment pins.

COM Signal COM0 COM1 COM2 СОМ3 COM4 COM5 COM6 COM7 Number of Time Slices Static display mode Note Note Note Note Two-time-slice mode Open Open Note Note Note Note Three-time-slice mode Open Note Note Note Note Four-time-slice mode Note Note Note Note Six-time-slice mode Note Note Eight-time-slice mode

Table 17-13. COM Signals

Note Use the pins as open or segment pins.

(2) Segment signals

The segment signals correspond to the LCD display data register (see 17.4 LCD Display Data Registers).

When the number of time slices is eight, bits 0 to 7 of each display data register are read in synchronization with COM0 to COM7, respectively. If a bit is 1, it is converted to the select voltage, and if it is 0, it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG4 to SEG50).

When the number of time slices is six, bits 0 to 5 of each display data register are read in synchronization with COM0 to COM5, respectively. If a bit is 1, it is converted to the select voltage, and if it is 0, it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG2 to SEG50).

When the number of time slices is number other than six and eight, bits 0 to 3 of each byte in A-pattern area are read in synchronization with COM0 to COM3, and bits 4 to 7 of each byte in B-pattern area are read in synchronization with COM0 to COM3, respectively. If a bit is 1, it is converted to the select voltage, and if it is 0, it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG0 to SEG50).

Check, with the information given above, what combination of front-surface electrodes (corresponding to the segment signals) and rear-surface electrodes (corresponding to the common signals) forms display patterns in the LCD display data register, and write the bit data that corresponds to the desired display pattern on a one-to-one basis.

(3) Output waveforms of common and segment signals

The voltages listed in Table 17-14 are output as common and segment signals.

When both common and segment signals are at the select voltage, a display on-voltage of $\pm V_{LCD}$ is obtained. The other combinations of the signals correspond to the display off-voltage.

Table 17-14. LCD Drive Voltage

(a) Static display mode

Segment	Signal	Select Signal Level	Deselect Signal Level
Common Signal		Vss/V _{L4}	V _{L4} /Vss
VL4/Vss	-VLCD/+VL	LCD	0 V/0 V

(b) 1/2 bias method

	Segment Signal	Select Signal Level	Deselect Signal Level
Common Signal		Vss/V _{L4}	V _{L4} /Vss
Select signal level	VL4/Vss	-VLCD/+VLCD	0 V/0 V
Deselect signal level	V _{L2}	$-\frac{1}{2}V_{LCD}/+\frac{1}{2}V_{LCD}$	$+\frac{1}{2}V_{LCD}/-\frac{1}{2}V_{LCD}$

(c) 1/3 bias method (waveform A or B)

	Segment Signal	Select Signal Level	Deselect Signal Level
Common Signal		Vss/V _{L4}	VL2/VL1
Select signal level	VL4/Vss	-VLCD/+VLCD	$-\frac{1}{3}$ VLCD/ $+\frac{1}{3}$ VLCD
Deselect signal level	VL1/VL2	$-\frac{1}{3}$ VLCD/ $+\frac{1}{3}$ VLCD	$+\frac{1}{3}V_{LCD}/-\frac{1}{3}V_{LCD}$

(d) 1/4 bias method (waveform A or B)

	Segment Signal	Select Signal Level	Deselect Signal Level
Common Signal		Vss/VL4	V _{L2}
Select signal level	VL4/VSS	-VLCD/+VLCD	$-\frac{1}{2}V_{LCD}/+\frac{1}{2}V_{LCD}$
Deselect signal level	VL1/VL3	$-\frac{1}{4}V_{LCD}/+\frac{1}{4}V_{LCD}$	$+\frac{1}{4}V_{LCD}/-\frac{1}{4}V_{LCD}$

Figure 17-23 shows the common signal waveforms, and Figure 17-24 shows the voltages and phases of the common and segment signals.

Figure 17-23. Common Signal Waveforms (1/2)

(a) Static display mode COMn (Static display) T_F = T

T: One LCD clock period

T_F: Frame frequency


(b) 1/2 bias method COMn (Two-time-slice mode) $T_F = 2 \times T$ COMn (Three-time-slice mode) V_{L4} V_{L2} V_{L2} V_{L2} V_{L2} V_{L2}

T: One LCD clock period

T_F: Frame frequency

Figure 17-23. Common Signal Waveforms (2/2)

(c) 1/3 bias method



T: One LCD clock period


T_F: Frame frequency

< Example of calculation of LCD frame frequency (When four-time slot mode is used) >

LCD clock: $32768/2^7 = 256 \text{ Hz}$ (When setting to LCDC0 = 06H)

LCD frame frequency: 64 Hz

(d) 1/4 bias method



T: One LCD clock period

T_F: Frame frequency


< Example of calculation of LCD frame frequency (When eight-time slot mode is used) >

LCD clock: $32768/2^7 = 256 \text{ Hz}$ (When setting to LCDC0 = 06H)

LCD frame frequency: 32 Hz


Figure 17-24. Voltages and Phases of Common and Segment Signals (1/3)

(a) Static display mode (waveform A)



T: One LCD clock period


(b) 1/2 bias method (waveform A)



T: One LCD clock period


Figure 17-24. Voltages and Phases of Common and Segment Signals (2/3)

(c) 1/3 bias method (waveform A)



T: One LCD clock period


(d) 1/3 bias method (waveform B)



T: One LCD clock period


Figure 17-24. Voltages and Phases of Common and Segment Signals (3/3)

(e) 1/4 bias method (waveform A)



T: One LCD clock period

(f) 1/4 bias method (waveform B)



T: One LCD clock period

17.10 Display Modes

17.10.1 Static display example

Figure 17-26 shows how the three-digit LCD panel having the display pattern shown in Figure 17-25 is connected to the segment signals (SEG0 to SEG23) and the common signal (COM0). This example displays data "12.3" in the LCD panel. The contents of the display data register (F0400H to F0417H) correspond to this display.

The following description focuses on numeral "2." (2.) displayed in the second digit. To display "2." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG8 to SEG15 pins according to Table 17-15 at the timing of the common signal COM0; see **Figure 17-25** for the relationship between the segment signals and LCD segments.

SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 Segment Common COM₀ Select Select Select Deselect Select Select Deselect Select

Table 17-15. Select and Deselect Voltages (COM0)

According to the above, it is determined that the bit-0 pattern of the display data register locations (F0408H to F040FH) must be 10110111.

Figure 17-27 shows the LCD drive waveforms of SEG11 and SEG12, and COM0. When the select voltage is applied to SEG11 at the timing of COM0, an alternate rectangle waveform, +VLcD/–VLcD, is generated to turn on the corresponding LCD segment.

COM1 to COM3 are supplied with the same waveform as for COM0. So, COM0 to COM3 may be connected together to increase the driving capacity.




Figure 17-25. Static LCD Display Pattern and Electrode Connections

Remark n = 0 to 5




Figure 17-26. Example of Connecting Static LCD Panel




Figure 17-27. Static LCD Drive Waveform Examples for SEG11, SEG12, and COM0

COM1

17.10.2 Two-time-slice display example

Figure 17-29 shows how the 6-digit LCD panel having the display pattern shown in Figure 17-28 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 and COM1). This example displays data "12345.6" in the LCD panel. The contents of the display data register (F0400H to F0417H) correspond to this display.

The following description focuses on numeral "3" (\exists) displayed in the fourth digit. To display "3" in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG12 to SEG15 pins according to Table 17-16 at the timing of the common signals COM0 and COM1; see **Figure 17-28** for the relationship between the segment signals and LCD segments.

SEG15 Segment SEG12 SEG13 SEG14 Common COM0 Select Select Deselect Deselect COM₁ Deselect Select Select Select

Table 17-16. Select and Deselect Voltages (COM0 and COM1)

According to the above, it is determined that the display data register location (F040FH) that corresponds to SEG15 must contain xx10.

Figure 17-30 shows examples of LCD drive waveforms between the SEG15 signal and each common signal. When the select voltage is applied to SEG15 at the timing of COM1, an alternate rectangle waveform, +VLCD/–VLCD, is generated to turn on the corresponding LCD segment.

Figure 17-28. Two-Time-Slice LCD Display Pattern and Electrode Connections

Remark n = 0 to 12


Data memory address

COM 3 Timing strobe Open COM 2 Open COM 1 COM 0 Bit 3 Bit 2 Bit 1 SEG 0 F0400H 0 SEG 1 1 SEG 2 2 SEG 3 SEG 4 SEG 5 5 SEG 6 6 SEG 7 7 SEG 8 x 0 -8 SEG 9 9 SEG 10 Α 0-LCD panel SEG 11 В 000 SEG 12 С SEG 13 D SEG 14 Е **SEG 15** F SEG 16 F0410H | x | 0 | 0 SEG 17 1 SEG 18 2 **SEG 19** 3 SEG 20 4 0 SEG 21 5 0¦-SEG 22 6 100 SEG 23 0:0

Figure 17-29. Example of Connecting Two-Time-Slice LCD Panel

x: Can always be used to store any data because the two-time-slice mode is being used.

Figure 17-30. Two-Time-Slice LCD Drive Waveform Examples Between SEG15 and Each Common Signals (1/2 Bias Method)



17.10.3 Three-time-slice display example

Figure 17-32 shows how the 8-digit LCD panel having the display pattern shown in Figure 17-31 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 to COM2). This example displays data "123456.78" in the LCD panel. The contents of the display data register (addresses F0400H to F0417H) correspond to this display.

The following description focuses on numeral "6." (5.) displayed in the third digit. To display "6." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG6 to SEG8 pins according to Table 17-17 at the timing of the common signals COM0 to COM2; see **Figure 17-31** for the relationship between the segment signals and LCD segments.

Segment SEG6 SEG7 SEG8 Common COM₀ Deselect Select Select COM₁ Select Select Select COM2 Select Select

Table 17-17. Select and Deselect Voltages (COM0 to COM2)

According to the above, it is determined that the display data register location (F0406H) that corresponds to SEG6 must contain x110.

Figures 17-33 and 17-34 show examples of LCD drive waveforms between the SEG6 signal and each common signal in the 1/2 and 1/3 bias methods, respectively. When the select voltage is applied to SEG6 at the timing of COM1 or COM2, an alternate rectangle waveform, +VLCD/-VLCD, is generated to turn on the corresponding LCD segment.




Figure 17-31. Three-Time-Slice LCD Display Pattern and Electrode Connections

Remark n = 0 to 16




Figure 17-32. Example of Connecting Three-Time-Slice LCD Panel

- \mathbf{x} ': Can be used to store any data because there is no corresponding segment in the LCD panel.
- ×: Can always be used to store any data because the three-time-slice mode is being used.

1 frame 1 frame Internal signal LCD clock V_{L4} СОМО $V_{L2} = V_{L1}$ VI4 COM1 $V_{L2} = V_{L1}$ Vss V_{L4} V_{L2} = V_{L1} COM2 Vss --- V_{L2} = V_{L1} Vss Extinguishes | Exting $+V_{L4}$ $+V_{L2} = +V_{L1}$ COM0-SEG6 ----- 0 ----- -V_{L2} = -V_{L1} −VL4 Extinguishes Extinguishes - +V_{L4} $+V_{L2} = +V_{L1}$ COM1-SEG6 --- 0 --- -V_{L2} = -V_{L1} +VL4 ----- +V_{L2} = +V_{L1} COM2-SEG6 ----- 0

Figure 17-33. Three-Time-Slice LCD Drive Waveform Examples Between SEG6 and Each Common Signals (1/2 Bias Method)

----- -V_{L2} = -V_{L1}

Internal signal LCD clock VL2 VL1 СОМО VL4 COM1 VL4 COM2 V_{L1} V_{L4} V_{L2} $+V_{L4}$ +V12 +VL1 COM0-SEG6 0 –V_{L1} -VL2 -VL4 Extinguishes Extinguishes Extinguishes Extinguishes $+V_{L4}$ +V12 +VL1 COM1-SEG6 0 -VI 1 ---- -VL2 $+V_{L4}$ +V12 +VL1 COM2-SEG6 0 -V_{L1}

Figure 17-34. Three-Time-Slice LCD Drive Waveform Examples Between SEG6 and Each Common Signals (1/3 Bias Method)

17.10.4 Four-time-slice display example

Figure 17-36 shows how the 12-digit LCD panel having the display pattern shown in Figure 17-35 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 to COM3). This example displays data "123456.789012" in the LCD panel. The contents of the display data register (addresses F0400H to F0417H) correspond to this display.

The following description focuses on numeral "6." ($\overline{\mathbf{L}}$.) displayed in the seventh digit. To display "6." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG12 and SEG13 pins according to Table 17-18 at the timing of the common signals COM0 to COM3; see **Figure 17-35** for the relationship between the segment signals and LCD segments.


SEG12 SEG13 Segment Common COM₀ Select Select COM₁ Deselect Select COM2 Select Select СОМ3 Select Select

Table 17-18. Select and Deselect Voltages (COM0 to COM3)

According to the above, it is determined that the display data register location (F040CH) that corresponds to SEG12 must contain 1101.

Figure 17-37 shows examples of LCD drive waveforms between the SEG12 signal and each common signal. When the select voltage is applied to SEG12 at the timing of COM0, an alternate rectangle waveform, +VLCD/–VLCD, is generated to turn on the corresponding LCD segment.

Figure 17-35. Four-Time-Slice LCD Display Pattern and Electrode Connections



Remark n = 0 to 25

LCD panel

COM 3 Timing strobe COM 2 COM 1 COM 0 Bit 3 Bit 2 Bit 1 SEG 0 F0400H SEG 1 SEG 2 2 0 SEG 3 3 000 SEG 4 4 SEG 5 5 0 SEG 6 6 SEG 7 7 SEG 8 8 SEG 9 Data memory address 9 SEG 10 Α SEG 11 0 В SEG 12 С SEG 13 D SEG 14 Е 0 SEG 15 F SEG 16 F0410H **SEG 17** 1 0 0 SEG 18 2 SEG 19 3 SEG 20 4 SEG 21 5 SEG 22 0 | 0 6 SEG 23

Figure 17-36. Example of Connecting Four-Time-Slice LCD Panel

Figure 17-37. Four-Time-Slice LCD Drive Waveform Examples Between SEG12 and Each Common Signals (1/3 Bias Method) (1/2)

(a) Waveform A





Figure 17-37. Four-Time-Slice LCD Drive Waveform Examples Between SEG12 and Each Common Signals (1/3 Bias Method) (2/2)

(b) Waveform B



17.10.5 Six-time-slice display example

Figure 17-39 shows how the 15x6 dot LCD panel having the display pattern shown in Figure 17-38 is connected to the segment signals (SEG2 to SEG16) and the common signals (COM0 to COM5). This example displays data "123" in the LCD panel. The contents of the display data register (addresses F0402H to F0410H) correspond to this display.

The following description focuses on numeral "3." (\exists) displayed in the first digit. To display "3." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG2 to SEG6 pins according to Table 17-19 at the timing of the common signals COM0 to COM5; see **Figure 17-38** for the relationship between the segment signals and LCD segments.


Segment SEG2 SEG3 SEG4 SEG5 SEG6 Common COM₀ Select Select Select Select Select COM₁ Deselect Deselect Deselect Select Deselect COM₂ Deselect Deselect Select Deselect Deselect COM₃ Deselect Select Deselect Deselect Deselect COM4 Select Deselect Deselect Deselect Select COM₅ Deselect Select Select Select Deselect

Table 17-19. Select and Deselect Voltages (COM0 to COM5)

According to Table 17-19, it is determined that the display data register location (F0402H) that corresponds to SEG2 must contain 010001.

Figure 17-40 shows examples of LCD drive waveforms between the SEG2 signal and each common signal. When the select voltage is applied to SEG2 at the timing of COM0, a waveform is generated to turn on the corresponding LCD segment.

Figure 17-38. Six-Time-Slice LCD Display Pattern and Electrode Connections



Remark n = 0 to 9





Figure 17-39. Example of Connecting Six-Time-Slice LCD Panel

x: Can always be used to store any data because the six-time-slice mode is being used.

Figure 17-40. Six-Time-Slice LCD Drive Waveform Examples Between SEG4 and Each Common Signals (1/4 Bias Method)

(a) Waveform A



17.10.6 Eight-time-slice display example

Figure 17-42 shows how the 15x8 dot LCD panel having the display pattern shown in Figure 17-41 is connected to the segment signals (SEG4 to SEG18) and the common signals (COM0 to COM7). This example displays data "123" in the LCD panel. The contents of the display data register (addresses F0404H to F0412H) correspond to this display.

The following description focuses on numeral "3." (\exists) displayed in the first digit. To display "3." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG4 to SEG8 pins according to Table 17-20 at the timing of the common signals COM0 to COM7; see **Figure 17-41** for the relationship between the segment signals and LCD segments.

Segment SEG4 SEG5 SEG6 SEG7 SEG8 Common COM₀ Select Select Select Select Select COM₁ Deselect Deselect Deselect Select Deselect COM₂ Deselect Deselect Select Deselect Deselect COM3 Deselect Select Deselect Deselect Deselect COM4 Select Deselect Deselect Deselect Deselect COM₅ Select Deselect Deselect Deselect Select COM6 Deselect Select Select Select Deselect COM7 Deselect Deselect Deselect Deselect Deselect

Table 17-20. Select and Deselect Voltages (COM0 to COM7)

According to the above, it is determined that the display data register location (F0404H) that corresponds to SEG4 must contain 00110001.

Figure 17-43 shows examples of LCD drive waveforms between the SEG4 signal and each common signal. When the select voltage is applied to SEG4 at the timing of COM0, a waveform is generated to turn on the corresponding LCD segment.

COM7 -

Figure 17-41. Eight-Time-Slice LCD Display Pattern and Electrode Connections

Remark n = 0 to 8




Figure 17-42. Example of Connecting Eight-Time-Slice LCD Panel

Figure 17-43. Eight-Time-Slice LCD Drive Waveform Examples Between SEG4 and Each Common Signals (1/4 Bias Method) (1/2)

(a) Waveform A





Figure 17-43. Eight-Time-Slice LCD Drive Waveform Examples Between SEG4 and Each Common Signals (1/4 Bias Method) (2/2)

(b) Waveform B



18.1 Functions of Multiplier and Divider/Multiply-Accumulator

The multiplier and divider/multiply-accumulator has the following functions.

- 16 bits × 16 bits = 32 bits (Unsigned)
- 16 bits × 16 bits = 32 bits (Signed)
- 16 bits × 16 bits + 32 bits = 32 bits (Unsigned)
- 16 bits × 16 bits + 32 bits = 32 bits (Signed)
- 32 bits ÷ 32 bits = 32 bits, 32-bits remainder (Unsigned)

18.2 Configuration of Multiplier and Divider/Multiply-Accumulator

The multiplier and divider/multiply-accumulator consists of the following hardware.

Table 18-1. Configuration of Multiplier and Divider/Multiply-Accumulator

Item	Configuration			
Registers	Configuration Multiplication/division data register A (L) (MDAL) Multiplication/division data register A (H) (MDAH) Multiplication/division data register B (L) (MDBL) Multiplication/division data register B (H) (MDBH) Multiplication/division data register C (L) (MDCL) Multiplication/division data register C (H) (MDCH)			
Control register	Multiplication/division control register (MDUC)			

Figure 18-1 shows a block diagram of the multiplier and divider/multiply-accumulator.




Figure 18-1. Block Diagram of Multiplier and Divider/Multiply-Accumulator

Remark fclk: CPU/peripheral hardware clock frequency


18.2.1 Multiplication/division data register A (MDAH, MDAL)

The MDAH and MDAL registers set the values that are used for a multiplication or division operation and store the operation result. They set the multiplier and multiplicand data in the multiplication mode or multiply-accumulator mode, and set the dividend data in the division mode. Furthermore, the operation result (quotient) is stored in the MDAH and MDAL registers in the division mode.

The MDAH and MDAL registers can be set by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

Figure 18-2. Format of Multiplication/Division Data Register A (MDAH, MDAL)



- Cautions 1. Do not rewrite the MDAH and MDAL registers values during division operation processing (when the multiplication/division control register (MDUC) value is 81H or C1H). The operation will be executed in this case, but the operation result will be an undefined value.
 - 2. The MDAH and MDAL registers values read during division operation processing (when the MDUC register value is 81H or C1H) will not be guaranteed.
 - 3. The data is in the two's complement format in either the multiplication mode (signed) or multiply-accumulator mode (signed).

The following table shows the functions of the MDAH and MDAL registers during operation execution.

Table 18-2. Functions of MDAH and MDAL Registers During Operation Execution

Operation Mode	Setting	Operation Result
Multiplication mode (unsigned) Multiply-accumulator mode (unsigned)	MDAH: Multiplier (unsigned) MDAL: Multiplicand (unsigned)	-
Multiplication mode (signed) Multiply-accumulator mode (signed)	MDAH: Multiplier (signed) MDAL: Multiplicand (signed)	_
Division mode (unsigned)	MDAH: Dividend (unsigned) (higher 16 bits)	MDAH: Division result (unsigned) Higher 16 bits
	MDAL: Dividend (unsigned) (lower 16 bits)	MDAL: Division result (unsigned) Lower 16 bits

18.2.2 Multiplication/division data register B (MDBL, MDBH)

The MDBH and MDBL registers set the values that are used for multiplication or division operation and store the operation result. They store the operation result (product) in the multiplication mode and multiply-accumulator mode, and set the divisor data in the division mode.

The MDBH and MDBL registers can be set by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

15

14

13

12

11

10

9

Figure 18-3. Format of Multiplication/Division Data Register B (MDBH, MDBL)

- Cautions 1. Do not rewrite the MDBH and MDBL registers values during division operation processing (when the multiplication/division control register (MDUC) value is 81H or C1H) or multiply-accumulation operation processing. The operation result will be an undefined value.
 - 2. Do not set the MDBH and MDBL registers to 0000H in the division mode. If they are set, the operation result will be an undefined value.

7

6

5

3

2

1

0

The data is in the two's complement format in either the multiplication mode (signed) or multiplyaccumulator mode (signed).

The following table shows the functions of the MDBH and MDBL registers during operation execution.

Table 18-3. Functions of MDBH and MDBL Registers During Operation Execution

Operation Mode	Setting	Operation Result		
Multiplication mode (unsigned)	-	MDBH: Multiplication result (product) (unsigned)		
Multiply-accumulator mode (unsigned)		Higher 16 bits		
		MDBL: Multiplication result (product) (unsigned)		
		Lower 16 bits		
Multiplication mode (signed)	_	MDBH: Multiplication result (product) (signed)		
Multiply-accumulator mode (signed)		Higher 16 bits		
		MDBL: Multiplication result (product) (signed)		
		Lower 16 bits		
Division mode (unsigned)	MDBH: Divisor (unsigned) (higher 16 bits)	-		
	MDBL: Divisor (unsigned) (lower 16 bits)			

18.2.3 Multiplication/division data register C (MDCL, MDCH)

The MDCH and MDCL registers are used to store the accumulated result while in the multiply-accumulator mode or the remainder of the operation result while in the division mode. These registers are not used while in the multiplication mode.

The MDCH and MDCL registers can be set by a 16-bit manipulation instruction.

12

11

10

Reset signal generation clears these registers to 0000H.

15

14

13

Address: F00E0H, F00E1H, F00E2H, F00E3H After reset: 0000H, 0000H R/W Symbol F00E3H F00E2H **MDCH** 13 15 14 12 11 2 0 F00E1H F00E0H Symbol **MDCL**

Figure 18-4. Format of Multiplication/Division Data Register C (MDCH, MDCL)

- Cautions 1. The MDCH and MDCL registers values read during division operation processing (when the multiplication/division control register (MDUC) value is 81H or C1H) will not be guaranteed.
 - 2. During multiply-accumulator processing, do not use software to rewrite the values of the MDCH and MDCL registers. If this is done, the operation result will be undefined.
 - 3. The data is in the two's complement format in the multiply-accumulator mode (signed).

Operation Mode	Setting	Operation Result
Multiplication mode (unsigned or signed)	-	-
Multiply-accumulator mode (unsigned)	MDCH: Initial accumulated value (unsigned) (higher 16 bits)	MDCH: accumulated value (unsigned) (higher 16 bits)
	MDCL: Initial accumulated value (unsigned) (lower 16 bits)	MDCL: accumulated value (unsigned) (lower 16 bits)
Multiply-accumulator mode (signed)	MDCH: Initial accumulated value (signed) (higher 16 bits)	MDCH: accumulated value (signed) (higher 16 bits)
	MDCL: Initial accumulated value (signed) (lower 16 bits)	MDCL: accumulated value (signed) (lower 16 bits)
Division mode (unsigned)	_	MDCH: Remainder (unsigned) (higher 16 bits)
		MDCL: Remainder (unsigned) (lower 16 bits)

Table 18-4. Functions of MDCH and MDCL Registers During Operation Execution

0

The register configuration differs between when multiplication is executed and when division is executed, as follows.

• Register configuration during multiplication

<Multiplier A> <Multiplier B> <Product>

MDAL (bits 15 to 0) × MDAH (bits 15 to 0) = [MDBH (bits 15 to 0), MDBL (bits 15 to 0)]

• Register configuration during multiply-accumulation

<Multiplier A> <Multiplier B> < accumulated value > < accumulated result >
MDAL (bits 15 to 0) × MDAH (bits 15 to 0) + MDC (bits 31 to 0) = [MDCH (bits 15 to 0), MDCL (bits 15 to 0)]
(The multiplication result is stored in the MDBH (bits 15 to 0) and MDBL (bits 15 to 0).)

• Register configuration during division

18.3 Register Controlling Multiplier and Divider/Multiply-Accumulator

The multiplier and divider/multiply-accumulator is controlled by using the multiplication/division control register (MDUC).

18.3.1 Multiplication/division control register (MDUC)

The MDUC register is an 8-bit register that controls the operation of the multiplier and divider/multiply-accumulator.

The MDUC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Note that the overflow flag (MACOF) and sign flag (MACSF) of the multiply-accumulation result (accumulated) are read-only flags.

Reset signal generation clears this register to 00H.

Figure 18-5. Format of Multiplication/Division Control Register (MDUC)

Address: F	00E8H Afte	er reset: 00H	R/W ^{Note 1}					
Symbol	<7>	<6>	5	4	<3>	<2>	<1>	<0>
MDUC	DIVMODE	MACMODE	0	0	MDSM	MACOF	MACSF	DIVST

DIVMODE	MACMODE	MDSM	Operation mode selection	
0	0	0	Multiplication mode (unsigned) (default)	
0	0	1	Multiplication mode (signed)	
0	1	0	Multiply-accumulator mode (unsigned)	
0	1	1	Multiply-accumulator mode (signed)	
1	0	0	Division mode (unsigned), generation of a division completion interrupt (INTMD)	
1	1	0	Division mode (unsigned), not generation of a division completion interrupt (INTMD)	
С	ther than abov	/e	Setting prohibited	

MACOF	Overflow flag of multiply-accumulation result (accumulated value)
0	No overflow
1	With over flow

<Set condition>

- For the multiply-accumulator mode (unsigned)
- The bit is set when the accumulated value goes outside the range from 00000000h to FFFFFFFh.
- For the multiply-accumulator mode (signed)

The bit is set when the result of adding a positive product to a positive accumulated value exceeds 7FFFFFFh and is negative, or when the result of adding a negative product to a negative accumulated value exceeds 80000000h and is positive.

MACSF	Sign flag of multiply-accumulation result (accumulated value)		
0	The accumulated value is positive.		
1	The accumulated value is negative.		
Multiply-accumulator mode (unsigned):		The bit is always 0.	
Multiply-accumulator mode (signed):		The bit indicates the sign bit of the accumulated value.	

DIVSTNote 2	Division operation start/stop			
0	Division operation processing complete			
1	Starts division operation/division operation processing in progress			

(Note and ${\bf Cautions}$ are listed on the next page.)



- Notes 1. Bits 1 and 2 are read-only bits.
 - 2. The DIVST bit can only be set (1) in the division mode. In the division mode, division operation is started by setting (1) the DIVST bit. The DIVST bit is automatically cleared (0) when the operation ends. In the multiplication mode, operation is automatically started by setting the multiplier and multiplicand to multiplication/division data register A (MDAH, MDAL), respectively.
- Cautions 1. Do not rewrite the DIVMODE, MDSM bits during operation processing (while the DIVST bit is 1). If it is rewritten, the operation result will be an undefined value.
 - 2. The DIVST bit cannot be cleared (0) by using software during division operation processing (while the DIVST bit is 1).

18.4 Operations of Multiplier and Divider/Multiply-Accumulator

18.4.1 Multiplication (unsigned) operation

- Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 00H.
 - <2> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <3> Set the multiplier to multiplication/division data register A (H) (MDAH).
 (There is no preference in the order of executing steps <2> and <3>. Multiplication operation is automatically started when the multiplier and multiplicand are set to the MDAH and MDAL registers, respectively.)
- · During operation processing
 - <4> Wait for at least one clock. The operation will end when one clock has been issued.
- Operation end
 - <5> Read the product (lower 16 bits) from multiplication/division data register B (L) (MDBL).
 - <6> Read the product (higher 16 bits) from multiplication/division data register B (H) (MDBH). (There is no preference in the order of executing steps <5> and <6>.)
- Next operation
 - <7> Start with the initial settings of each step to change the operation mode.
 When the same operation mode is used sequentially, settings <1> and <2> can be omitted.

Remark Steps <1> to <7> correspond to <1> to <7> in Figure 18-6.

Operation clock MDUC 00H **MDSM** MDAL 0002H 0000H **FFFFH MDAH** 0000H 0003H **FFFFH** 0000H 0000H 0002H **FFFEH MDBH** 0000H 0006H FFFDH 0001H **MDBL** <4> <2> <3> <5>, <6> <7>

Figure 18-6. Timing Diagram of Multiplication (Unsigned) Operation ($2 \times 3 = 6$)


18.4.2 Multiplication (signed) operation

- Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 08H.
 - <2> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <3> Set the multiplier to multiplication/division data register A (H) (MDAH). (There is no preference in the order of executing steps <2> and <3>. Multiplication operation is automatically started when the multiplier and multiplicand are set to the MDAH and MDAL registers, respectively.)
- During operation processing
 - <4> Wait for at least one clock. The operation will end when one clock has been issued.
- Operation end
 - <5> Read the product (lower 16 bits) from multiplication/division data register B (L) (MDBL).
 - <6> Read the product (higher 16 bits) from multiplication/division data register B (H) (MDBH). (There is no preference in the order of executing steps <5> and <6>.)
- Next operation
 - <7> Start with the initial settings of each step to change the operation mode. When the same operation mode is used sequentially, settings <1> and <2> can be omitted.

Caution The data is in the two's complement format in multiplication mode (signed).

Remark Steps <1> to <7> correspond to <1> to <7> in Figure 18-7.

Figure 18-7. Timing Diagram of Multiplication (Signed) Operation (-2 × 32767 = -65534)



18.4.3 Multiply-accumulation (unsigned) operation


- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 40H.
 - <2> Set the initial accumulated value of higher 16 bits to multiplication/division data register C (L) (MDCL).
 - <3> Set the initial accumulated value of lower 16 bits to multiplication/division data register C (H) (MDCH).
 - <4> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <5> Set the multiplier to multiplication/division data register A (H) (MDAH).
 (There is no preference in the order of executing steps <2>, <3>, and <4>. Multiplication operation is automatically started when the multiplier is set to the MDAH register, respectively.)
- · During operation processing
 - <6> The multiplication operation finishes in one clock cycle. (The multiplication result is stored in multiplication/division data register B (L) (MDBL) and multiplication/division data register B (H) (MDBH).)
 - <7> After <6>, the multiply-accumulation operation finishes in one additional clock cycle. (There is a wait of at least two clock cycles after specifying the initial settings is finished (<5>).)
- Operation end
 - <8> Read the accumulated value (lower 16 bits) from the MDCL register.
 - <9> Read the accumulated value (higher 16 bits) from the MDCH register. (There is no preference in the order of executing steps <8> and <9>.)
 - (<10> If the result of the multiply-accumulation operation causes an overflow, the MACOF bit is set to 1, INTMD signal is occurred.)
- Next operation
 - <11> Start with the initial settings of each step to change the operation mode.

When the same operation mode is used sequentially, settings <1> to <4> can be omitted.

Remark Steps <1> to <10> correspond to <1> to <10> in Figure 18-8.







18.4.4 Multiply-accumulation (signed) operation

- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 48H.
 - <2> Set the initial accumulated value of higher 16 bits to multiplication/division data register C (H) (MDCH).
 (<3> If the accumulated value in the MDCH register is negative, the MACSF bit is set to 1.)
 - <4> Set the initial accumulated value of lower 16 bits to multiplication/division data register C (L) (MDCL).
 - <5> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <6> Set the multiplier to multiplication/division data register A (H) (MDAH).
 (There is no preference in the order of executing steps <2>, <4>, and <5>. Multiplication operation is automatically started when the multiplier is set to the MDAH register of <6>, respectively.)
- During operation processing
 - <7> The multiplication operation finishes in one clock cycle. (The multiplication result is stored in multiplication/division data register B (L) (MDBL) and multiplication/division data register B (H) (MDBH).)
 - <8> After <7>, the multiply-accumulation operation finishes in one additional clock cycle. (There is a wait of at least two clock cycles after specifying the initial settings is finished (<6>).)
- Operation end
 - <9> If the accumulated value stored in the MDCL and MDCH registers is positive, the MACSF bit is cleared to 0.
 - <10> Read the accumulated value (lower 16 bits) from the MDCL register.
 - <11> Read the accumulated value (higher 16 bits) from the MDCH register.


 (There is no preference in the order of executing steps <10> and <11>.)
 - (<12> If the result of the multiply-accumulation operation causes an overflow, the MACOF bit is set to 1, INTMD signal is occurred.)
- Next operation
 - <13> Start with the initial settings of each step to change the operation mode.


When the same operation mode is used sequentially, settings <1> to <5> can be omitted.

Caution The data is in the two's complement format in multiply-accumulation (signed) operation.

Remark Steps <1> to <12> correspond to <1> to <12> in Figure 18-9.








18.4.5 Division operation

- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 80H.
 - <2> Set the dividend (higher 16 bits) to multiplication/division data register A (H) (MDAH).
 - <3> Set the dividend (lower 16 bits) to multiplication/division data register A (L) (MDAL).
 - <4> Set the divisor (higher 16 bits) to multiplication/division data register B (H) (MDBH).
 - <5> Set the divisor (lower 16 bits) to multiplication/division data register B (L) (MDBL).
 - <6> Set bit 0 (DIVST) of the MDUC register to 1. (There is no preference in the order of executing steps <2> to <5>.)
- · During operation processing
 - <7> The operation will end when one of the following processing is completed.
 - A wait of at least 16 clocks (The operation will end when 16 clocks have been issued.)
 - A check whether the DIVST bit has been cleared
 (The read values of the MDBL, MDBH, MDCL, and MDCH registers during operation processing are not guaranteed.)
- Operation end
 - <8> The DIVST bit is cleared and the operation ends. At this time, an interrupt request signal (INTMD) is generated if the operation was performed with MACMODE = 0.
 - <9> Read the quotient (lower 16 bits) from the MDAL register.
 - <10> Read the quotient (higher 16 bits) from the MDAH register.
 - <11> Read the remainder (lower 16 bits) from multiplication/division data register C (L) (MDCL).
 - <12> Read the remainder (higher 16 bits) from multiplication/division data register C (H) (MDCH). (There is no preference in the order of executing steps <9> to <12>.)
- Next operation
 - <13> Start with the initial settings of each step to change the operation mode.

 When the same operation mode is used sequentially, settings <1> to <5> can be omitted.

Remark Steps <1> to <12> correspond to <1> to <12> in Figure 18-10.





CHAPTER 19 DMA CONTROLLER

The R7F0C003, R7F0C004 have an internal DMA (Direct Memory Access) controller.

Data can be automatically transferred between the peripheral hardware supporting DMA, SFRs, and internal RAM without via CPU.

As a result, the normal internal operation of the CPU and data transfer can be executed in parallel with transfer between the SFR and internal RAM, and therefore, a large capacity of data can be processed. In addition, real-time control using communication, timer, and A/D can also be realized.

19.1 Functions of DMA Controller

- Number of DMA channels: 4 channels
- o Transfer unit: 8 or 16 bits
- o Maximum transfer unit: 1024 times
- Transfer type: 2-cycle transfer (One transfer is processed in 2 clocks and the CPU stops during that processing.)
- o Transfer mode: Single-transfer mode
- o Transfer request: Selectable from the following peripheral hardware interrupts
 - A/D converter
 - Serial interface (CSI00, UART0 to UART3, SMCI0, or SMCI1)
 - Timer array unit (channel 0, 1, 2, or 3)
- o Transfer target: Between SFR and internal RAM

Here are examples of functions using DMA.

- Successive transfer of serial interface
- Consecutive capturing of A/D conversion results
- Capturing A/D conversion result at fixed interval
- · Capturing port value at fixed interval

19.2 Configuration of DMA Controller

The DMA controller includes the following hardware.

Table 19-1. Configuration of DMA Controller

Item	Configuration			
Address registers	 DMA SFR address registers 0 to 3 (DSA0 to DSA3) DMA RAM address registers 0 to 3 (DRA0 to DRA3) 			
Count register	DMA byte count registers 0 to 3 (DBC0 to DBC3)			
Control registers	 DMA mode control registers 0 to 3 (DMC0 to DMC3) DMA operation control registers 0 to 3 (DRC0 to DRC3) 			

19.2.1 DMA SFR address register n (DSAn)

This is an 8-bit register that is used to set an SFR address that is the transfer source or destination of DMA channel n. Set the lower 8 bits of the SFR addresses FFF00H to FFFFFH.

This register is not automatically incremented but fixed to a specific value.

In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.

The DSAn register can be read or written in 8-bit units. However, it cannot be written during DMA transfer.

Reset signal generation clears this register to 00H.

Figure 19-1. Format of DMA SFR Address Register n (DSAn)

Address: FFFB0H (DSA0), FFFB1H (DSA1), F0200H (DSA2), F0201H (DSA3) After reset: 00H R/W

	7	6	5	4	3	2	1	0
DSAn								

19.2.2 DMA RAM address register n (DRAn)

This is a 16-bit register that is used to set a RAM address that is the transfer source or destination of DMA channel n.

Addresses of the internal RAM area other than the general-purpose registers (see **Table 19-2**) can be set to this register.

Set the lower 16 bits of the RAM address.

This register is automatically incremented when DMA transfer has been started. It is incremented by +1 in the 8-bit transfer mode and by +2 in the 16-bit transfer mode. DMA transfer is started from the address set to this DRAn register. When the data of the last address has been transferred, the DRAn register stops with the value of the last address +1 in the 8-bit transfer mode, and the last address +2 in the 16-bit transfer mode.

In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.

The DRAn register can be read or written in 8-bit or 16-bit units. However, it cannot be written during DMA transfer. Reset signal generation clears this register to 0000H.

Address: FFFB2H, FFFB3H (DRA0), FFFB4H, FFFB5H (DRA1), After reset: 0000H F0202H, F0203H (DRA2), F0204H, F0205H (DRA3) DRA0H: FFFB3H DRA0L: FFFB2H DRA1H: FFFB5H DRA1L: FFFB4H DRA2H: F0203H DRA2L: F0202H DRA3H: F0205H DRA3L: F0204H 15 14 13 12 11 10 9 8 7 6 3 DRAn

Figure 19-2. Format of DMA RAM Address Register n (DRAn)

Table 19-2. Internal RAM Area other than the General-purpose Registers

Part Number	Internal RAM Area Other than the General-purpose Registers			
R7F0C003, R7F0C004	FDF00H to FFEDFH			

Remark n: DMA channel number (n = 0 to 3)

(n = 0 to 3)

19.2.3 DMA byte count register n (DBCn)

(n = 0 to 3)

This is a 10-bit register that is used to set the number of times DMA channel n executes transfer. Be sure to set the number of times of transfer to this DBCn register before executing DMA transfer (up to 1024 times).

Each time DMA transfer has been executed, this register is automatically decremented. By reading this DBCn register during DMA transfer, the remaining number of times of transfer can be learned.

The DBCn register can be read or written in 8-bit or 16-bit units. However, it cannot be written during DMA transfer. Reset signal generation clears this register to 0000H.

Address: FFFB6H, FFFB7H (DBC0), FFFB8H, FFFB9H (DBC1) After reset: 0000H R/W F0206H, F0207H (DBC2), F0208H, F0209H (DBC3) DBC0L: FFFB6H DBC0H: FFFB7H DBC1L: FFFB8H DBC1H: FFFB9H DBC2L: F0206H DBC2H: F0207H DBC3L: F0208H DBC3H: F0209H 15 14 10 12 11 0 0 DBCn 0 0 0 0

Figure 19-3. Format of DMA Byte Count Register n (DBCn)

DBCn[9:0]	Number of Times of Transfer (When DBCn is Written)	Remaining Number of Times of Transfer (When DBCn is Read)
000H	1024	Completion of transfer or waiting for 1024 times of DMA transfer
001H	1	Waiting for remaining one time of DMA transfer
002H	2	Waiting for remaining two times of DMA transfer
003H	3	Waiting for remaining three times of DMA transfer
•	•	•
•	•	•
•	•	•
3FEH	1022	Waiting for remaining 1022 times of DMA transfer
3FFH	1023	Waiting for remaining 1023 times of DMA transfer

Cautions 1. Be sure to clear bits 15 to 10 to "0".

2. If the general-purpose register is specified or the internal RAM space is exceeded as a result of continuous transfer, the general-purpose register or SFR space are written or read, resulting in loss of data in these spaces. Be sure to set the number of times of transfer that is within the internal RAM space.

19.3 Registers Controlling DMA Controller

DMA controller is controlled by the following registers.

- DMA mode control register n (DMCn)
- DMA operation control register n (DRCn)

19.3.1 DMA mode control register n (DMCn)

The DMCn register is a register that is used to set a transfer mode of DMA channel n. It is used to select a transfer direction, data size, setting of pending, and start source. Bit 7 (STGn) is a software trigger that starts DMA.

Rewriting bits 6, 5, and 3 to 0 of the DMCn register is prohibited during operation (when DSTn = 1).

The DMCn register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 19-4. Format of DMA Mode Control Register n (DMCn) (1/3)

Address: FFFBAH (DMC0), FFFBBH (DMC1), F020AH (DMC2), F020BH (DMC3) After reset: 00H R/W

Symbol DMCn

<7>	<6>	<5>	<4>	3	2	1	0
STGn	DRSn	DSn	DWAITn	IFCn3	IFCn2	IFCn1	IFCn0

STGn ^{Note 1}	DMA transfer start software trigger			
0	No trigger operation			
1	DMA transfer is started when DMA operation is enabled (DENn = 1).			
DMA transfer is performed once by writing 1 to the STGn bit when DMA operation is enabled (DENn = 1). When this bit is read, 0 is always read.				

DRSn	Selection of DMA transfer direction
0	SFR to internal RAM
1	Internal RAM to SFR

DSn	Specification of transfer data size for DMA transfer
0	8 bits
1	16 bits

DWAITn Note 2	Pending of DMA transfer		
0	Executes DMA transfer upon DMA start request (not held pending).		
1	Holds DMA start request pending if any.		
	DMA transfer that has been held pending can be started by clearing the value of the DWAITn bit to 0. It takes 2 clocks to actually hold DMA transfer pending when the value of the DWAITn bit is set to 1.		

Notes 1. The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 bits values.

2. When DMA transfer is held pending while using two or more DMA channels, be sure to hold the DMA transfer pending for all channels (by setting the DWAIT0, DWAIT1, DWAIT2, and DWAIT3 bits to 1).

Figure 19-4. Format of DMA Mode Control Register n (DMCn) (2/3)

Address: FFFBAH (DMC0), FFFBBH (DMC1) After reset: 00H R/W

Symbol <7> <6> <5> <4> 3 2 1 0 DMCn STGn DRSn DSn DWAITn IFCn3 IFCn2 IFCn1 IFCn0

(When n = 0 or 1)

IFCn	IFCn	IFCn	IFCn	Selection of DMA start source ^{Note}			
3	2	1	0	Trigger signal	Trigger contents		
0	0	0	0	-	Disables DMA transfer by interrupt. (Only software trigger is enabled.)		
0	0	0	1	INTAD	A/D conversion end interrupt		
0	0	1	0	INTTM00	End of timer channel 00 count or capture end interrupt		
0	0	1	1	INTTM01	End of timer channel 01 count or capture end interrupt		
0	1	0	0	INTTM02	End of timer channel 02 count or capture end interrupt		
0	1	0	1	INTTM03	End of timer channel 03 count or capture end interrupt		
0	1	1	0	INTST0/INTCSI00	UART0 transmission transfer end or buffer empty interrupt/CSI00 transfer end or buffer empty interrupt		
0	1	1	1	INTSR0	UART0 reception transfer end interrupt		
1	0	0	0	INTST1	UART1 transmission transfer end or buffer empty interrupt		
1	0	0	1	INTSR1	UART1 reception transfer end interrupt		
1	0	1	0	INTST2	UART2 transmission transfer end or buffer empty interrupt		
1	0	1	1	INTSR2	UART2 reception transfer end interrupt		
1	1	0	0	INTSCR1	SMCI1 reception data full		
1	1	0	1	INTSCT1	SMCI1 transmission transfer end		
Other than above			e	Setting prohibited			

Note The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 bits values.

Figure 19-4. Format of DMA Mode Control Register n (DMCn) (3/3)

Address: F020AH (DMC2), F020BH (DMC3) After reset: 00H R/W

Symbol <7> <6> <5> <4> 3 2 1 0 DMCn STGn DRSn DSn DWAITn IFCn3 IFCn2 IFCn1 IFCn0

(When n = 2 or 3)

(vviiei	1 II – Z	01 3)					
IFCn	IFCn	IFCn	IFCn	Selection of DMA start source ^{Note}			
3	2	1	0	Trigger signal	Trigger contents		
0	0	0	0	-	Disables DMA transfer by interrupt. (Only software trigger is enabled.)		
0	0	0	1	INTAD	A/D conversion end interrupt		
0	1	1	0	INTST3	UART3 transmission transfer end or buffer empty interrupt		
0	1	1	1	INTSR3	UART3 reception transfer end interrupt		
1	0	0	0	INTST1	UART1 transmission transfer end or buffer empty interrupt		
1	0	0	1	INTSR1	UART1 reception transfer end interrupt		
1	0	1	0	INTST2	UART2 transmission transfer end or buffer empty interrupt		
1	0	1	1	INTSR2	UART2 reception transfer end interrupt		
1	1	0	0	INTSCR0	SMCI0 reception data full		
1	1	0	1	INTSCT0	SMCI0 transmission transfer end		
С	Other than above		е	Setting prohibited			

Note The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 bits values.

19.3.2 DMA operation control register n (DRCn)

The DRCn register is a register that is used to enable or disable transfer of DMA channel n.

Rewriting bit 7 (DENn) of this register is prohibited during operation (when DSTn = 1).

The DRCn register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 19-5. Format of DMA Operation Control Register n (DRCn)

Address: FFFBCH (DRC0), FFFBDH (DRC1), F020CH (DRC2), F020DH (DRC3) After reset: 00H R/W

Symbol DRCn

<7>	6	5	4	3	2	1	<0>
DENn	0	0	0	0	0	0	DSTn

DENn	DMA operation enable flag		
0	Disables operation of DMA channel n (stops operating cock of DMA).		
1	Enables operation of DMA channel n.		
DMAC waits t	DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled (DENn = 1).		

DSTn	DMA transfer mode flag	
0	DMA transfer of DMA channel n is completed.	
1	DMA transfer of DMA channel n is not completed (still under execution).	

DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled (DENn = 1).

When a software trigger (STGn) or the start source trigger set by the IFCn3 to IFCn0 bits is input, DMA transfer is started.

When DMA transfer is completed after that, this bit is automatically cleared to 0.

Write 0 to this bit to forcibly terminate DMA transfer under execution.

Caution The DSTn flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DENn flag is enabled only when DSTn = 0. When a DMA transfer is terminated without waiting for generation of the interrupt (INTDMAn) of DMAn, therefore, set the DSTn bit to 0 and then the DENn bit to 0 (for details, see 19.5.5 Forced termination by software).

19.4 Operation of DMA Controller

19.4.1 Operation procedure

- <1> The DMA controller is enabled to operate when DENn = 1. Before writing the other registers, be sure to set the DENn bit to 1. Use 80H to write with an 8-bit manipulation instruction.
- <2> Set an SFR address, a RAM address, the number of times of transfer, and a transfer mode of DMA transfer to DMA SFR address register n (DSAn), DMA RAM address register n (DRAn), DMA byte count register n (DBCn), and DMA mode control register n (DMCn).
- <3> The DMA controller waits for a DMA trigger when DSTn = 1. Use 81H to write with an 8-bit manipulation instruction.
- <4> When a software trigger (STGn) or a start source trigger specified by the IFCn3 to IFCn0 bits is input, a DMA transfer is started.
- <5> Transfer is completed when the number of times of transfer set by the DBCn register reaches 0, and transfer is automatically terminated by occurrence of an interrupt (INTDMAn).
- <6> Stop the operation of the DMA controller by clearing the DENn bit to 0 when the DMA controller is not used.




Figure 19-6. Operation Procedure

19.4.2 Transfer mode

The following four modes can be selected for DMA transfer by using bits 6 and 5 (DRSn and DSn) of DMA mode control register n (DMCn).

DRSn	DSn	DMA Transfer Mode
0	0	Transfer from SFR of 1-byte data (fixed address) to RAM (address is incremented by +1)
0	1	Transfer from SFR of 2-byte data (fixed address) to RAM (address is incremented by +2)
1	0	Transfer from RAM of 1-byte data (address is incremented by +1) to SFR (fixed address)
1	1	Transfer from RAM of 2-byte data (address is incremented by +2) to SFR (fixed address)

By using these transfer modes, up to 1024 bytes of data can be consecutively transferred by using the serial interface, data resulting from A/D conversion can be consecutively transferred, and port data can be scanned at fixed time intervals by using a timer.

19.4.3 Termination of DMA transfer

When DBCn = 00H and DMA transfer is completed, the DSTn bit is automatically cleared to 0. An interrupt request (INTDMAn) is generated and transfer is terminated.

When the DSTn bit is cleared to 0 to forcibly terminate DMA transfer, DMA byte count register n (DBCn) and DMA RAM address register n (DRAn) hold the value when transfer is terminated.

The interrupt request (INTDMAn) is not generated if transfer is forcibly terminated.

19.5 Example of Setting of DMA Controller

19.5.1 Simplified SPI (CSI) consecutive transmission

A flowchart showing an example of setting for simplified SPI (CSI^{Note}) consecutive transmission is shown below.

- Consecutive transmission of CSI00 (256 bytes)
- DMA channel 0 is used for DMA transfer.

<R>

- DMA start source: INTCSI00 (software trigger (STG0) only for the first start source)
- Interrupt of CSI00 is specified by IFC03 to IFC00 = 0110B.
- Transfers FFB00H to FFBFFH (256 bytes) of RAM to FFF10H of the data register (SIO00) of simplified SPI (CSI).

Remark IFC03 to IFC00: Bits 3 to 0 of DMA mode control registers 0 (DMC0)

Note Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.




Figure 19-7. Example of Setting for Simplified SPI (CSI) Consecutive Transmission

Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA0 (INTDMA0), set the DST0 bit to 0 and then the DEN0 bit to 0 (for details, see 19.5.5 Forced termination by software).

The fist trigger for consecutive transmission is not started by the interrupt of simplified SPI (CSI). In this example, it start by a software trigger.

Simplified SPI (CSI) transmission of the second time and onward is automatically executed.

A DMA interrupt (INTDMA0) occurs when the last transmit data has been written to the data register.

19.5.2 Consecutive capturing of A/D conversion results

A flowchart of an example of setting for consecutively capturing A/D conversion results is shown below.

- Consecutive capturing of A/D conversion results.
- DMA channel 1 is used for DMA transfer.
- DMA start source: INTAD
- Interrupt of A/D is specified by IFC13 to IFC10 = 0001B.
- Transfers FFF1EH and FFF1FH (2 bytes) of the 10-bit A/D conversion result register (ADCR) to 512 bytes of FFCE0H to FFEDFH of RAM.

Remark IFC13 to IFC10: Bits 3 to 0 of DMA mode control registers 1 (DMC1)




Figure 19-8. Example of Setting of Consecutively Capturing A/D Conversion Results

Note The DST1 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN1 flag is enabled only when DST1 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA1 (INTDMA1), set the DST1 bit to 0 and then the DEN1 bit to 0 (for details, see 19.5.5 Forced termination by software).

19.5.3 UART consecutive reception + ACK transmission

A flowchart illustrating an example of setting for UART consecutive reception + ACK transmission is shown below.

- Consecutively receives data from UART0 and outputs ACK to P10 on completion of reception.
- DMA channel 0 is used for DMA transfer.
- DMA start source: Software trigger (DMA transfer on occurrence of an interrupt is disabled.)
- Transfers FFF12H of UART receive data register 0 (RXD0) to 64 bytes of FFE00H to FFE3FH of RAM.

Start INTSR0 interrupt routine **DEN0** = 1 DSA0 = 12H DRA0 = FE00H DBC0 = 0040H DMA0 is started. DMC0 = 00HSTG0 = 1 DMA0 transfer P10 = 1Setting for UART reception P10 = 0DST0 = 1 INTSR0 occurs. RFTI User program processing INTDMA0 occurs. DST0 = 0 $DEN0 = 0^{Note}$ RETI Hardware operation End

Figure 19-9. Example of Setting for UART Consecutive Reception + ACK Transmission

Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA0 (INTDMA0), set the DST0 bit to 0 and then the DEN0 bit to 0 (for details, see 19.5.5 Forced termination by software).

Remark This is an example where a software trigger is used as a DMA start source.

If ACK is not transmitted and if only data is consecutively received from UART, the UART reception end interrupt (INTSR0) can be used to start DMA for data reception.


19.5.4 Holding DMA transfer pending by DWAITn bit

When DMA transfer is started, transfer is performed while an instruction is executed. At this time, the operation of the CPU is stopped and delayed for the duration of 2 clocks. If this poses a problem to the operation of the set system, a DMA transfer can be held pending by setting the DWAITn bit to 1. The DMA transfer for a transfer trigger that occurred while DMA transfer was held pending is executed after the pending status is canceled. However, because only one transfer trigger can be held pending for each channel, even if multiple transfer triggers occur for one channel during the pending status, only one DMA transfer is executed after the pending status is canceled.

To output a pulse with a width of 10 clocks of the operating frequency from the P10 pin, for example, the clock width increases to 12 if a DMA transfer is started midway. In this case, the DMA transfer can be held pending by setting the DWAITn bit to 1.

After setting the DWAITn bit to 1, it takes two clocks until a DMA transfer is held pending.

Figure 19-10. Example of Setting for Holding DMA Transfer Pending by DWAITn Bit



Caution When DMA transfer is held pending while using two or more DMA channels, be sure to held the DMA transfer pending for all channels (by setting DWAIT0, DWAIT1, DWAIT2, and DWAIT3 to 1). If the DMA transfer of one channel is executed while that of the other channel is held pending, DMA transfer might not be held pending for the latter channel.

Remarks 1. n: DMA channel number (n = 0 to 3)

2. 1 clock: 1/fclk (fclk: CPU clock)

19.5.5 Forced termination by software

After the DSTn bit is set to 0 by software, it takes up to 2 clocks until a DMA transfer is actually stopped and the DSTn bit is set to 0. To forcibly terminate a DMA transfer by software without waiting for occurrence of the interrupt (INTDMAn) of DMAn, therefore, perform either of the following processes.


<When using one DMA channel>

- Set the DSTn bit to 0 (use DRCn = 80H to write with an 8-bit manipulation instruction) by software, confirm by polling that the DSTn bit has actually been cleared to 0, and then set the DENn bit to 0 (use DRCn = 00H to write with an 8-bit manipulation instruction).
- Set the DSTn bit to 0 (use DRCn = 80H to write with an 8-bit manipulation instruction) by software and then set the DENn bit to 0 (use DRCn = 00H to write with an 8-bit manipulation instruction) two or more clocks after.

<When using two or more DMA channels>

• To forcibly terminate DMA transfer by software when using two or more DMA channels (by setting DSTn to 0), clear the DSTn bit to 0 after the DMA transfer is held pending by setting the DWAITn bits of all using channels to 1. Next, clear the DWAITn bits of all using channels to 0 to cancel the pending status, and then clear the DENn bit to 0.

Figure 19-11. Forced Termination of DMA Transfer (1/2)




Remarks 1. n: DMA channel number (n = 0 to 3)


2. 1 clock: 1/fclk (fclk: CPU clock)

Figure 19-11. Forced Termination of DMA Transfer (2/2)

Example 3

- Procedure for forcibly terminating the DMA transfer for one channel if both channels are used
- Procedure for forcibly terminating the DMA transfer for both channels if both channels are used





Caution In example 3, the system is not required to wait two clock cycles after the DWAITn bit is set to 1. In addition, the system does not have to wait two clock cycles after clearing the DSTn bit to 0, because more than two clock cycles elapse from when the DSTn bit is cleared to 0 to when the DENn bit is cleared to 0.

Remarks 1. n: DMA channel number (n = 0, 1)

2. 1 clock: 1/fclk (fclk: CPU clock)

19.6 Cautions on Using DMA Controller

(1) Priority of DMA

During DMA transfer, a request from the other DMA channel is held pending even if generated. The pending DMA transfer is started after the ongoing DMA transfer is completed. If two or more DMA requests are generated at the same time, however, their priority are DMA channel 0 > DMA channel 1 > DMA channel 2 > DMA channel 3. If a DMA request and an interrupt request are generated at the same time, the DMA transfer takes precedence, and then interrupt servicing is executed.

(2) DMA response time

The response time of DMA transfer is as follows.

Table 19-3. Response Time of DMA Transfer

	Minimum Time	Maximum Time
Response time	3 clocks	10 clocks ^{Note}

Note The maximum time necessary to execute an instruction from internal RAM is 16 clock cycles.

Cautions 1. The above response time does not include the two clock cycles required for a DMA transfer.

- 2. When executing a DMA pending instruction (see 19.6 (4)), the maximum response time is extended by the execution time of that instruction to be held pending.
- 3. Do not specify successive transfer triggers for a channel within a period equal to the maximum response time plus one clock cycle, because they might be ignored.

Remark 1 clock: 1/fclk (fclk: CPU clock)

(3) Operation in standby mode

The DMA controller operates as follows in the standby mode.

Table 19-4. DMA Operation in Standby Mode

Status	DMA Operation
HALT mode	Normal operation
STOP mode	Stops operation. If DMA transfer and STOP instruction execution contend, DMA transfer may be damaged. Therefore, stop DMA before executing the STOP instruction.

(4) DMA pending instruction


Even if a DMA request is generated, DMA transfer is held pending immediately after the following instructions.

- CALL !addr16
 CALL \$!addr20
 CALL !!addr20
 CALL rp
 CALLT [addr5]
- BRK
- MOV PSW, #byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- POP PSW
- BTCLR PSW. bit, \$addr20
- EI
- DI
- Write instructions for registers IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, and PR13L each.

(5) Operation if address in general-purpose register area or other than those of internal RAM area is specified. The address indicated by DMA RAM address register n (DRAn) is incremented during DMA transfer. If the address is incremented to an address in the general-purpose register area or exceeds the area of the internal RAM, the following operation is performed.

- In mode of transfer from SFR to RAM
 The data of that address is lost.
- In mode of transfer from RAM to SFR
 Undefined data is transferred to SFR.

In either case, malfunctioning may occur or damage may be done to the system. Therefore, make sure that the address is within the internal RAM area other than the general-purpose register area.



CHAPTER 20 INTERRUPT FUNCTIONS

The interrupt function switches the program execution to other processing. When the branch processing is finished, the program returns to the interrupted processing.

20.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into four priority groups by setting the priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR12L, PR12H, PR13L).

Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupt requests, each having the same priority, are simultaneously generated, then they are processed according to the default priority of vectored interrupt servicing. Default priority, see **Table 20-1**.

A standby release signal is generated and STOP, HALT, and SNOOZE modes are released.

External interrupt requests and internal interrupt requests are provided as maskable interrupts.

(2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

20.2 Interrupt Sources and Configuration

Interrupt sources include maskable interrupts and software interrupts. In addition, they also have up to seven reset sources (see **Table 20-1**). The vector codes that store the program start address when branching due to the generation of a reset or various interrupt requests are two bytes each, so interrupts jump to a 64 K address of 00000H to 0FFFFH.

Table 20-1. Interrupt Source List (1/3)

Interrupt Type	Defa		Interrupt Source	Internal/ External	Vector Table	Basi Type
Турс	Type Default Priority Name		Trigger	LAGITA	Address	Basic Configuration Type ^{Note 2}
Maskable	0	INTWDTI	Watchdog timer interval ^{Note 3} (75% of overflow time+1/2f _{IL})	Internal	00004H	(A)
	1	INTLVI	Voltage detection ^{Note 4}		00006H	
	2	INTP0	Pin input edge detection	External	00008H	(B)
	3	INTP1			0000AH	
	4	INTP2			0000CH	
	5	INTP3			0000EH	
	6	INTP4			00010H	
	7	INTP5			00012H	
	8	INTST2	UART2 transmission transfer end or buffer empty interrupt	Internal	00014H	(A)
	9	INTSR2	UART2 reception transfer end		00016H	
	10	INTSRE2	UART2 reception communication error occurrence		00018H	
	11	INTDMA0	End of DMA0 transfer		0001AH	
	12	INTDMA1	End of DMA1 transfer		0001CH	
	13	INTST0/ INTCSI00/ INTIIC00	UART0 transmission transfer end or buffer empty interrupt/CSI00 transfer end or buffer empty interrupt/IIC00 transfer end		0001EH	
	14	INTTM00	End of timer channel 00 count or capture		00020H	
	15	INTSR0	UART0 reception transfer end		00022H	
	16	INTSRE0	UART0 reception communication error occurrence		00024H	
		INTTM01H	End of timer channel 01 count or capture (at higher 8-bit timer operation)			
	17	INTST1/ INTIIC10	UART1 transmission transfer end or buffer empty interrupt/IIC10 transfer end		00026H	
	18	INTSR1	UART1 reception transfer end		00028H	
	19	INTSRE1	UART1 reception communication error occurrence		0002AH	
		INTTM03H	End of timer channel 03 count or capture (at higher 8-bit timer operation)			
	20	INTIICA0	End of IICA0 communication		0002CH	
	21	INTRTIT	RTC2 correction timing		0002EH	
	22	INTFM	Frequency measurement complete		00030H	
	23	INTTM01	End of timer channel 01 count or capture (at 16-bit/lower 8-bit timer operation)		00032H	

- **Notes 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 49 indicates the lowest priority.
 - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 20-1.
 - 3. When bit 7 (WDTINT) of the option byte (000C0H) is set to 1.
 - 4. When bit 7 (LVIMD) of the voltage detection level register (LVIS) is cleared to 0.

Table 20-1. Interrupt Source List (2/3)

Interrupt Type	Defa		Interrupt Source	Internal/ External	Vector Table	Basi Type
Турс	Default Priority ^{Note 1}	Name	Trigger	LACTION	Address	Basic Configuration Type ^{Note 2}
Maskable	24	INTTM02	End of timer channel 02 count or capture	Internal	00034H	(A)
	25	INTTM03	End of timer channel 03 count or capture (at 16-bit/lower 8-bit timer operation)		00036H	
	26	INTAD	End of A/D conversion		00038H	
	27	INTRTC	Fixed-cycle signal of real-time clock/alarm match detection		0003AH	
	28	INTIT	Interval signal of 12-bit interval timer detection		0003CH	
	29	INTST3	UART3 transmission transfer end or buffer empty interrupt		00040H	
	30	INTSR3	UART3 reception transfer end		00042H	
	31	INTTM04	End of timer channel 04 count or capture		00046H	
	32	INTTM05	TTM05 End of timer channel 05 count or capture		00048H	
	33	INTP6	Pin input edge detection	External	0004AH	(B)
	34	INTP7			0004CH	
	35	INTCMP0	Comparator detection 0		00050H	
	36	INTCMP1	Comparator detection 1		00052H	
	37	INTTM06	End of timer channel 06 count or capture	Internal	00054H	(A)
	38	INTTM07	End of timer channel 07 count or capture		00056H	
	39	INTSCT0	SMCI0 transmission transfer end		00058H	
	40	INTSCR0	SMCI0 reception data full		0005AH	
	41	INTSRE3	UART3 reception communication error occurrence		0005CH	
	42	INTMD	End of division operation/overflow occur		0005EH	
	43	INTSCE0	SMCI0 reception communication error occurrence or error signal detection		00060H	
	44	INTFL	End of sequencer interrupt Note 3		00062H	
	45	INTDMA2	End of DMA2 transfer		00064H	
	46	INTDMA3	End of DMA3 transfer		00066H	
	47	INTSCT1	SMCI1 transmission transfer end		00068H	
	48	INTSCR1	SMCI1 reception data full		0006AH	
	49	INTSCE1	SMCI1 reception communication error occurrence or error signal detection		0006CH	

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 49 indicates the lowest priority.

- 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 20-1.
- 3. Be used at the flash self programming library.


Table 20-1. Interrupt Source List (3/3)

Interrupt Type	Default PriorityNote 1		Interrupt Source	Internal/ External	Vector Table Address	Basic Configuration Type ^{Note 2}
Software	_	BRK	Execution of BRK instruction	-	0007EH	(D)
Reset	_	RESET	RESET pin input	-	00000H	-
		POR	Power-on-reset			
		LVD	Voltage detection ^{Note 3}			
		WDT	Overflow of watchdog timer			
		TRAP	Execution of illegal instructionNote 4			
		IAW	Illegal-memory access			
		RPE	RAM parity error			


- **Notes 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 49 indicates the lowest priority.
 - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 20-1.
 - 3. When bit 7 (LVIMD) of the voltage detection level register (LVIS) is set to 1.
 - 4. When the instruction code in FFH is executed.
 Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Figure 20-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal maskable interrupt



(B) External maskable interrupt (INTPn)




IF: Interrupt request flag
IE: Interrupt enable flag
ISP0: In-service priority flag 0
ISP1: In-service priority flag 1
MK: Interrupt mask flag

PR0: Priority specification flag 0
PR1: Priority specification flag 1

Remark n = 0 to 7

Figure 20-1. Basic Configuration of Interrupt Function (2/2)

(C) Software interrupt



IF: Interrupt request flag
IE: Interrupt enable flag
ISP0: In-service priority flag 0
ISP1: In-service priority flag 1
MK: Interrupt mask flag

PR0: Priority specification flag 0
PR1: Priority specification flag 1

20.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L)
- Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L)
- Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L)
- External interrupt rising edge enable register (EGP0)
- External interrupt falling edge enable register (EGN0)
- Program status word (PSW)

Table 20-2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Table 20-2. Flags Corresponding to Interrupt Request Sources (1/3)

Interrupt	Interrupt Request F	lag	Interrupt Mask Fla	ag	Priority Specification	Flag
Source		Register		Register		Register
INTWDTI	WDTIIF	IF0L	WDTIMK	MK0L	WDTIPR0, WDTIPR1	PR00L,
INTLVI	LVIIF		LVIMK		LVIPR0, LVIPR1	PR10L
INTP0	PIF0		PMK0		PPR00, PPR10	
INTP1	PIF1		PMK1		PPR01, PPR11	
INTP2	PIF2		PMK2		PPR02, PPR12	
INTP3	PIF3		PMK3		PPR03, PPR13	
INTP4	PIF4		PMK4		PPR04, PPR14	
INTP5	PIF5		PMK5		PPR05, PPR15	
INTST2	STIF2	IF0H	STMK2	мкон	STPR02, STPR12	PR00H,
INTSR2	SRIF2		SRMK2		SRPR02, SRPR12	PR10H
INTSRE2	SREIF2		SREMK2		SREPR02, SREPR12	
INTDMA0	DMAIF0		DMAMK0		DMAPR00, DMAPR10	
INTDMA1	DMAIF1		DMAMK1		DMAPR01, DMAPR11	
INTST0 ^{Note}	STIF0 ^{Note}		STMK0 ^{Note}		STPR00, STPR10 ^{Note}	
INTCSI00 ^{Note}	CSIIF00Note		CSIMK00 ^{Note}		CSIPR000, CSIPR100Note	
INTIIC00 ^{Note}	IICIF00 ^{Note}		IICMK00 ^{Note}		IICPR000, IICPR100Note	
INTTM00	TMIF00		TMMK00		TMPR000, TMPR100	
INTSR0	SRIF0		SRMK0		SRPR00, SRPR10	

Note If one of the interrupt sources INTST0, INTCSI00, and INTIIC00 is generated, bit 5 of the IF0H register is set to 1. Bit 5 of the MK0H, PR00H, and PR10H registers supports these three interrupt sources.

Interrupt Interrupt Request Flag Interrupt Mask Flag **Priority Specification Flag** Source Register Register Register INTSRE0Note 1 SREIF0Note 1 IF1L SREMK0Note 1 SREPR00, SREPR10Note 1 PR01L, MK1I PR11L TMIF01HNote 1 TMMK01HNote 1 INTTM01H Note 1 TMPR001H, TMPR101H Note 1 INTST1Note 2 STIF1Note 2 STMK1Note 2 STPR01, STPR11Note 2 INTIIC10Note 2 IICIF10Note 2 IICMK10Note 2 IICPR010, IICPR110Note 2 INTSR1 SRIF1 SRMK1 SRPR01, SRPR11 INTSRE1Note 3 SREIF1Note 3 SREMK1Note 3 SREPR01, SREPR11Note 3 INTTM03H Note 3 TMIF03H Note 3 TMMK03H Note 3 TMPR003H, TMPR103H Note 3 INTIICA0 IICAIF0 IICAPR00. IICAPR10 IICAMK0 **INTRTIT RTITIF** RTITMK RTITPR0, RTITPR1 INTFM FMIF FMMK FMPR0, FMPR1 INTTM01 TMIF01 TMMK01 TMPR001, TMPR101 INTTM02 TMIF02 IF1H TMMK02 MK1H PR01H. TMPR002, TMPR102 PR11H INTTM03 TMIF03 TMMK03 TMPR003, TMPR103 INTAD ADIF ADMK ADPR0, ADPR1 INTRTC **RTCIF** RTCPR0, RTCPR1 **RTCMK** INTIT TMKAPR0, TMKAPR1 **TMKAIF** TMKAMK INTST3 STPR03, STPR13 STIF3 STMK3 INTSR3 SRIF3 SRMK3 SRPR03, SRPR13 INTTM04 TMIF04 IF2L TMMK04 MK2L TMPR004, TMPR104 PR02L, PR12L INTTM05 TMIF05 TMMK05 TMPR005, TMPR105 INTP6 PIF6 PMK6 PPR06, PPR16 INTP7 PIF7 PMK7 PPR07, PPR17 INTCMP0 CMPIF0 CMPMK0 CMPPR00, CMPPR10 INTCMP1 CMPIF1 CMPMK1 CMPPR01, CMPPR11

Table 20-2. Flags Corresponding to Interrupt Request Sources (2/3)

- **Notes 1.** Do not use a UART0 reception error interrupt and an interrupt of channel 1 of TAU0 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If the UART0 reception error interrupt is not used (EOC01 = 0), UART0 and channel 1 of TAU0 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTSRE0 and INTTM01H is generated, bit 0 of the IF1L register is set to 1. Bit 0 of the MK1L, PR01L, and PR11L registers supports these two interrupt sources.
 - 2. If one of the interrupt sources INTST1 and INTIIC10 is generated, bit 1 of the IF1L register is set to 1. Bit 1 of the MK1L, PR01L, and PR11L registers supports these three interrupt sources.
 - 3. Do not use a UART1 reception error interrupt and an interrupt of channel 3 of TAU0 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If the UART1 reception error interrupt is not used (EOC03 = 0), UART1 and channel 3 of TAU0 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTSRE1 and INTTM03H is generated, bit 3 of the IF1L register is set to 1. Bit 3 of the MK1L, PR01L, and PR11L registers supports these two interrupt sources.

Table 20-2. Flags Corresponding to Interrupt Request Sources (3/3)

Interrupt	Interrupt Request F	lag	Interrupt Mask Fla	ng	Priority Specification Flag		
Source		Register		Register		Register	
INTTM06	TMIF06	IF2H	TMMK06	MK2H	TMPR006, TMPR106	PR02H,	
INTTM07	TMIF07		TMMK07		TMPR007, TMPR107	PR12H	
INTSCT0	SCTIF0		SCTMK0		SCTPR00, SCTPR10		
INTSCR0	SCRIF0		SCRMK0		SCRPR00, SCRPR10		
INTSRE3	SREIF3		SREMK3		SREPR03, SREPR13		
INTMD	MDIF		MDMK		MDPR0, MDPR1		
INTSCE0	SCEIF0		SCEMK0		SCEPR00, SCEPR10		
INTFL	FLIF		FLMK		FLPR0, FLPR1		
INTDMA2	DMAIF2	IF3L	DMAMK2	MK3L	DMAPR02, DMAPR12	PR03L,	
INTDMA3	DMAIF3		DMAMK3		DMAPR03, DMAPR13	PR13L	
INTSCT1	SCTIF1		SCTMK1		SCTPR01, SCTPR11		
INTSCR1	SCRIF1		SCRMK1		SCRPR01, SCRPR11		
INTSCE1	SCEIF1		SCEMK1		SCEPR01, SCEPR11		

20.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon reset signal generation.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

The IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, and IF3L registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the IF0L and IF0H registers, the IF1L and IF1H registers, and the IF2L and IF2H registers are combined to form 16-bit registers IF0, IF1, and IF2, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 20-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L) (1/2)

Address: FFI	E0H After re	eset: 00H R/	W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0L	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	WDTIIF
Address: FFI	E1H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0H	SRIF0	TMIF00	STIF0	DMAIF1	DMAIF0	SREIF2	SRIF2	STIF2
			CSIIF00					
			IICIF00					
۸ ططعمم، ۲۲۱	TOU After	recet: 0011	D/M/					
Address: FFI	-EZH Aller <7>	reset: 00H <6>	R/W <5>	<4>	<3>	<2>	<1>	<0>
Symbol			1	1	-		1	1
IF1L	TMIF01	FMIF	RTITIF	IICAIF0	SREIF1	SRIF1	STIF1	SREIF0
					TMIF03H		IICIF10	TMIF01H
Address: FFI	FE3H Δfter	reset: 00H	R/W					
Symbol	<7>	<6>	5	<4>	<3>	<2>	<1>	<0>
,		1		<u> </u>	•		1	1
IF1H	SRIF3	STIF3	0	TMKAIF	RTCIF	ADIF	TMIF03	TMIF02
Address: FFI	- D0H After	reset: 00H	R/W					
Symbol	<7>	<6>	5	<4>	<3>	<2>	<1>	0
IF2L	CMPIF1	CMPIF0	0	PIF7	PIF6	TMIF05	TMIF04	0
				l				
Address: FFI	FD1H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF2H	FLIF	SCEIF0	MDIF	SREIF3	SCRIF0	SCTIF0	TMIF07	TMIF06

Figure 20-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L) (2/2)

Address: FFF	D2H After	reset: 00H	R/W					
Symbol	7	6	5	<4>	<3>	<2>	<1>	<0>
IF3L	0	0	0	SCEIF1	SCRIF1	SCTIF1	DMAIF3	DMAIF2

XXIFX	Interrupt request flag
0	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

Cautions 1. Be sure to clear bits that are not available to 0.

2. When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as "IF0L.0 = 0;" or "_asm("clr1 IF0L, 0");" because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1).

If a program is described in C language using an 8-bit memory manipulation instruction such as "IFOL &= 0xfe;" and compiled, it becomes the assembler of three instructions.

mov a, IF0L and a, #0FEH mov IF0L, a

In this case, even if the request flag of the another bit of the same interrupt request flag register (IF0L) is set to 1 at the timing between "mov a, IF0L" and "mov IF0L, a", the flag is cleared to 0 at "mov IF0L, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.

20.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt.

The MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, and MK3L registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the MK0L and MK0H registers, the MK1L and MK1H registers, and the MK2L and MK2H registers are combined to form 16-bit registers MK0, MK1, and MK2, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 20-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L)

	FE4H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0L	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	WDTIMK
		•	•					· · · · · · · · · · · · · · · · · · ·
Address: FFI	FE5H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0H	SRMK0	TMMK00	STMK0	DMAMK1	DMAMK0	SREMK2	SRMK2	STMK2
			CSIMK00 IICMK00					
			IICIVIROO					
Address: FFI	FE6H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK1L	TMMK01	FMMK	RTITMK	IICAMK0	SREMK1	SRMK1	STMK1	SREMK0
					TMMK03H		IICMK10	TMMK01H
Address: FFI	FE7H After	reset: FFH	R/W					
Symbol	<7>	<6>	5	<4>	<3>	<2>	<1>	<0>
MK1H	SRMK3	STMK3	1	TMKAMK	RTCMK	ADMK	TMMK03	TMMK02
Address: FFI		reset: FFH	R/W					
Symbol						_		_
	<7>	<6>	5	<4>	<3>	<2>	<1>	0
MK2L	CMPMK1	<6> CMPMK0	5 1	<4> PMK7	<3> PMK6	<2> TMMK05	<1> TMMK04	0 1
	CMPMK1	СМРМК0	1					
Address: FFI	CMPMK1	CMPMK0	1 R/W	PMK7	PMK6	TMMK05	TMMK04	1
Address: FFI	CMPMK1 FD5H After <7>	CMPMK0 reset: FFH <6>	1 R/W <5>	PMK7	PMK6 <3>	TMMK05	TMMK04 <1>	<0>
Address: FFI	CMPMK1	CMPMK0	1 R/W	PMK7	PMK6	TMMK05	TMMK04	1
Address: FFI	CMPMK1 FD5H After <7> FLMK	CMPMK0 reset: FFH <6>	1 R/W <5>	PMK7	PMK6 <3>	TMMK05	TMMK04 <1>	<0>
Address: FFI Symbol MK2H	CMPMK1 FD5H After <7> FLMK	CMPMK0 reset: FFH <6> SCEMK0	1 R/W <5> MDMK	PMK7	PMK6 <3>	TMMK05	TMMK04 <1>	<0>
Address: FFI Symbol MK2H Address: FFI	CMPMK1 FD5H After <7> FLMK FD6H After	CMPMK0 reset: FFH <6> SCEMK0 reset: FFH	1 R/W <5> MDMK R/W	PMK7 <4> SREMK3	PMK6 <3> SCRMK0	TMMK05 <2> SCTMK0	TMMK04 <1> TMMK07	1 <0> TMMK06
Address: FFI Symbol MK2H Address: FFI Symbol	CMPMK1 FD5H After <7> FLMK FD6H After 7	CMPMK0 reset: FFH <6> SCEMK0 reset: FFH 6	1 R/W <5> MDMK R/W 5	PMK7 <4> SREMK3	PMK6 <3> SCRMK0 <3>	TMMK05 <2> SCTMK0 <2>	TMMK04 <1> TMMK07	1 <0> TMMK06 <0>
Address: FFI Symbol MK2H Address: FFI Symbol	CMPMK1 FD5H After <7> FLMK FD6H After 7	CMPMK0 reset: FFH <6> SCEMK0 reset: FFH 6	1 R/W <5> MDMK R/W 5	PMK7 <4> SREMK3 <4> SCEMK1	PMK6 <3> SCRMK0 <3>	TMMK05 <2> SCTMK0 <2> SCTMK1	TMMK04 <1> TMMK07	1 <0> TMMK06 <0>
Address: FFI Symbol MK2H Address: FFI Symbol	CMPMK1 FD5H After <7> FLMK FD6H After 7 1	CMPMK0 reset: FFH	1 R/W <5> MDMK R/W 5	PMK7 <4> SREMK3 <4> SCEMK1	PMK6 <3> SCRMK0 <3> SCRMK1	TMMK05 <2> SCTMK0 <2> SCTMK1	TMMK04 <1> TMMK07	1 <0> TMMK06 <0>

Caution Be sure to set bits that are not available to 1.

20.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L)

The priority specification flag registers are used to set the corresponding maskable interrupt priority level.

A priority level is set by using the PR0xy and PR1xy registers in combination (xy = 0L, 0H, 1L, 1H, 2L, or 2H).

The PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, and the PR13L registers can be set by a 1-bit or 8-bit memory manipulation instruction. If the PR00L and PR00H registers, the PR01L and PR01H registers, the PR02L and PR02H registers, the PR10L and PR10H registers, the PR11L and PR11H registers, and the PR12L and PR12H registers are combined to form 16-bit registers PR00, PR01, PR02, PR10, PR11, and PR12, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 20-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L) (1/2)

Address: FFI	FE8H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00L	PPR05	PPR04	PPR03	PPR02	PPR01	PPR00	LVIPR0	WDTIPR0
Address: FFI	FECH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR10L	PPR15	PPR14	PPR13	PPR12	PPR11	PPR10	LVIPR1	WDTIPR1
Address: FFI	FE9H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00H	SRPR00	TMPR000	STPR00	DMAPR01	DMAPR00	SREPR02	SRPR02	STPR02
			CSIPR000					
			1101 11000					
Address: FFI	FEDH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR10H	SRPR10	TMPR100	STPR10	DMAPR11	DMAPR10	SREPR12	SRPR12	STPR12
			CSIPR100					
			IICPR100					
Address: FFI	FEAH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR01L	TMPR001	FMPR0	RTITPR0	IICAPR00	SREPR01	SRPR01	STPR01	SREPR00
					TMPR003H		IICPR010	TMPR001H
Address EE		5511	DAM					
Address: FFI		reset: FFH	R/W	.4.	105	10:	.4.	105
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR11L	TMPR101	FMPR1	RTITPR1	IICAPR10	SREPR11 TMPR103H	SRPR11	STPR11 IICPR110	SREPR10 TMPR101H
					TIVIT IX TOOLI		1101 11110	1101111

Figure 20-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L) (2/2)

Address: FF	FEBH After	reset: FFH	R/W							
Symbol	<7>	<6>	5	<4>	<3>	<2>	<1>	<0>		
PR01H	SRPR03	STPR03	1	TMKAPR0	RTCPR0	ADPR0	TMPR003	TMPR002		
Address: FF	FEFH After	reset: FFH	R/W							
Symbol	<7>	<6>	5	<4>	<3>	<2>	<1>	<0>		
PR11H	SRPR13	STPR13	1	TMKAPR1	RTCPR1	ADPR1	TMPR103	TMPR102		
Address: FF	FD8H After	reset: FFH	R/W							
Symbol	<7>	<6>	5	<4>	<3>	<2>	<1>	0		
PR02L	CMPPR01	CMPPR00	1	PPR07	PPR06	TMPR005	TMPR004	1		
Address: FF	FDCH After	reset: FFH	R/W							
Symbol	<7>	<6>	5	<4>	<3>	<2>	<1>	0		
PR12L	CMPPR11	CMPPR10	1	PPR17	PPR16	TMPR105	TMPR104	1		
Address: FF	FD9H After	reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR02H	FLPR0	SCEPR00	MDPR0	SREPR03	SCRPR00	SCTPR00	TMPR007	TMPR006		
Address: FF	FDDH After	reset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
PR12H	FLPR1	SCEPR10	MDPR1	SREPR13	SCRPR10	SCTPR10	TMPR107	TMPR106		
Address: FF	FDAH After	reset: FFH	R/W							
Symbol	7	6	5	<4>	<3>	<2>	<1>	<0>		
PR03L	1	1	1	SCEPR01	SCRPR01	SCTPR01	DMAPR03	DMAPR02		
Address: FF	FDEH After	reset: FFH	R/W							
Symbol	7	6	5	<4>	<3>	<2>	<1>	<0>		
PR13L	1	1	1	SCEPR11	SCRPR11	SCTPR11	DMAPR13	DMAPR12		
			1							
	XXPR1X	XXPR0X			Priority leve	el selection				
	0	0	Specify level 0 (high priority level)							
	0	1	Specify leve	Specify level 1						
	1 .	l _								

Caution Be sure to set bits that are not available to 1.

Specify level 3 (low priority level)

Specify level 2

20.3.4 External interrupt rising edge enable register (EGP0), external interrupt falling edge enable register (EGN0)

These registers specify the valid edge for INTP0 to INTP7.

The EGP0 and EGN0 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 20-5. Format of External Interrupt Rising Edge Enable Register (EGP0) and External Interrupt Falling Edge Enable Register (EGN0)

Address: FFF38H After reset: 00H Symbol 6 5 3 2 0 7 1 EGP6 EGP4 EGP3 EGP2 EGP1 EGP0 EGP7 EGP5 EGP0 Address: FFF39H After reset: 00H R/W Symbol 7 6 5 2 0 4 3 1 EGN0 EGN7 EGN6 EGN5 EGN4 EGN3 EGN2 EGN1 EGN0

EGPn	EGNn	INTPn pin valid edge selection (n = 0 to 7)
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

Table 20-3 shows the ports corresponding to the EGPn and EGNn bits.

Table 20-3. Ports Corresponding to EGPn and EGNn bits

Detection	Enable Bit	Interrupt Request Signal
EGP0	EGN0	INTP0
EGP1	EGN1	INTP1
EGP2	EGN2	INTP2
EGP3	EGN3	INTP3
EGP4	EGN4	INTP4
EGP5	EGN5	INTP5
EGP6	EGN6	INTP6
EGP7	EGN7	INTP7

Caution Select the port mode by clearing the EGPn and EGNn bits to 0 because an edge may be detected when the external interrupt function is switched to the port function.

Remarks 1. For edge detection port, see 2.1 Port Function.

2. n = 0 to 7

20.3.5 Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP0 and ISP1 flags that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. Upon acknowledgment of a maskable interrupt request, if the value of the priority specification flag register of the acknowledged interrupt is not 00, its value minus 1 is transferred to the ISP0 and ISP1 flags. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

Reset signal generation sets PSW to 06H.




Figure 20-6. Configuration of Program Status Word

20.4 Interrupt Servicing Operations

20.4.1 Maskable interrupt request acknowledgment

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 20-4 below.

For the interrupt request acknowledgment timing, see Figures 20-8 and 20-9.

Table 20-4. Time from Generation of Maskable Interrupt Until Servicing

	Minimum Time	Maximum Time ^{Note}		
Servicing time	9 clocks	16 clocks		

Note Maximum time does not apply when an instruction from the internal RAM area is executed.

Remark 1 clock: 1/fclk (fclk: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 20-7 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is the loaded into the PC and branched

Restoring from an interrupt is possible by using the RETI instruction.




Figure 20-7. Interrupt Request Acknowledgment Processing Algorithm


××IF: Interrupt request flag××MK: Interrupt mask flag

××PR0: Priority specification flag 0××PR1: Priority specification flag 1

IE: Flag that controls acknowledgment of maskable interrupt request (1 = Enable, 0 = Disable)
ISP0, ISP1: Flag that indicates the priority level of the interrupt currently being serviced (see **Figure 20-6**)


Note For the default priority, see Table 20-1 Interrupt Source List.

Figure 20-8. Interrupt Request Acknowledgment Timing (Minimum Time)



Remark 1 clock: 1/fclk (fclk: CPU clock)

Figure 20-9. Interrupt Request Acknowledgment Timing (Maximum Time)



Remark 1 clock: 1/fclk (fclk: CPU clock)

20.4.2 Software interrupt request acknowledgment

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (0007EH, 0007FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

Caution Can not use the RETI instruction for restoring from the software interrupt.

20.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt.

Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE = 1). When an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 20-5 shows relationship between interrupt requests enabled for multiple interrupt servicing and Figure 20-10 shows multiple interrupt servicing examples.

Table 20-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing

During Interrupt Servicing

Multiple Interrupt Request		Maskable Interrupt Request							Software	
		Priority Level 0 Priority Lev (PR = 00) (PR = 0			Priority Level 2 (PR = 10)		Priority Level 3 (PR = 11)		Interrupt Request	
Interrupt Being Serviced		IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	
Maskable interrupt	ISP1 = 0 ISP0 = 0	0	×	×	×	×	×	×	×	0
	ISP1 = 0 ISP0 = 1	0	×	0	×	×	×	×	×	0
	ISP1 = 1 ISP0 = 0	0	×	0	×	0	×	×	×	0
	ISP1 = 1 ISP0 = 1	0	×	0	×	0	×	0	×	0
Software interrupt		0	×	0	×	0	×	0	×	0

Remarks 1. O: Multiple interrupt servicing enabled

- 2. ×: Multiple interrupt servicing disabled
- 3. ISP0, ISP1, and IE are flags contained in the PSW.

ISP1 = 0, ISP0 = 0: An interrupt of level 1 or level 0 is being serviced.

ISP1 = 0, ISP0 = 1: An interrupt of level 2 is being serviced.

ISP1 = 1, ISP0 = 0: An interrupt of level 3 is being serviced.

ISP1 = 1, ISP0 = 1: Wait for An interrupt acknowledgment (all interrupts are enabled).

IE = 0: Interrupt request acknowledgment is disabled.

IE = 1: Interrupt request acknowledgment is enabled.

4. PR is a flag contained in the PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, and PR13L registers.

PR = 00: Specify level 0 with $\times PR1 \times = 0$, $\times PR0 \times = 0$ (higher priority level)


PR = 01: Specify level 1 with ××PR1× = 0, ××PR0× = 1

PR = 10: Specify level 2 with ××PR1× = 1, ××PR0× = 0

PR = 11: Specify level 3 with ××PR1× = 1, ××PR0× = 1 (lower priority level)


Figure 20-10. Examples of Multiple Interrupt Servicing (1/2)

Example 1. Multiple interrupt servicing occurs twice



During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.

Example 2. Multiple interrupt servicing does not occur due to priority control



Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with \times PR1 \times = 0, \times PR0 \times = 0 (higher priority level)

PR = 01: Specify level 1 with ××PR1× = 0, ××PR0× = 1

PR = 10: Specify level 2 with $\times \times PR1 \times = 1$, $\times \times PR0 \times = 0$

PR = 11: Specify level 3 with ××PR1× = 1, ××PR0× = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabled


IE = 1: Interrupt request acknowledgment is enabled.

Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled

Main processing INTxx servicing INTyy servicing

IE = 0

Figure 20-10. Examples of Multiple Interrupt Servicing (2/2)



Interrupts are not enabled during servicing of interrupt INTxx (El instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with $\times \times PR1 \times = 0$, $\times \times PR0 \times = 0$ (higher priority level)

PR = 01: Specify level 1 with ××PR1× = 0, ××PR0× = 1

PR = 10: Specify level 2 with ××PR1× = 1, ××PR0× = 0

PR = 11: Specify level 3 with ××PR1× = 1, ××PR0× = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabled

IE = 1: Interrupt request acknowledgment is enabled.


20.4.4 Interrupt request hold

There are instructions where, even if an interrupt request is issued while the instructions are being executed, interrupt request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- POP PSW
- BTCLR PSW. bit, \$addr20
- EI
- DI
- SKC
- SKNC
- SKZ
- SKNZ
- SKH
- SKNH
- Write instructions for the IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, and PR13L registers

Figure 20-11 shows the timing at which interrupt requests are held pending.

Figure 20-11. Interrupt Request Hold



Remarks 1. Instruction N: Interrupt request hold instruction

2. Instruction M: Instruction other than interrupt request hold instruction

CHAPTER 21 STANDBY FUNCTION

21.1 Standby Function

The standby function reduces the operating current of the system, and the following three modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the high-speed system clock oscillator, high-speed on-chip oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator and high-speed on-chip oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released when the X1 clock is selected, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

(3) SNOOZE mode

In the case of CSIp or UARTq data reception and an A/D conversion request by the timer trigger signal (the interrupt request signal (INTRTC/INTIT)), the STOP mode is exited, the CSIp or UARTq data is received without operating the CPU, and A/D conversion is performed. This can only be specified when the high-speed on-chip oscillator is selected for the CPU/peripheral hardware clock (fclk).

In all these modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. The STOP mode can be used only when the CPU is operating on the main system clock. Do not set to the STOP mode while the CPU operates with the subsystem clock. The HALT mode can be used when the CPU is operating on either the main system clock or the subsystem clock.
 - 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction (except SNOOZE mode setting unit).
 - 3. When using CSIp, UARTq, or the A/D converter in the SNOOZE mode, set up serial standby control register m (SSCm) and A/D converter mode register 2 (ADM2) before switching to the STOP mode. For details, see 14.3 Registers Controlling Serial Array Unit and 12.3 Registers Used in A/D Converter.
 - 4. The following sequence is recommended for power consumption reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of A/D converter mode register 0 (ADM0) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.
 - 5. It can be selected by the option byte whether the low-speed on-chip oscillator continues oscillating or stops in the HALT or STOP mode. For details, see CHAPTER 27 OPTION BYTE.

Remark p = 00; q = 0, 2; m = 0, 1



21.2 Registers Controlling Standby Function

The registers which control the standby function are described below.

- Subsystem clock supply mode control register (OSMC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

Remark For details of registers described above, see CHAPTER 5 CLOCK GENERATOR. For registers which control the SNOOZE mode, CHAPTER 12 A/D CONVERTER and CHAPTER 14 SERIAL ARRAY UNIT.

21.3 Standby Function Operation

21.3.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the high-speed system clock, high-speed on-chip oscillator clock, or subsystem clock. The operating statuses in the HALT mode are shown below.

Caution Because the interrupt request signal is used to clear the HALT mode, if the interrupt mask flag is 0 (the interrupt processing is enabled) and the interrupt request flag is 1 (the interrupt request signal is generated), the HALT mode is not entered even if the HALT instruction is executed in such a situation.

Table 21-1. Operating Statuses in HALT Mode (1/2)

HALT Mode Setting			When HALT Instruction Is Executed While CPU Is Operating on Main System Clock					
9			When CPU Is Operating on High- When CPU Is Operating on X1 When CPU Is Operating on					
Item			speed On-chip Oscillator Clock (f⊮)					
System clock			Clock supply to the CPU is stopp	ı ed	1 ()			
'		fін	Operation continues (cannot be	Operation disabled				
Main system clock f _i н			stopped)					
		fx	Operation disabled	Operation continues (cannot be stopped)	Cannot operate			
		fex		Cannot operate	Operation continues (cannot be stopped)			
Subsyste	m clock	fхт	Status before HALT mode was se	Status before HALT mode was set is retained				
		fexs						
fiL			Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops					
CPU			Operation stopped	, 1				
Flash memor	V		Operation stopped					
RAM	,		j ' ''					
Port (latch)			Status before HALT mode was set is retained					
Timer array u	nit		Operable					
Real-time clock 2			Operable	Operable (High accuracy 1 Hz output mode is operation disabled.)				
Subsystem clock frequency measurement circuit		ncy	Operation disabled	Operable				
12-bit interval	l timer		Operable					
Watchdog timer			See CHAPTER 11 WATCHDOG TIMER.					
Clock output/	buzzer outp	out	Operable					
A/D converter	r							
Comparator								
Serial array u	nit (SAU)							
Serial interfac	ce (IICA)							
Smart card in	terface (SN	(ICI)						
LCD driver/co	LCD driver/controller		Operable (However, this depends on the status of the clock selected as the LCD source clock: operation is possible if the selected clock is operating, but operation will stop if the selected clock is stopped.)					
Multiplier and accumulator	Multiplier and divider/multiply- accumulator		Operable					
DMA controlle	DMA controller							
Power-on-reset function								
Voltage detection function		n						
External interrupt								
CRC High-speed CRC operation function General-purpose CRC								
		urpose	In the calculation of the RAM area, operable when DMA is executed only					
RAM parity error detection function		on	Operable when DMA is executed	l only				
RAM guard function								
SFR guard function Illegal-memory access detection		etection						

(Remark is listed on the next page.)

Remark Operation stopped: Operation is automatically stopped before switching to the HALT mode.

Operation disabled: Operation is stopped before switching to the HALT mode.

fн: High-speed on-chip oscillator clock fex: External main system clock

 f_{IL} : Low-speed on-chip oscillator clock f_{XT} : XT1 clock

fx: X1 clock fexs: External subsystem clock

Table 21-1. Operating Statuses in HALT Mode (2/2)

	HALT Mod	de Setting	When HALT Instruction Is Executed Whi	le CPU Is Operating on Subsystem Clock				
Item			When CPU Is Operating on XT1 Clock (fxr) When CPU Is Operating on External Subsystem Clock (fexs)					
System clock			Clock supply to the CPU is stopped					
Main system clock f _{IH} f _X		fıн	Operation disabled					
		fx						
		fex						
Subsystem clock f _{XT} f _{EXS}		fхт	Operation continues (cannot be stopped)	Cannot operate				
		fexs	Cannot operate Operation continues (cannot be stopped					
fiL			Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops					
CPU			Operation stopped					
Flash memor	у							
RAM								
Port (latch)			Status before HALT mode was set is retained					
Timer array u	nit		Operates when the RTCLPC bit is 0 (operation is	disabled when the RTCLPC bit is not 0).				
Real-time clo			Operable (High accuracy 1 Hz output mode is operation disabled.)					
Subsystem clock frequency measurement circuit		ncy	Operation disabled					
12-bit interval timer			Operable					
Watchdog timer			See CHAPTER 11 WATCHDOG TIMER.					
Clock output/buzzer output		out	Operable					
A/D converter			Operation disabled					
Comparator			Operable when external input (IVREFn) is selected for comparator reference voltage.					
Serial array u	nit (SAU)		Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).					
Serial interfac			Operation disabled					
Smart card in		/ICI)						
LCD driver/controller			Operable (However, this depends on the status of the clock selected as the LCD source clock: operation is possible if the selected clock is operating, but operation will stop if the selected clock is stopped.)					
Multiplier and divider/multiply- accumulator		Iltiply-	Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).					
DMA controller								
	Power-on-reset function		Operable					
Voltage detec		on						
External interrupt								
CRC High-speed CRC operation General-purpose			Operation disabled					
function	General-p	ourpose	In the calculation of the RAM area, operable when DMA is executed only					
RAM parity error detection function		on	Operable when DMA is executed only					
RAM guard function								
SFR guard function Illegal-memory access detection		etection						
function								

(Remark is listed on the next page.)

Remark Operation stopped: Operation is automatically stopped before switching to the HALT mode.

Operation disabled: Operation is stopped before switching to the HALT mode.

fін: High-speed on-chip oscillator clock fex: External main system clock

fı∟: Low-speed on-chip oscillator clock fx⊤: XT1 clock

fx: X1 clock fexs: External subsystem clock


(2) HALT mode release

The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 21-1. HALT Mode Release by Interrupt Request Generation



Notes 1. For details of the standby release signal, see Figure 20-1.

- 2. Wait time for HALT mode release
 - When vectored interrupt servicing is carried out

Main system clock: 15 to 16 clock

Subsystem clock (RTCLPC = 0): 10 to 11 clock

Subsystem clock (RTCLPC = 1): 11 to 12 clock

• When vectored interrupt servicing is not carried out

Main system clock: 9 to 10 clock

Subsystem clock (RTCLPC = 0): 4 to 5 clock

Subsystem clock (RTCLPC = 1): 5 to 6 clock


Remark The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.

(b) Release by reset signal generation


When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 21-2. HALT Mode Release by Reset (1/2)

(1) When high-speed on-chip oscillator clock is used as CPU clock




(2) When high-speed system clock is used as CPU clock



Note For the reset processing time, see CHAPTER 22 RESET FUNCTION. For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see CHAPTER 23 POWER-ON-RESET CIRCUIT.

Figure 21-2. HALT Mode Release by Reset (2/2)

(3) When subsystem clock is used as CPU clock



Note For the reset processing time, see CHAPTER 22 RESET FUNCTION. For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see CHAPTER 23 POWER-ON-RESET CIRCUIT.

21.3.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the high-speed on-chip oscillator clock, X1 clock, or external main system clock.

Caution Because the interrupt request signal is used to clear the STOP mode, if the interrupt mask flag is 0 (the interrupt processing is enabled) and the interrupt request flag is 1 (the interrupt request signal is generated), the STOP mode is immediately cleared if set when the STOP instruction is executed in such a situation. Accordingly, once the STOP instruction is executed, the system returns to its normal operating mode after the elapse of release time from the STOP mode.

The operating statuses in the STOP mode are shown below.

Table 21-2. Operating Statuses in STOP Mode

STOP Mode Setting			When STOP Instruction Is Executed While CPU Is Operating on Main System Clock					
			When CPU Is Operating on When CPU Is Operating on X1 When CPU Is Operating on					
Item			High-speed on-chip oscillator clock (f _{IH})	Clock (fx)	External Main System Clock (fex)			
System clock			Clock supply to the CPU is stoppe	ed				
Main sys	tem clock	fıн	Stopped					
		fx						
		fex						
Subsyste	em clock	f _{XT}	et is retained					
fil.			Set by bits 0 (WDSTBYON) and 4 subsystem clock supply mode cor • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON • WUTMMCK0 = 0, WDTON = 1, • WUTMMCK0 = 0, WDTON = 1,	= 0: Stops and WDSTBYON = 1: Oscillates	H), and WUTMMCK0 bit of			
CPU Flash memor	v		Operation stopped					
RAM	у		Operation stopped					
Port (latch)			Status before STOP mode was se	et is retained				
Timer array u	ınit		Operation disabled	ot is retained				
Real-time clo			'	tput mode is operation disabled)				
Subsystem clock frequency measurement circuit			Operable (High accuracy 1 Hz output mode is operation disabled.) Operation disabled					
12-bit interva			Operable					
Watchdog tim	ner		See CHAPTER 11 WATCHDOG TIMER.					
Clock output/	buzzer outp	out	Operable only when subsystem clock is selected as the count clock					
A/D converter			Wakeup operation is enabled (switching to the SNOOZE mode)					
Comparator			Operable (only when digital filter is not used and external input (IVREFn) is selected for comparator reference voltage)					
Serial array u	ınit (SAU)		Wakeup operation is enabled only for CSIp and UARTq (switching to the SNOOZE mode) Operation is disabled for anything other than CSIp and UARTq					
Serial interfac	ce (IICA)		Wakeup by address match operable					
Smart card in	iterface (SM	ICI)	Operation disabled					
LCD driver/co	ontroller		Operable (However, this depends on the status of the clock selected as the LCD source clock: operation is possible if the selected clock is operating, but operation will stop if the selected clock is stopped.)					
Multiplier and accumulator	l divider/mu	ltiply-	Operation disabled					
DMA controlle	er							
Power-on-res	et function		Operable					
Voltage detection function								
External inter	External interrupt							
CRC	High-spee		Operation stopped					
operation function	operation General-purpose CRC							
RAM parity error detection function								
RAM guard function								
SFR guard fu	ınction							
Illegal-memor	ry access d	etection						

(Remarks are listed on the next page.)

Remarks 1. Operation stopped: Operation is automatically stopped before switching to the STOP mode.

Operation disabled: Operation is stopped before switching to the STOP mode.

 $\begin{array}{lll} \text{fih:} & \text{High-speed on-chip oscillator clock} & \text{fii.:} & \text{Low-speed on-chip oscillator clock} \\ \text{fx:} & \text{X1 clock} & \text{fex:} & \text{External main system clock} \end{array}$

2. p = 00; q = 0, 2

fxT: XT1 clock

(2) STOP mode release

The STOP mode can be released by the following two sources.


(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

fexs: External subsystem clock

Figure 21-3. STOP Mode Release by Interrupt Request Generation (1/3)

(1) When high-speed on-chip oscillator clock is used as CPU clock



Notes 1. For details of the standby release signal, see Figure 20-1.

2. STOP mode release time

Supply of the clock is stopped:

• 18 μs to "whichever is longer 65 μs or the oscillation stabilization time (set by OSTS)"

Wait


- When vectored interrupt servicing is carried out: 7 clocks
- · When vectored interrupt servicing is not carried out: 1 clock

Remarks 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.

2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

Figure 21-3. STOP Mode Release by Interrupt Request Generation (2/3)

(2) When high-speed system clock (X1 oscillation) is used as CPU clock



- Notes 1. For details of the standby release signal, see Figure 20-1.
 - 2. STOP mode release time

Supply of the clock is stopped:

18 μs to "whichever is longer 65 μs or the oscillation stabilization time (set by OSTS)"

Wait


- When vectored interrupt servicing is carried out: 10 to 11 clocks
- When vectored interrupt servicing is not carried out: 4 to 5 clocks

Caution To reduce the oscillation stabilization time after release from the STOP mode while CPU operates based on the high-speed system clock (X1 oscillation), switch the clock to the high-speed on-chip oscillator clock temporarily before executing the STOP instruction.

- Remarks 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.
 - 2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

Figure 21-3. STOP Mode Release by Interrupt Request Generation (3/3)

(3) When high-speed system clock (external clock input) is used as CPU clock



- Notes 1. For details of the standby release signal, see Figure 20-1.
 - 2. STOP mode release time

Supply of the clock is stopped:

- 18 μs to "whichever is longer 65 μs or the oscillation stabilization time (set by OSTS)" Wait
- When vectored interrupt servicing is carried out: 7 clocks
- When vectored interrupt servicing is not carried out: 1 clock

Caution To reduce the oscillation stabilization time after release from the STOP mode while CPU operates based on the high-speed system clock (X1 oscillation), switch the clock to the high-speed on-chip oscillator clock temporarily before executing the STOP instruction.


- **Remarks 1.** The clock supply stop time varies depending on the temperature conditions and STOP mode period.
 - 2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

(b) Release by reset signal generation


When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 21-4. STOP Mode Release by Reset

(1) When high-speed on-chip oscillator clock is used as CPU clock



(2) When high-speed system clock is used as CPU clock



Note For the reset processing time, see CHAPTER 22 RESET FUNCTION. For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see CHAPTER 23 POWER-ON-RESET CIRCUIT.

21.3.3 SNOOZE mode

(1) SNOOZE mode setting and operating statuses

The SNOOZE mode can only be specified for CSIp, UARTq, or the A/D converter. Note that this mode can only be specified if the CPU clock is the high-speed on-chip oscillator clock.

When using CSIp or UARTq in the SNOOZE mode, set the SWCm bit of serial standby control register m (SSCm) to 1 immediately before switching to the STOP mode. For details, see **14.3 Registers Controlling Serial Array Unit**. When using the A/D converter in the SNOOZE mode, set the AWC bit of A/D converter mode register 2 (ADM2) to 1 immediately before switching to the STOP mode. For details, see **12.3 Registers Used in A/D Converter**.

Remark
$$p = 00$$
; $q = 0, 2$; $m = 0, 1$

The following time is required for mode transition.

Transition time from STOP mode to SNOOZE mode: $18 \text{ to } 65 \text{ } \mu\text{s}$

Transition time from SNOOZE mode to normal operation:

• When vectored interrupt servicing is carried out:

HS (High-speed main) mode: 4.99 to 9.44 µs + 7 clocks
LS (Low-speed main) mode: 1.10 to 5.08 µs + 7 clocks
LV (Low-voltage main) mode: 16.58 to 25.40 µs + 7 clocks

• When vectored interrupt servicing is not carried out:

HS (High-speed main) mode : 4.99 to $9.44~\mu s + 1$ clock LS (Low-speed main) mode : 1.10 to $5.08~\mu s + 1$ clock LV (Low-voltage main) mode : 16.58 to $25.40~\mu s + 1$ clock

The operating statuses in the SNOOZE mode are shown below.

Table 21-3. Operating Statuses in SNOOZE Mode

	STOP Mod	e Setting	When Inputting CSIp/UARTq Data Reception Signal or A/D Converter Timer Trigger Signal While in			
Item			STOP Mode			
			When CPU Is Operating on High-speed on-chip oscillator clock (fін)			
System clock		1	Clock supply to the CPU is stopped			
Main sys	tem clock	fıн	Operation started			
		fx	Stopped			
		fex				
Subsyste	em clock	fхт	Use of the status while in the STOP mode continues			
fiL fexs		fexs	Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops			
CPU			Operation stopped			
Flash memor	у					
RAM	-					
Port (latch)			Use of the status while in the STOP mode continues			
Timer array u	ınit		Operation disabled			
Real-time clo	ck 2		Operable			
,	Subsystem clock frequency measurement circuit		Operation disabled			
12-bit interva	l timer		Operable			
Watchdog tin	ner		See CHAPTER 11 WATCHDOG TIMER.			
Clock output/	buzzer outp	out	Operable only when subsystem clock is selected as the count clock			
A/D converte	r		Operable			
Comparator			Operable (when digital filter is not used)			
Serial array u	ınit (SAU)		Operable only CSIp and UARTq only. Operation disabled other than CSIp and UARTq.			
Serial interfac	ce (IICA)		Operation disabled			
Smart card in	nterface (SM	ICI)				
LCD driver/co	ontroller		Operable (However, this depends on the status of the clock selected as the LCD source clock: operation is possible if the selected clock is operating, but operation will stop if the selected clock stopped.)			
Multiplier and accumulator	d divider/mu	ltiply-	Operation disabled			
DMA controll	er					
Power-on-res	set function		Operable			
Voltage dete	ction functio	n				
External interrupt						
CRC High-speed CRC operation function CRC			Operation disabled			
RAM parity error detection function						
RAM guard function						
SFR guard fu						
Illegal-memory access detection function						

(Remark is listed on the next page.)

Remarks 1. Operation stopped: Operation is automatically stopped before switching to the SNOOZE mode.

Operation disabled: Operation is stopped before switching to the SNOOZE mode.


fін: High-speed on-chip oscillator clock fі∟: Low-speed on-chip oscillator clock

fx: X1 clock fex: External main system clock fxt: XT1 clock fexs: External subsystem clock

2. p = 00; q = 0, 2

(2) Timing diagram when the interrupt request signal is generated in the SNOOZE mode


Figure 21-5. When the Interrupt Request Signal is Generated in the SNOOZE Mode



- Notes 1. For details of the standby release signal, see Figure 20-1.
 - 2. Transition time from STOP mode to SNOOZE mode
 - 3. Transition time from SNOOZE mode to normal operation
 - 4. Enable the SNOOZE mode (AWC = 1 or SWC = 1) immediately before switching to the STOP mode.
 - **5.** Be sure to release the SNOOZE mode (AWC = 0 or SWC = 0) immediately after return to the normal operation.

(3) Timing diagram when the interrupt request signal is not generated in the SNOOZE mode

Figure 21-6. When the Interrupt Request Signal is not Generated in the SNOOZE Mode



- Notes 1. For details of the standby release signal, see Figure 20-1.
 - 2. Transition time from STOP mode to SNOOZE mode
 - 3. Enable the SNOOZE mode (AWC = 1 or SWC = 1) immediately before switching to the STOP mode.

Remark For details of the SNOOZE mode function, see CHAPTER 12 A/D CONVERTER and CHAPTER 14 SERIAL ARRAY UNIT.

CHAPTER 22 RESET FUNCTION

The following seven operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by comparison of supply voltage and detection voltage of power-on-reset (POR) circuit
- (4) Internal reset by comparison of supply voltage of the voltage detector (LVD) and detection voltage
- (5) Internal reset by execution of illegal instruction Note
- (6) Internal reset by RAM parity error
- (7) Internal reset by illegal-memory access


External and internal resets start program execution from the address at 00000H and 00001H when the reset signal is generated.

A reset is effected when a low level is input to the RESET pin, the watchdog timer overflows, or by POR and LVD circuit voltage detection, execution of illegal instruction^{Note}, RAM parity error or illegal-memory access, and each item of hardware is set to the status shown in Table 22-1.

Note This reset occurs when instruction code FFH is executed.

This reset does not occur during emulation using an in-circuit emulator or an on-chip debugging emulator.

- Cautions 1. For an external reset, input a low level for 10 µs or more to the RESET pin.
 - To perform an external reset upon power application, input a low level to the RESET pin, turn power on, continue to input a low level to the pin for 10 µs or more within the operating voltage range shown in 32.4 AC Characteristics, and then input a high level to the pin.
 - During reset input, the X1 clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock stop oscillating. External main system clock input and external subsystem clock input become invalid.
 - When reset is effected, port pins become high-impedance, because each SFR and 2nd SFR are initialized.
 - P40: High-impedance during the external reset period or reset period by the POR. High level during other types of reset or after receiving a reset signal (connected to the on-chip pull-up resistor).
 - Ports other than P40: High-impedance during the reset period or after receiving a reset signal.



Caution An LVD circuit internal reset does not reset the LVD circuit.

Remarks 1. LVIM: Voltage detection register

2. LVIS: Voltage detection level register

22.1 Timing of Reset Operation

This LSI is reset by input of the low level on the $\overline{\text{RESET}}$ pin and released from the reset state by input of the high level on the $\overline{\text{RESET}}$ pin. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.




Figure 22-2. Timing of Reset by RESET Input

Release from the reset state is automatic in the case of a reset due to a watchdog timer overflow, execution of an illegal instruction, detection of a RAM parity error, or detection of illegal memory access. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.




Figure 22-3. Timing of Reset Due to Watchdog Timer Overflow, Execution of Illegal Instruction,
Detection of RAM Parity Error, or Detection of Illegal Memory Access Overflow

(Notes and Caution are listed on the next page.)

Notes 1. Reset times (times for release from the external reset state)

After the first release of the POR: 0.672 ms (typ.), 0.832 ms (max.) when the LVD is in use.

0.399 ms (typ.), 0.519 ms (max.) when the LVD is off.

After the second release of the POR: 0.531 ms (typ.), 0.675 ms (max.) when the LVD is in use.

0.259 ms (typ.), 0.362 ms (max.) when the LVD is off.

After power is supplied, a voltage stabilization waiting time of about 0.99 ms (typ.) and up to 2.30 ms (max.) is required before reset processing starts after release of the external reset.

- 2. The state of P40 is as follows.
 - High-impedance during the external reset period or reset period by the POR.
 - High level during other types of reset or after receiving a reset signal (connected to the internal pull-up resistor).

Reset by POR and LVD circuit supply voltage detection is automatically released when V_{DD} ≥ V_{POR} or V_{DD} ≥ V_{LVD} after the reset. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts. For details, see CHAPTER 23 POWER-ON-RESET CIRCUIT or CHAPTER 24 VOLTAGE DETECTOR.

Remark VPOR: POR power supply rise detection voltage

VLVD: LVD detection voltage

22.2 States of Operation During Reset Periods

Table 22-1 shows the states of operation during reset periods. Table 22-2 shows the states of the hardware after receiving a reset signal.

Table 22-1. Operation Statuses During Reset Period

	Item		During Reset Period				
Sys	tem clock		Clock supply to the CPU is stopped.				
	Main system clock	fін	Operation stopped				
	fx		Operation stopped (the X1 and X2 pins are input port mode)				
		fex	Clock input invalid (the pin is input port mode)				
	Subsystem clock	fхт	Operation possible				
		fexs	Clock input invalid (the pin is input port mode)				
	fı∟	•	Operation stopped				
CPL	J		Operation stopped				
Flas	sh memory		Operation stopped				
RAN	Л		Operation stopped				
Port	(latch)		High impedance ^{Note}				
Tim	er array unit		Operation stopped				
Rea	I-time clock 2		During a reset other than the POR reset: Operation possible During a POR reset: Calendar operation possible; operation of the RTCC0, RTCC1, and SUBCUD registers stops.				
	system clock frequency asurement circuit		Operation stopped				
12-b	oit interval timer		Operation stopped				
Wat	chdog timer]				
Cloc	ck output/buzzer output						
A/D	converter						
Con	nparator						
Seri	al array unit (SAU)						
Seri	al interface (IICA)						
Sma	art card interface (SMCI)	1					
LCE	controller/driver						
	tiplier & divider, multiply- umulator						
DMA	A controller						
Pow	er-on-reset function		Detection operation possible				
Volt	Voltage detection function		Operation is possible in the case of an LVD reset and stopped in the case of other types of reset.				
Exte	External interrupt		Operation stopped				
	CRC High-speed CRC						
func	ration General-purpos ction	e CRC					
RAN	RAM parity error detection function						
RAN	RAM guard function						
SFF	R guard function						
	Illegal-memory access detection function						

(Note and Remark are listed on the next page.)



Note High-impedance during the external reset period or reset period by the POR. High level during other types of reset (connected to the on-chip pull-up resistor).

Remark fin: High-speed on-chip oscillator clock

fx: X1 oscillation clock

fex: External main system clock

fxt: XT1 oscillation clock fexs: External subsystem clock

fil: Low-speed on-chip oscillator clock

Table 22-2. State of Hardware After Receiving a Reset Signal

	Hardware	After Reset AcknowledgmentNote		
Program counter (PC)		The contents of the reset vector table (00000H, 00001H) are set.		
Stack pointer (SP)		Undefined		
Program status word (I	PSW)	06H		
RAM	Data memory	Undefined		
	General-purpose registers	Undefined		

Note During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

Remark For the state of the special function register (SFR) after receiving a reset signal, see 3.1.4 Special function register (SFR) area and 3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area.

22.3 Register for Confirming Reset Source

22.3.1 Reset control flag register (RESF)

Many internal reset generation sources exist in the RL78 microcontroller. The reset control flag register (RESF) is used to store which source has generated the reset request.

The RESF register can be read by an 8-bit memory manipulation instruction.

RESET input, reset by power-on-reset (POR) circuit, and reading the RESF register clear TRAP, WDTRF, RPERF, IAWRF, and LVIRF flags.

Figure 22-4. Format of Reset Control Flag Register (RESF)

Address: FFFA8H After reset: UndefinedNote 1 7 6 2 0 Symbol 3 1 RESF WDTRF **TRAP** 0 0 0 **RPERF IAWRF LVIRF**

TRAP	Internal reset request by execution of illegal instruction ^{Note 2}
0	No internal reset request has been generated, or the RESF register has been cleared.
1	An internal reset request has been generated.

WDTRF	Internal reset request by watchdog timer (WDT)
0	No internal reset request has been generated, or the RESF register has been cleared.
1	An internal reset request has been generated.

RPERI	Internal reset request by RAM parity
0	No internal reset request has been generated, or the RESF register has been cleared.
1	An internal reset request has been generated.

IAWRF	Internal reset request by illegal-memory access
0	No internal reset request has been generated, or the RESF register has been cleared.
1	An internal reset request has been generated.

LVIRF	Internal reset request by voltage detector (LVD)					
0	No internal reset request has been generated, or the RESF register has been cleared.					
1	An internal reset request has been generated.					

- Notes 1. The value after reset varies depending on the reset source. See Table 22-3.
 - This reset occurs when instruction code FFH is executed.
 This reset does not occur during emulation using an in-circuit emulator or an on-chip debugging emulator.

Cautions 1. Do not read data by a 1-bit memory manipulation instruction.

When enabling RAM parity error resets (RPERDIS = 0), be sure to initialize the used RAM area at data access or the used RAM area + 10 bytes at execution of instruction from the RAM area.
 Reset generation enables RAM parity error resets (RPERDIS = 0). For details, see 25.3.3 RAM parity error detection function.

The status of the RESF register when a reset request is generated is shown in Table 22-3.

Table 22-3. RESF Register Status When Reset Request Is Generated

Reset Source	RESET Input	Reset by POR	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by RAM Parity Error	Reset by Illegal- Memory Access	Reset by LVD
TRAP bit	Cleared (0)	Cleared (0)	Set (1)	Held	Held	Held	Held
WDTRF bit			Held	Set (1)			
RPERF bit				Held	Set (1)		
IAWRF bit					Held	Set (1)	
LVIRF bit						Held	Set (1)

The RESF register is automatically cleared when it is read by an 8-bit memory manipulation instruction.

Figure 22-6 shows the procedure for checking a reset source.

22.3.2 Power-on-reset status register (PORSR)

The PORSR register is used to check the occurrence of a power-on reset.

Writing 1 to bit 0 (PORF) of the PORSR register enables this function. Writing 0 disables this function.

Write 1 to the PORF bit in advance to enable checking of the occurrence of a power-on reset.

The PORSR register can be set by an 8-bit memory manipulation instruction.

Power-on reset signal generation clears this register to 00H.

- Cautions 1. The PORSR register is reset only by a power-on reset; it retains the value when a reset caused by another factor occurs.
 - 2. If the PORF bit is set to 1, it guarantees that no power-on reset has occurred, but it does not guarantee that the RAM value is retained.

Figure 22-5. Format of Power-on-Reset Status Register (PORSR)


Address: F00F9H After reset: 00H			R/W					
Symbol	7	6	5	4	3	2	1	0
PORSR	0	0	0	0	0	0	0	PORF

PORF	Checking occurrence of power-on reset
0	A value 1 has not been written, or a power-on reset has occurred.
1	No power-on reset has occurred.

Figure 22-6 shows the procedure for checking a reset source.

Figure 22-6. Example of Procedure for Checking Reset Source

The flow described above is an example of the procedure for checking.



Note Writing "1" to bit 0 (PORF) of the PORSR register before receiving a reset signal.

CHAPTER 23 POWER-ON-RESET CIRCUIT

23.1 Functions of Power-on-reset Circuit

The power-on-reset circuit (POR) has the following functions.

- · Generates internal reset signal at power on. The reset signal is released when the supply voltage (VDD) exceeds the detection voltage (VPOR). Note that the reset state must be retained until the operating voltage becomes in the range defined in 32.4 AC Characteristics. This is done by utilizing the voltage detector or controlling the externally input reset signal.
- Compares supply voltage (VDD) and detection voltage (VPDR), generates internal reset signal when VDD < VPDR. Note that, after power is supplied, this LSI should be placed in the STOP mode, or in the reset state by utilizing the voltage detector or externally input reset signal, before the operation voltage falls below the range defined in 32.4 AC Characteristics. When restarting the operation, make sure that the operation voltage has returned within the range of operation.
 - Caution If an internal reset signal is generated in the power-on-reset circuit, the reset control flag register (RESF) and power-on-reset status register (PORSR) are cleared.
 - Remarks 1. The R7F0C003, R7F0C004 incorporate multiple hardware functions that generate an internal reset signal. A flag that indicates the reset source is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT), voltage detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access. The RESF register is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by the watchdog timer (WDT), voltage detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory
 - For details of the RESF register, see CHAPTER 22 RESET FUNCTION.
 - 2. Whether an internal reset has been generated by the power-on reset circuit can be checked by using the power-on-reset status register (PORSR). For details of the PORSR register, see CHAPTER 22 RESET FUNCTION.

23.2 Configuration of Power-on-reset Circuit

The block diagram of the power-on-reset circuit is shown in Figure 23-1.

V_{DD}
Internal reset signal

Reference
voltage
source


Figure 23-1. Block Diagram of Power-on-reset Circuit

23.3 Operation of Power-on-reset Circuit

The timing of generation of the internal reset signal by the power-on-reset circuit and voltage detector is shown below.

Figure 23-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3)





- The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
 - 2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
 - 3. The time until normal operation starts includes the following reset processing time when the external reset is released (release from the first external reset following release from the POR state) after the RESET signal is driven high (1) as well as the voltage stabilization wait time after VPOR (1.51 V, typ.) is reached. Reset processing time when the external reset is released is shown below.

Release from the first external reset following release from the POR state:

0.672 ms (typ.), 0.832 ms (max.) (when the LVD is in use)

0.399 ms (typ.), 0.519 ms (max.) (when the LVD is off)

Reset times in cases of release from an external reset other than the above are listed below.

Release from the reset state for external resets other than the above case:

0.531 ms (typ.), 0.675 ms (max.) (when the LVD is in use) 0.259 ms (typ.), 0.362 ms (max.) (when the LVD is off)

After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 32.4 AC Characteristics. This is done by controlling the externally input reset signal. After power supply is turned off, this LSI should be placed in the STOP mode, or in the reset state by utilizing the voltage detector or externally input reset signal, before the voltage falls below the operating range. When

restarting the operation, make sure that the operation voltage has returned within the range of operation.


Caution For power-on reset, be sure to use the externally input reset signal on the RESET pin when the LVD is off. For details, see CHAPTER 24 VOLTAGE DETECTOR.

Remark VPOR: POR power supply rise detection voltage

VPDR: POR power supply fall detection voltage

Figure 23-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (2/3)






- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
 - 2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
 - 3. After the interrupt request signal (INTLVI) is generated, the LVILV and LVIMD bits of the voltage detection level register (LVIS) are automatically set to 1. After INTLVI is generated, appropriate settings should be made according to Figure 24-8 Setting Procedure for Operating Voltage Check/Reset, taking into consideration that the supply voltage might return to the high-voltage detection level (VLVDH) or higher without falling below the low-voltage detection level (VLVDL).
 - 4. The time until normal operation starts includes the following LVD reset processing time after the LVD detection level (VLVDH) is reached as well as the voltage stabilization wait + POR reset processing time after the VPOR (1.51 V, typ.) is reached.


LVD reset processing time: 0 ms to 0.0701 ms (max.)

Remark VLVDH, VLVDL: LVD detection voltage

VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage

Figure 23-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (3/3)





- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
 - 2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
 - 3. The time until normal operation starts includes the following LVD reset processing time after the LVD detection level (V_{LVD}) is reached as well as the voltage stabilization wait + POR reset processing time after the V_{POR} (1.51 V, typ.) is reached.
 - LVD reset processing time: 0 ms to 0.0701 ms (max.)
 - 4. When the power supply voltage is below the lower limit for operation and the power supply voltage is then restored after an internal reset is generated only by the voltage detector (LVD), the following LVD reset processing time is required after the LVD detection level (VLVD) is reached.
 LVD reset processing time: 0.0511 ms (typ.), 0.0701 ms (max.)
- Remarks 1. VLVDH, VLVDL: LVD detection voltage

VPOR: POR power supply rise detection voltage

VPDR: POR power supply fall detection voltage

2. When the LVD interrupt mode is selected (option byte 000C1H: LVIMD1 = 0, LVIMD0 = 1), the time until normal operation starts after power is turned on is the same as the time specified in Note 3 of Figure 23-2 (3).

CHAPTER 24 VOLTAGE DETECTOR

24.1 Functions of Voltage Detector

The operation mode and detection voltages (VLVDH, VLVDL, VLVD) for the voltage detector is set by using the option byte (000C1H).

The voltage detector (LVD) has the following functions.

- The LVD circuit compares the supply voltage (VDD) with the detection voltage (VLVDH, VLVDL, VLVD), and generates an
 internal reset or internal interrupt signal.
- The detection level for the power supply detection voltage (VLVDH, VLVDL, VLVD) can be selected by using the option byte as one of 14 levels (For details, see **CHAPTER 27 OPTION BYTE**).
- Operable in STOP mode.
- After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 32.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).
- (a) Interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0)

 The two detection voltages (VLVDH, VLVDL) are selected by the option byte 000C1H. The high-voltage detection level (VLVDH) is used for releasing resets and generating interrupts. The low-voltage detection level (VLVDL) is used for generating resets.
- (b) Reset mode (option byte LVIMDS1, LVIMDS0 = 1, 1)
 The detection voltage (VLVD) selected by the option byte 000C1H is used for generating/releasing resets.
- (c) Interrupt mode (option byte LVIMDS1, LVIMDS0 = 0, 1)

 The detection voltage (V_{LVD}) selected by the option byte 000C1H is used for releasing resets/generating interrupts.

The interrupt signals and internal reset signals are generated in each mode as follows.

Interrupt & Reset Mode	Reset Mode	Interrupt Mode
(LVIMDS1, LVIMDS0 = 1, 0)	(LVIMDS1, LVIMDS0 = 1, 1)	(LVIMDS1, LVIMDS0 = 0, 1)
Generates an interrupt request signal by detecting V _{DD} < V _{LVDH} when the operating voltage falls, and generates an internal reset by detecting V _{DD} < V _{LVDL} . Releases an internal reset by detecting V _{DD} ≥ V _{LVDH} .	Releases an internal reset by detecting V _{DD} ≥ V _{LVD} . Generates an internal reset by detecting V _{DD} < V _{LVD} .	Retains the state of an internal reset by the LVD immediately after a reset until $V_{DD} \ge V_{LVD}$. Releases the LVD internal reset by detecting $V_{DD} \ge V_{LVD}$. Generates an interrupt request signal (INTLVI) by detecting $V_{DD} < V_{LVD}$ or $V_{DD} \ge V_{LVD}$ after the LVD internal reset is released.

While the voltage detector is operating, whether the supply voltage or the input voltage from an external input pin is more than or less than the detection level can be checked by reading the voltage detection flag (LVIF: bit 0 of the voltage detection register (LVIM)).

Bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of the RESF register, see **CHAPTER 22 RESET FUNCTION**.

24.2 Configuration of Voltage Detector

The block diagram of the voltage detector is shown in Figure 24-1.

► Internal reset signal Voltage detection level selector Controller V_{LVDH} Selector VLVDL, $V_{\text{\tiny LVD}}$ - INTLVI Option byte (000C1H) Reference voltage source LVIS1, LVISO LVIOMSK LVISEN LVIF LVIMD LVILV Option byte (000C1H) Voltage detection level register (LVIS) VPOC2 to VPOC0 Voltage detection register (LVIM) Internal bus

Figure 24-1. Block Diagram of Voltage Detector

24.3 Registers Controlling Voltage Detector

The voltage detector is controlled by the following registers.

- Voltage detection register (LVIM)
- Voltage detection level register (LVIS)

24.3.1 Voltage detection register (LVIM)

This register is used to specify whether to enable or disable rewriting the voltage detection level register (LVIS), as well as to check the LVD output mask status.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 24-2. Format of Voltage Detection Register (LVIM)

Address:	FFFA9H	After reset: 00H	H ^{Note 1} R/W ^N	lote 2				
Symbol	<7>	6	5	4	3	2	<1>	<0>
LVIM	LVISENNote	0	0	0	0	0	LVIOMSK	LVIF

LVISENNote 3	Specification of whether to enable or disable rewriting the voltage detection level register (LVIS)
0	Disabling of rewriting the LVIS register (LVIOMSK = 0 (Mask of LVD output is invalid))
1	Enabling of rewriting the LVIS register (LVIOMSK = 1 (Mask of LVD output is valid))

LVIOMSK	Mask status flag of LVD output
0	Mask of LVD output is invalid
1	Mask of LVD output is valid ^{Note 4}

LVIF	Voltage detection flag						
0	Supply voltage (V _{DD}) ≥ detection voltage (V _{LVD}), or when LVD is off						
1	Supply voltage (V _{DD}) < detection voltage (V _{LVD})						

Notes 1. The reset value changes depending on the reset source.

If the LVIS register is reset by LVD, it is not reset but holds the current value. In other reset, LVISEN is cleared to 0.

- 2. Bits 0 and 1 are read-only.
- **3.** This can be set only in the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0). Do not change the initial value in other modes.
- **4.** LVIOMSK bit is automatically set to "1" only in the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0) and reset or interrupt by LVD is masked.
 - Period during LVISEN = 1
 - Waiting period from the time when LVD interrupt is generated until LVD detection voltage becomes stable
 - Waiting period from the time when the value of LVILV bit changes until LVD detection voltage becomes stable

24.3.2 Voltage detection level register (LVIS)

This register selects the voltage detection level.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H/01H/81HNote 1.

Figure 24-3. Format of Voltage Detection Level Select Register (LVIS)

Address:	ddress: FFFAAH After reset: 00H/01H/81H ^{Note 1}		¹ R/W					
Symbol	<7>	6	5	4	3	2	1	<0>
LVIS	LVIMD	0	0	0	0	0	0	LVILV

LVIMD ^{Note 2}	Operation mode of voltage detection						
0	Interrupt mode						
1	Reset mode						

LVILV ^{Note 2}	LVD detection level						
0	High-voltage detection level (VLVDH)						
1	Low-voltage detection level (VLVDL or VLVD)						

Notes 1. The reset value changes depending on the reset source and the setting of the option byte.

This register is not cleared (00H) by LVD reset.

The generation of reset signal other than an LVD reset sets as follows.

- When option byte LVIMDS1, LVIMDS0 = 1, 0: 00H
- When option byte LVIMDS1, LVIMDS0 = 1, 1: 81H
- When option byte LVIMDS1, LVIMDS0 = 0, 1: 01H
- 2. Writing "0" can only be allowed in the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0). Do not set LVIMD and LVILV in other cases. The value is switched automatically when reset or interrupt is generated in the interrupt & reset mode.

Cautions 1. Rewrite the value of the LVIS register according to Figure 24-8.

2. Specify the LVD operation mode and detection voltage (VLVDH, VLVDL, VLVD) of each mode by using the option byte 000C1H. Figure 24-4 shows the format of the user option byte (000C1H/010C1H). For details about the option byte, see CHAPTER 27 OPTION BYTE.

Figure 24-4. LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H) (1/2)

Address: 000C1H/010C1HNote

 7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt & reset mode)

Detection voltage			Option byte setting value							
VLVDH VLVDL		VLVDL	VPOC2 VPOC1		VPOC0	LVIS1	LVIS0	Mode setting		
Rising edge	Falling edge	Falling edge						LVIMDS1	LVIMDS0	
1.77 V	1.73 V	1.63 V	0	0	0	1	0	1	0	
1.88 V	1.84 V					0	1			
2.92 V	2.86 V					0	0			
1.98 V	1.94 V	1.84 V		0	1	1	0			
2.09 V	2.04 V					0	1			
3.13 V	3.06 V					0	0			
2.61 V	2.55 V	2.45 V		1	0	1	0			
2.71 V	2.65 V					0	1			
3.75 V	3.67 V					0	0			
2.92 V	2.86 V	2.75 V		1	1	1	0			
3.02 V	2.96 V					0	1			
4.06 V	3.98 V					0	0			
	-		Setting of val	ues other than	above is prohil	bited.				

• LVD setting (reset mode)

Detection voltage			Option byte setting value								
V _{LVD}		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting				
Rising edge	Falling edge						LVIMDS1	LVIMDS0			
1.67 V	1.63 V	0	0	0	1	1	1	1			
1.77 V	1.73 V		0	0	1	0					
1.88 V	1.84 V		0	1	1	1					
1.98 V	1.94 V		0	1	1	0					
2.09 V	2.04 V		0	1	0	1					
2.50 V	2.45 V		1	0	1	1					
2.61 V	2.55 V		1	0	1	0					
2.71 V	2.65 V		1	0	0	1					
2.81 V	2.75 V		1	1	1	1					
2.92 V	2.86 V		1	1	1	0					
3.02 V	2.96 V		1	1	0	1					
3.13 V	3.06 V		0	1	0	0					
3.75 V	3.67 V		1	0	0	0					
4.06 V	3.98 V		1	1	0	0					
_		Setting of val	ues other than	above is prohi	bited.	•					

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Remark The detection voltage is a TYP. value. For details, see 32.6.5 LVD circuit characteristics.

Figure 24-4. LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H) (2/2)

Address: 000C1H/010C1HNote

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt mode)

Detection voltage		Option byte setting value								
V _{LVD}		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting			
Rising edge	Falling edge						LVIMDS1	LVIMDS0		
1.67 V	1.63 V	0	0	0	1	1	0	1		
1.77 V	1.73 V		0	0	1	0				
1.88 V	1.84 V		0	1	1	1				
1.98 V	1.94 V		0	1	1	0				
2.09 V	2.04 V		0	1	0	1]			
2.50 V	2.45 V		1	0	1	1				
2.61 V	2.55 V		1	0	1	0				
2.71 V	2.65 V		1	0	0	1				
2.81 V	2.75 V		1	1	1	1				
2.92 V	2.86 V		1	1	1	0				
3.02 V	2.96 V		1	1	0	1				
3.13 V	3.06 V		0	1	0	0				
3.75 V	3.67 V		1	0	0	0				
4.06 V	3.98 V		1	1	0	0				
-	-	Setting of values other than above is prohibited.								

• LVD off (use of external reset input via RESET pin)

Detection voltage		Option byte setting value								
V _{LVD}		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting			
Rising edge	Falling edge						LVIMDS1	LVIMDS0		
_	_	1	×	×	×	×	×	1		
_		Setting of values other than above is prohibited.								

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Cautions 1. Be sure to set bit 4 to "1".

2. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 32.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range.

The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).

Remarks 1. ×: don't care

2. The detection voltage is a TYP. value. For details, see 32.6.5 LVD circuit characteristics.

24.4 Operation of Voltage Detector

24.4.1 When used as reset mode

Specify the operation mode (the reset mode (LVIMDS1, LVIMDS0 = 1, 1)) and the detection voltage (V_{LVD}) by using the option byte 000C1H.

The operation is started in the following initial setting state when the reset mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 81H.
 Bit 7 (LVIMD) is 1 (reset mode).
 Bit 0 (LVILV) is 1 (low-voltage detection level: VLVD).
- Bit o (EVIEV) is I (low-voitage detection level. VEVD)

• Operation in LVD reset mode

In the reset mode (option byte LVIMDS1, LVIMDS0 = 1, 1), the state of an internal reset by LVD is retained until the supply voltage (VDD) exceeds the voltage detection level (VLVD) after power is supplied. The internal reset is released when the supply voltage (VDD) exceeds the voltage detection level (VLVD).

At the fall of the operating voltage, an internal reset by LVD is generated when the supply voltage (VDD) falls below the voltage detection level (VLVD)

Figure 24-5 shows the timing of the internal reset signal generated in the LVD reset mode.




Figure 24-5. Timing of Voltage Detector Internal Reset Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 1)

Remark VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage

24.4.2 When used as interrupt mode

Specify the operation mode (the interrupt mode (LVIMDS1, LVIMDS0 = 0, 1)) and the detection voltage (VLVD) by using the option byte 000C1H.

The operation is started in the following initial setting state when the interrupt mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 01H. Bit 7 (LVIMD) is 0 (interrupt mode).
 - Bit 0 (LVILV) is 1 (low-voltage detection level: VLVD).
- Operation in LVD interrupt mode

The state of an internal reset by LVD is retained until VDD ≥ VLVD immediately after reset generation. The internal reset is released when $V_{DD} \ge V_{LVD}$ is detected.

After that, an interrupt request signal (INTLVI) is generated when V_{DD} < V_{LVD} or V_{DD} ≥ V_{LVD} is detected.

Figure 24-6 shows the timing of the interrupt request signal generated in the LVD interrupt mode.




Figure 24-6. Timing of Voltage Detector Internal Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 0, 1)

Notes 1. The LVIMK flag is set to "1" by reset signal generation.

2. When the voltage falls, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in 32.4 AC Characteristics. When restarting the operation, make sure that the operation voltage has returned within the range of operation.

Remark VPOR: POR power supply rise detection voltage

VPDR: POR power supply fall detection voltage

24.4.3 When used as interrupt and reset mode

Specify the operation mode (the interrupt and reset (LVIMDS1, LVIMDS0 = 1, 0)) and the detection voltage (V_{LVDH} , V_{LVDL}) by using the option byte 000C1H.

The operation is started in the following initial setting state when the interrupt & reset mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 00H.
 Bit 7 (LVIMD) is 0 (interrupt mode).
 Bit 0 (LVILV) is 0 (high-voltage detection level: VLVDH).
- Operation in LVD interrupt & reset mode

In the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0), the state of an internal reset by LVD is retained until the supply voltage (VDD) exceeds the high-voltage detection level (VLVDH) after power is supplied. The internal reset is released when the supply voltage (VDD) exceeds the high-voltage detection level (VLVDH). An interrupt request signal by LVD (INTLVI) is generated and arbitrary save processing is performed when the supply voltage (VDD) falls below the high-voltage detection level (VLVDH). After that, an internal reset by LVD is generated when the supply voltage (VDD) falls below the low-voltage detection level (VLVDL). After INTLVI is generated, an interrupt request signal is not generated even if the supply voltage becomes equal to or higher than the high-voltage detection voltage (VLVDH) without falling below the low-voltage detection voltage (VLVDL). To use the LVD reset & interrupt mode, perform the processing according to Figure 24-8 Setting Procedure for Operating Voltage Check/Reset.

Figure 24-7 shows the timing of the internal reset signal and interrupt signal generated in the LVD interrupt & reset mode.

If a reset is not generated after releasing the mask, determine that a condition of V_{DD} becomes $V_{\text{DD}} \geq V_{\text{LVDH}},$ clear LVIMD bit to 0, and the MCU shift to normal operation. Supply voltage (V DD) VLVDH VLVDL Lower limit of operation voltage VPOR = 1.51 V (TYP.) VPDR = 1.50 V (TYP.) Time LVIMK flag H Note 1 (set by software) Cleared by software Cleared by Normal software operation Normal operation Operation status Normal RESET RESET operation Save processing Cleared LVIF flag LVISEN flag (set by software) LVIOMSK flag LVIMD flag LVILV flag Cleared by software Note 2 LVIRF flag Cleared LVD reset signal POR reset signal Internal reset signal INTLVI LVIIF flag

Figure 24-7. Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0) (1/2)

(Notes and Remark are listed on the next page.)

Notes 1. The LVIMK flag is set to "1" by reset signal generation.

2. After an interrupt is generated, perform the processing according to Figure 24-8 Setting Procedure for Operating Voltage Check/Reset in interrupt and reset mode.

Remark VPOR: POR power supply rise detection voltage

VPDR: POR power supply fall detection voltage

When a condition of V_{DD} is $V_{DD} \le V_{LVDH}$ after releasing the mask, a reset is generated because of LVIMD = 1 (reset mode). Supply voltage (VDD) V_{LVDH} VLVDL Lower limit of operation voltage VPOR = 1.51 V (TYP.) VPDR = 1.50 V (TYP.) Time LVIMK flag H^{Note 1} (set by software) Cleared by software Cleared by software Wait for stabilization by software (400 μs or 5 clocks of f $_{1L}$) Normal operation Normal operation RESET Operation status RESET RESET Save processing Cleared LVIF flag LVISEN flag (set by software) LVIOMSK flag LVIMD flag LVILV flag Cleared by software Note 2 LVIRF flag Cleared LVD reset signal POR reset signal Internal reset signal INTLVI LVIIF flag


Figure 24-7. Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0) (2/2)

(Notes and Remark are listed on the next page.)

- Notes 1. The LVIMK flag is set to "1" by reset signal generation.
 - 2. After an interrupt is generated, perform the processing according to Figure 24-8 Setting Procedure for Operating Voltage Check/Reset in interrupt and reset mode.

Remark VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage

Figure 24-8. Setting Procedure for Operating Voltage Check/Reset



24.5 Cautions for Voltage Detector

(1) Voltage fluctuation when power is supplied


In a system where the supply voltage (V_{DD}) fluctuates for a certain period in the vicinity of the LVD detection voltage, the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 24-9. Example of Software Processing If Supply Voltage Fluctuation is 50 ms or Less in Vicinity of LVD

Detection Voltage



Note If reset is generated again during this period, initialization processing <2> is not started.

Remark m = 0n = 0 to 7

(2) Delay from the time LVD reset source is generated until the time LVD reset has been generated or released

There is some delay from the time supply voltage $(V_{DD}) < LVD$ detection voltage (V_{LVD}) until the time LVD reset has been generated.

In the same way, there is also some delay from the time LVD detection voltage (V_{LVD}) \leq supply voltage (V_{DD}) until the time LVD reset has been released (see **Figure 24-10**).




Figure 24-10. Delay from the Time LVD Reset Source Is Generated Until the Time LVD Reset has Been Generated or Released

<1>: Detection delay (300 µs (MAX.))

(3) Power on when LVD is off

Use the external rest input via the RESET pin when the LVD is off.

For an external reset, input a low level for 10 μ s or more to the \overline{RESET} pin. To perform an external reset upon power application, input a low level to the \overline{RESET} pin, turn power on, continue to input a low level to the pin for 10 μ s or more within the operating voltage range shown in **32.4 AC Characteristics**, and then input a high level to the pin.

(4) Operating voltage fall when LVD is off or LVD interrupt mode is selected

When the operating voltage falls with the LVD is off or with the LVD interrupt mode is selected, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in **32.4 AC characteristics**. When restarting the operation, make sure that the operation voltage has returned within the range of operation.

CHAPTER 25 SAFETY FUNCTIONS

25.1 Overview of Safety Functions

<R>

The following safety functions are provided in the R7F0C003, R7F0C004 to comply with the IEC60730 safety standards. These functions enable the microcontroller to self-diagnose abnormalities and stop operating if an abnormality is detected.

(1) Flash memory CRC operation function (high-speed CRC, general-purpose CRC)

This detects data errors in the flash memory by performing CRC operations.

Two CRC functions are provided in the R7F0C003, R7F0C004 that can be used according to the application or purpose of use.

- High-speed CRC: The CPU can be stopped and a high-speed check executed on its entire flash memory area during the initialization routine.
- General CRC: This can be used for checking various data in addition to the flash memory area while the CPU is running.

(2) RAM parity error detection function

This detects parity errors when the RAM is read as data.

(3) RAM guard function

This prevents RAM data from being rewritten when the CPU freezes.

(4) SFR guard function

This prevents SFRs from being rewritten when the CPU freezes.

(5) Invalid memory access detection function

This detects illegal accesses to invalid memory areas (such as areas where no memory is allocated and areas to which access is restricted).

(6) Frequency detection function

This function allows a self-check of the CPU/peripheral hardware clock frequencies using the timer array unit.

(7) A/D test function

This is used to perform a self-check of the A/D converter by performing A/D conversion of the A/D converter's positive and negative reference voltages, analog input channel (ANI), temperature sensor output voltage, and internal reference voltage.

(8) Digital output signal level detection function for I/O pins

When the I/O pins are output mode, the output level of the pin can be read.

Remark For usage examples of the safety functions complying with the IEC60730 safety standards, refer to the RL78 MCU series IEC60730/60335 Application Notes (R01AN0749).



25.2 Registers Used by Safety Functions

The safety functions use the following registers for each function.

Register	Each Function of Safety Function
Flash memory CRC control register (CRC0CTL) Flash memory CRC operation result register (PGCRCL)	Flash memory CRC operation function (high-speed CRC)
CRC input register (CRCIN) CRC data register (CRCD)	CRC operation function (general-purpose CRC)
RAM parity error control register (RPECTL)	RAM parity error detection function
Invalid memory access detection control register (IAWCTL)	RAM guard function
	SFR guard function
	Invalid memory access detection function
Timer input select register 0 (TIS0)	Frequency detection function
A/D test register (ADTES)	A/D test function
Port mode select register (PMS)	Digital output signal level detection function for I/O pins

The content of each register is described in 25.3 Operation of Safety Functions.

25.3 Operation of Safety Functions

25.3.1 Flash memory CRC operation function (high-speed CRC)

The IEC60730 standard mandates the checking of data in the flash memory, and recommends using CRC to do it. The high-speed CRC provided in the R7F0C003, R7F0C004 can be used to check the entire flash memory area during the initialization routine. The high-speed CRC can be executed only when the program is allocated on the RAM and in the HALT mode of the main system clock.

The high-speed CRC performs an operation by reading 32-bit data per clock from the flash memory while stopping the CPU. This function therefore can finish a check in a shorter time (for example, 341 μ s@24 MHz with 32-KB flash memory). The CRC generator polynomial used complies with "X¹⁶ + X¹² + X⁵ + 1" of CRC-16-CCITT.

The high-speed CRC operates in MSB first order from bit 31 to bit 0.

Caution The CRC operation result might differ during on-chip debugging because the monitor program is allocated.

Remark The operation result is different between the high-speed CRC and the general CRC, because the general CRC operates in LSB first order.

25.3.1.1 Flash memory CRC control register (CRC0CTL)

This register is used to control the operation of the high-speed CRC ALU, as well as to specify the operation range.

The CRC0CTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 25-1. Format of Flash Memory CRC Control Register (CRC0CTL)

Address: F	02F0H After	reset: 00H R	/W					
Symbol	<7>	6	5	4	3	2	1	0
CRC0CTL	CRC0EN	0	0	0	0	FEA2	FEA1	FEA0

	CRC0EN	Control of CRC ALU operation	
Ī	0	Stop the operation.	
Γ	1	Start the operation according to HALT instruction execution.	

FEA2	FEA1	FEA0	High-speed CRC operation range
0	0	0	0000H to 3FFBH (16 K – 4 bytes)
0	0	1	0000H to 7FFBH (32 K – 4 bytes)
0	1	0	0000H to BFFBH (48 K – 4 bytes)
0	1	1	0000H to FFFBH (64 K – 4 bytes)
1	0	0	00000H to 13FFBH (80 K – 4 bytes)
1	0	1	00000H to 17FFBH (96 K – 4 bytes)
1	1	0	00000H to 1BFFBH (112 K – 4 bytes)
1	1	1	00000H to 1FFFBH (128 K – 4 bytes)

Remark Input the expected CRC operation result value to be used for comparison in the lowest 4 bytes of the flash memory. Note that the operation range will thereby be reduced by 4 bytes.

25.3.1.2 Flash memory CRC operation result register (PGCRCL)

This register is used to store the high-speed CRC operation results.

The PGCRCL register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

0000H to FFFFH

Figure 25-2. Format of Flash Memory CRC Operation Result Register (PGCRCL)

Address: F0	02F2H After	reset: 0000H	R/W					
Symbol	15	14	13	12	11	10	9	8
PGCRCL	PGCRC15	PGCRC14	PGCRC13	PGCRC12	PGCRC11	PGCRC10	PGCRC9	PGCRC8
	7	6	5	4	3	2	1	0
	PGCRC7	PGCRC6	PGCRC5	PGCRC4	PGCRC3	PGCRC2	PGCRC1	PGCRC0
·								
	PGCRO	C15 to 0	High-speed CRC operation results					


Store the high-speed CRC operation results.

Caution The PGCRCL register can only be written if CRC0EN (bit 7 of the CRC0CTL register) = 1.

Figure 25-3 shows the flowchart of flash memory CRC operation function (high-speed CRC).

<Operation flow>

Figure 25-3. Flowchart of Flash Memory CRC Operation Function (High-speed CRC)



- Cautions 1. The CRC operation is executed only on the flash.
 - 2. Store the expected CRC operation value in the area below the operation range in the flash.
 - 3. The CRC operation is enabled by executing the HALT instruction in the RAM area. Be sure to execute the HALT instruction in RAM area.

The expected CRC value can be calculated by using the Integrated Development Environment CubeSuite+. See the Integrated Development Environment CubeSuite+ User's Manual for details.


<R>

25.3.2 CRC operation function (general-purpose CRC)

In the R7F0C003, R7F0C004, a general CRC operation can be executed as a peripheral function while the CPU is operating. The general CRC can be used for checking various data in addition to the flash memory area. The data to be checked can be specified by using software (a user-created program). CRC calculation function in the HALT mode can be used only during the DMA transmission.

The general CRC operation can be executed in the main system clock operation mode as well as the subsystem clock operation mode.

The CRC generator polynomial used is " $X^{16} + X^{12} + X^5 + 1$ " of CRC-16-CCITT. The data to be input is inverted in bit order and then calculated to allow for LSB-first communication. For example, if the data 12345678H is sent from the LSB, values are written to the CRCIN register in the order of 78H, 56H, 34H, and 12H, enabling a value of 08F6H to be obtained from the CRCD register. This is the result obtained by executing a CRC operation on the bit rows shown below, which consist of the data 12345678H inverted in bit order.



Caution Because the debugger rewrites the software break setting line to a break instruction during program execution, the CRC operation result differs if a software break is set in the CRC operation target area.

25.3.2.1 CRC input register (CRCIN)

CRCIN register is an 8-bit register that is used to set the CRC operation data of general-purpose CRC.

The possible setting range is 00H to FFH.

The CRCIN register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 25-4. Format of CRC Input Register (CRCIN)

Address: FFFACH After reset: 00H R/W								
Symbol	7	6	5	4	3	2	1	0
CRCIN								
	Bits	7 to 0			Fun	ction		
	00H to FFH		Data input.					

25.3.2.2 CRC data register (CRCD)

This register is used to store the CRC operation result of the general-purpose CRC.


The setting range is 0000H to FFFFH.

When one cycle of the CPU/peripheral hardware clock (fcLK) has elapsed after the time CRCIN register is written, the CRC operation result is stored to the CRCD register.

The CRCD register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 25-5. Format of CRC Data Register (CRCD)




Cautions 1. Read the value written to CRCD register before writing to CRCIN register.

2. If conflict between writing and storing operation result to CRCD register occurs, the writing is ignored.

<Operation flow>

Figure 25-6. CRC Operation Function (General-Purpose CRC)



25.3.3 RAM parity error detection function

The IEC60730 standard mandates the checking of RAM data. A single-bit parity bit is therefore added to all 8-bit data in the R7F0C003, R7F0C004's RAM. By using this RAM parity error detection function, the parity bit is appended when data is written, and the parity is checked when the data is read. This function can also be used to trigger a reset when a parity error occurs.

25.3.3.1 RAM parity error control register (RPECTL)

This register is used to control the parity error generation check bit and reset generation due to parity errors.

The RPECTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 25-7. Format of RAM Parity Error Control Register (RPECTL)

Address: Fo	00F5H After	reset: 00H R	/W					
Symbol	<7>	6	5	4	3	2	1	<0>
RPECTL	RPERDIS	0	0	0	0	0	0	RPEF

RPERDIS	Parity error reset mask flag			
0	Enable parity error resets.			
1	Disable parity error resets.			

RPEF	Parity error status flag
0	No parity error has occurred.
1	A parity error has occurred.

Caution The parity bit is appended when data is written, and the parity is checked when the data is read.

Therefore, while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed before reading data.

The RL78's CPU executes look-ahead due to the pipeline operation, the CPU might read an uninitialized RAM area that is allocated beyond the RAM used, which causes a RAM parity error.

Therefore, while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the RAM area + 10 bytes when instructions are fetched from RAM areas. When using the self-programming function while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the RAM area to overwrite + 10 bytes before overwriting.

Remarks 1. The parity error reset is enabled by default (RPERDIS = 0).

- 2. Even if the parity error reset is disabled (RPERDIS = 1), the RPEF flag will be set (1) if a parity error occurs. If parity error resets are enabled (RPERDIS = 0) with RPEF set to 1, a parity error reset is generated when the RPERDIS bit is cleared to 0.
- **3.** The RPEF flag in the RPECTL register is set (1) when the RAM parity error occurs and cleared (0) by writing 0 to it or by any reset source. When RPEF = 1, the value is retained even if RAM for which no parity error has occurred is read.
- **4.** The general registers are not included for RAM parity error detection.




Figure 25-8. Flowchart of RAM Parity Check

Note To check internal reset status using a RAM parity error, see CHAPTER 22 RESET FUNCTION.

25.3.4 RAM guard function

<R>

This RAM guard function is used to protect data in the specified memory space.

If the RAM guard function is specified, writing to the specified RAM space is disabled, but reading from the space can be carried out as usual.

25.3.4.1 Invalid memory access detection control register (IAWCTL)

This register is used to control detection of invalid memory access and the RAM/SFR guard function.

The GRAM1 and GRAM0 bits are used for the RAM guard function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 25-9. Format of Invalid Memory Access Detection Control Register (IAWCTL)

Address: Fo	0078H After i	reset: 00H R	/W					
Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

GRAM1	GRAM0	RAM guard space ^{Note}	
0	0	sabled. RAM can be written to.	
0	1	The 128 bytes of space starting at the start address in the RAM	
1	0	The 256 bytes of space starting at the start address in the RAM	
1	1	The 512 bytes of space starting at the start address in the RAM	

Note The RAM start address differs depending on the size of the RAM provided with the product.

25.3.5 SFR guard function

<R>

This SFR guard function is used to protect data in the control registers used by the port function, interrupt function, clock control function, voltage detection function, and RAM parity error detection function.

If the SFR guard function is specified, writing to the specified SFRs is disabled, but reading from the SFRs can be carried out as usual.

25.3.5.1 Invalid memory access detection control register (IAWCTL)

This register is used to control detection of invalid memory access and the RAM/SFR guard function.

The GPORT, GINT and GCSC bits are used for SFR guard function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 25-10. Format of Invalid Memory Access Detection Control Register (IAWCTL)

Address: F0078H After reset: 00H R/W Symbol 7 5 4 3 2 1 0 IAWCTL IAWEN GRAM1 GRAM0 0 **GPORT GINT GCSC**

GPORT	Control registers of port function guard			
0	Disabled. Control registers of port function can be read or written to.			
1	Enabled. Writing to control registers of port function is disabled. Reading is enabled.			
	[Guarded SFR] PMxx, PUxx, PIMxx, POMxx, PMCxx, ADPC, PIOR, PFSEGxx, ISCLCD ^{Note}			

GINT	Registers of interrupt function guard				
0	Disabled. Registers of interrupt function can be read or written to.				
1	Enabled. Writing to registers of interrupt function is disabled. Reading is enabled.				
	[Guarded SFR] IFxx, MKxx, PRxx, EGPx, EGNx				

GCSC	Control registers of clock control function, voltage detector and RAM parity error detection function guard
0	Disabled. Control registers of clock control function, voltage detector and RAM parity error detection function can be read or written to.
1	Enabled. Writing to control registers of clock control function, voltage detector and RAM parity error detection function is disabled. Reading is enabled. [Guarded SFR] CMC, CSC, OSTS, CKC, PERx, OSMC, LVIM, LVIS, RPECTL

Note Pxx (port register) is not guarded.

25.3.6 Invalid memory access detection function

The IEC60730 standard mandates checking that the CPU and interrupts are operating correctly.

The illegal memory access detection function triggers a reset if a memory space specified as access-prohibited is accessed.

The illegal memory access detection function applies to the areas indicated by NG in Figure 25-11.

Possibility access Fetching instructions Read Write (execute) FFFFFH Special function register (SFR) 256 byte NG FFF00H FFEFFH General-purpose register OK 32 byte FFEE0H FFEDFH RAM^{Note} OK zzzzzH OK Mirror F2000H NG F1FFFH NG Reserved $F\,1\,0\,0\,0\,H$ F0FFFH Reserved OK F0800H F07FFH OK Special function register (2nd SFR) NG 2 KB F0000H EFFFFH OK EF000H EEFFFH NG Reserved NG NG уууууН x x x x x HΟK OK Flash memory Note 00000H

Figure 25-11. Invalid Access Detection Area

Note The following table lists the flash memory, RAM, and lowest detection address for each product:

Products	Flash memory (00000H to xxxxxH)	RAM (zzzzzH to FFEFFH)	Detected lowest address for read/ instruction fetch (execution) (yyyyyH)	
R7F0C003	98304 × 8 bit (00000H to 17FFFH)	8192 × 8 bit (FDF00H to FFEFFH)	20000H	
R7F0C004	131072 × 8 bit (00000H to 1FFFFH)		20000H	

25.3.6.1 Invalid memory access detection control register (IAWCTL)

This register is used to control detection of invalid memory access and the RAM/SFR guard function.

The IAWEN bit is used for the invalid memory access detection function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 25-12. Format of Invalid Memory Access Detection Control Register (IAWCTL)

Address: F0078H After reset: 00H R/W Symbol 0 5 2 IAWCTL **IAWEN** GRAM1 GRAM0 0 **GPORT GINT GCSC** 0

IAWENNote	Control of invalid memory access detection				
0	Disable the detection of invalid memory access.				
1	Enable the detection of invalid memory access.				

Note Only writing 1 to the IAWEN bit is valid; not writing 0 to the IAWEN bit is ignored after it is set to 1.

Remark By specifying WDTON = 1 (watchdog timer operation enable) for the option byte (000C0H), the invalid memory access function is enabled even IAWEN = 0.

25.3.7 Frequency detection function


The IEC60730 standard mandates checking that the oscillation frequency is correct.

By using the CPU/peripheral hardware clock frequency (fclk) and measuring the pulse width of the input signal to channel 5 of the timer array unit 0 (TAU0), whether the proportional relationship between the two clock frequencies is correct can be determined. Note that, however, if one or both clock operations are completely stopped, the proportional relationship between the clocks cannot be determined.

<Clocks to be compared>

- <1> CPU/peripheral hardware clock frequency (fclk):
 - High-speed on-chip oscillator clock (fiн)
 - High-speed system clock (fmx)
- <2> Input to channel 1 of the timer array unit
 - Timer input to channel 1 (TI01)
 - Low-speed on-chip oscillator clock (fi∟: 15 kHz (typ.))
 - Subsystem clock (fsub)

Figure 25-13. Configuration of Frequency Detection Function



If input pulse interval measurement results in an abnormal value, it can be concluded that the clock frequency is abnormal.

For how to execute input pulse interval measurement, see 6.8.3 Operation as input pulse interval measurement.

25.3.7.1 Timer input select register 0 (TIS0)

The TIS0 register is used to select the timer input of channel 1 of timer array unit 0 (TAU0).

The TIS0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 25-14. Format of Timer Input Select Register 0 (TIS0)

Address: F0074H After reset: 00H R/W Symbol 7 6 5 3 2 0 TIS0 0 0 0 0 0 TIS02 TIS01 TIS00

TIS02	TIS01	TIS00	Selection of timer input used with channel 1
0	0	0	Input signal of timer input pin (TI01)
0	0	1	
0	1	0	
0	1	1	
1	0	0	Low-speed on-chip oscillator clock (f∟)
1	0	1	Subsystem clock (fsuB)
Other than above		е	Setting prohibited

25.3.8 A/D test function

The IEC60730 standard mandates testing the A/D converter. The A/D test function checks whether or not the A/D converter is operating normally by executing A/D conversions of the A/D converter's positive and negative reference voltages, analog input channel (ANI), temperature sensor output voltage, and the internal reference voltage. For details of the check method, see the **Safety Function (A/D Test) Application Note (R01AN0955)**.

The analog multiplexer can be checked using the following procedure.

- <1> Select the ANIx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <2> Perform A/D conversion for the ANIx pin (conversion result 1-1).
- <3> Select the A/D converter's negative reference voltage for A/D conversion using the ADTES register (ADTES1 = 1, ADTES0 = 0)
- <4> Perform A/D conversion of the negative reference voltage of the A/D converter (conversion result 2-1).
- <5> Select the ANIx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <6> Perform A/D conversion for the ANIx pin (conversion result 1-2).
- <7> Select the A/D converter's positive reference voltage for A/D conversion using the ADTES register (ADTES1 = 1, ADTES0 = 1)
- <8> Perform A/D conversion of the positive reference voltage of the A/D converter (conversion result 2-2).
- <9> Select the ANIx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <10> Perform A/D conversion for the ANIx pin (conversion result 1-3).
- <11> Check that the conversion results 1-1, 1-2, and 1-3 are equal.
- <12> Check that the A/D conversion result 2-1 is all zero and conversion result 2-2 is all one.

Using the procedure above can confirm that the analog multiplexer is selected and all wiring is connected.

- **Remarks 1.** If the analog input voltage is variable during A/D conversion in steps <1> to <10> above, use another method to check the analog multiplexer.
 - 2. The conversion results might contain an error. Consider an appropriate level of error when comparing the conversion results.




Figure 25-15. Configuration of A/D Test Function

Note This setting can be used only in HS (high-speed main) mode.

25.3.8.1 A/D test register (ADTES)

This register is used to select the A/D converter's positive reference voltage, A/D converter's negative reference voltage, analog input channel (ANIxx), temperature sensor output voltage, or internal reference voltage (1.45 V) as the target of A/D conversion.

When using the A/D test function, specify the following settings:

- Select negative reference voltage as the target of A/D conversion for zero-scale measurement.
- Select positive reference voltage as the target of A/D conversion for full-scale measurement.

The ADTES register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 25-16. Format of A/D Test Register (ADTES)

Address: F0013H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
ADTES	0	0	0	0	0	0	ADTES1	ADTES0

ADTES1	ADTES0	A/D conversion target	
0	0	ANIxx/temperature sensor output ^{Note} /internal reference voltage (1.45 V) ^{Note} (This is specified using the analog input channel specification register (ADS).)	
1	0	Negative reference voltage (selected with the ADREFM bit in ADM2)	
1	1	Positive reference voltage (selected with the ADREFP1 or ADREFP0 bit in ADM2)Note	
Other tha	an above	Setting prohibited	

Note Temperature sensor output voltage and internal reference voltage (1.45 V) can be used only in HS (high-speed main) mode.

25.3.8.2 Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

Set the A/D test register (ADTES) to 00H when measuring the ANIxx/temperature sensor output /internal reference voltage (1.45 V).

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 25-17. Format of Analog Input Channel Specification Register (ADS)

Address: FFF31H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
ADS	ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0
•		•	•	•	•	•	•	

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	0	ANI0	P21/ANI0/AVREFP pin
0	0	0	0	0	1	ANI1	P20/ANI1/AVREFM pin
0	1	0	0	0	0	ANI16	P22/ANI16 pin
0	1	0	0	0	1	ANI17	P23/ANI17 pin
1	0	0	0	0	0	-	Temperature sensor output voltage ^{Note}
1	0	0	0	0	1	-	Internal reference voltage (1.45 V) ^{Note}
		Other tha	an above			Setting prohib	ited

Note This setting can be used only in HS (high-speed main) mode.

Cautions 1. Be sure to clear bits 5 and 6 to "0".

- 2. Select input mode for the ports which are set to analog input with the ADPC and PMC registers, using the port mode register 2 (PM2).
- 3. Do not use the ADS register to set the pins which should be set as digital I/O with the A/D port configuration register (ADPC).
- 4. Do not use the ADS register to set the pins which should be set as digital I/O with the port mode control register 2 (PMC2).
- 5. Only rewrite the value of the ADISS bit while conversion operation is stopped (ADCS = 0, ADCE = 0).
- 6. If using AVREFP as the positive reference voltage source of the A/D converter, do not select ANIO as an A/D conversion channel.
- 7. If using AVREFM as the negative reference voltage source of the A/D converter, do not select ANI1 as an A/D conversion channel.
- 8. When ADISS is 1, the internal reference voltage (1.45 V) cannot be used for the positive reference voltage. In addition, the first conversion result obtained after setting ADISS to 1 is not available. For detailed setting flow, see 12.7.4 Setup when using temperature sensor (example for software trigger mode and one-shot conversion mode).
- If a transition is made to STOP mode or a transition is made to HALT mode during CPU operation with subsystem clock, do not set ADISS to 1. When ADISS is 1, the A/D converter reference voltage current (IADREF) shown in 32.3.2 Supply current characteristics is added.

25.3.9 Digital output signal level detection function for I/O pins

In the IEC60730, it is required to check that the I/O function correctly operates.

By using the digital output signal level detection function for I/O pins, the digital output level of the pin can be read when the pin is set to output mode.

25.3.9.1 Port mode select register (PMS)

This register is used to select the output level from output latch level or pin output level when the pin is output mode in which the PMm bit of the port mode register (PMm) is 0.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 25-18. Format of Port Mode Select Register (PMS)

Address: F007BH After reset: 00H		reset: 00H R	/W					
Symbol	7	6	5	4	3	2	1	0
PMS	0	0	0	0	0	0	0	PMS0

PMS0	Method for selecting output level to be read when port is output mode (PMmn = 0)
0	Pmn register value is read.
1	Digital output level of the pin is read.


Remark m = 0 to 7, 12n = 0 to 7

- Cautions 1. While the PMS0 bit of the PMS register is 1, do not change the value of the Px register by using a read-modify instruction. To change the value of the Px register, use an 8-bit memory manipulation instruction.
 - PMS control cannot be used for the dedicated LCD pins and the input-only pins (P121 to P124 and P137).
 - 3. PMS control cannot be used for alternate-function pins being used as segment output pins. ("L" is always read when this register is read.)
 - 4. PMS control cannot be used for P61 and P60 when IICA0EN (bit 4 of the PER0 register) is 0.

CHAPTER 26 REGULATOR

26.1 Regulator Overview

The R7F0C003, R7F0C004 contain a circuit for operating the device with a constant voltage. At this time, in order to stabilize the regulator output voltage, connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.



Caution Keep the wiring length as short as possible for the broken-line part in the above figure.

The regulator output voltage, see Table 26-1.

Table 26-1. Regulator Output Voltage Conditions

Mode	Output Voltage	Condition
LV (low voltage main) mode	1.8 V	-
LS (low-speed main) mode		
HS (high-speed main) mode	1.8 V	In STOP mode
		When both the high-speed system clock (f_{MX}) and the high-speed on-chip oscillator clock (f_{HH}) are stopped during CPU operation with the subsystem clock (f_{XT})
		When both the high-speed system clock (f_{MX}) and the high-speed on-chip oscillator clock (f_{IH}) are stopped during the HALT mode when the CPU operation with the subsystem clock (f_{XT}) has been set
	2.1 V	Other than above (include during OCD mode) ^{Note}

Note When it shifts to the subsystem clock operation or STOP mode during the on-chip debugging, the regulator output voltage is kept at 2.1 V (not decline to 1.8 V).

CHAPTER 27 OPTION BYTE

27.1 Functions of Option Bytes

Addresses 000C0H to 000C3H of the flash memory of the R7F0C003, R7F0C004 form an option byte area.

Option bytes consist of user option byte (000C0H to 000C2H) and on-chip debug option byte (000C3H).

Upon power application or resetting and starting, an option byte is automatically referenced and a specified function is set. When using the product, be sure to set the following functions by using the option bytes.

For the bits to which no function is allocated, do not change their initial values.

To use the boot swap operation during self programming, 000C0H to 000C3H are replaced by 010C0H to 010C3H. Therefore, set the same values as 000C0H to 000C3H to 010C0H to 010C3H.

Caution The option bytes should always be set regardless of whether each function is used.

27.1.1 User option byte (000C0H to 000C2H/010C0H to 010C2H)

(1) 000C0H/010C0H

- o Operation of watchdog timer
 - Enabling or disabling of counter operation
 - Operation is stopped or enabled in the HALT or STOP mode.
- o Setting of interval time of watchdog timer
- o Setting of window open period of watchdog timer
- o Setting of interval interrupt of watchdog timer
 - Whether or not to use the interval interrupt is selectable.

Caution Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.

(2) 000C1H/010C1H

- o Setting of LVD operation mode
 - Interrupt & reset mode.
 - Reset mode.
 - Interrupt mode.
 - LVD off (by controlling the externally input reset signal on the RESET pin)
- Setting of LVD detection level (VLVDH, VLVDL, VLVD)
- Cautions 1. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 32.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).
 - 2. Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

(3) 000C2H/010C2H

o Setting of flash operation mode

Make the setting depending on the main system clock frequency (f_{MAIN}) and power supply voltage (V_{DD}) to be used.

- LV (low voltage main) mode
- LS (low speed main) mode
- HS (high speed main) mode
- o Setting of the frequency of the high-speed on-chip oscillator
 - Select from 24 MHz/16 MHz/12 MHz/8 MHz/6 MHz/4 MHz /3 MHz/2 MHz/1 MHz (TYP.).

Caution Set the same value as 000C2H to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

27.1.2 On-chip debug option byte (000C3H/ 010C3H)

- o Control of on-chip debug operation
 - On-chip debug operation is disabled or enabled.
- o Handling of data of flash memory in case of failure in on-chip debug security ID authentication
 - Data of flash memory is erased or not erased in case of failure in on-chip debug security ID authentication.

Caution Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.

27.2 Format of User Option Byte

The format of user option byte is shown below.

Figure 27-1. Format of User Option Byte (000C0H/010C0H)

Address: 000C0H/010C0HNote1

7	6	5	4	3	2	1	0
WDTINT	WINDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	WDSTBYON

WDTINT	Use of interval interrupt of watchdog timer						
0	Interval interrupt is not used.						
1	Interval interrupt is generated when 75% of the overflow time + 1/2 f _{IL} is reached.						

WINDOW1	WINDOW0	Watchdog timer window open period ^{Note 2}
0	0	Setting prohibited
0	1	50%
1	0	75% Note3
1	1	100%

WDTON	Operation control of watchdog timer counter						
0	Counter operation disabled (counting stopped after reset)						
1	Counter operation enabled (counting started after reset)						

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (f∟ = 17.25 kHz (MAX.))
0	0	0	2 ⁶ /f _{IL} (3.71 ms)
0	0	1	2 ⁷ /f _l (7.42 ms)
0	1	0	28/f _{IL} (14.84 ms)
0	1	1	2 ⁹ /f _I ∟ (29.68 ms)
1	0	0	2 ¹¹ /f _I ∟ (118.72 ms)
1	0	1	2 ¹³ /f _I ∟ (474.90 ms)
1	1	0	2 ¹⁴ /f _I ∟ (949.80 ms)
1	1	1	2 ¹⁶ /f _I ∟ (3799.19 ms)

WDSTBYON	Operation control of watchdog timer counter (HALT/STOP mode)
0	Counter operation stopped in HALT/STOP modeNote 2
1	Counter operation enabled in HALT/STOP mode

Notes 1. Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.

2. The window open period is 100% when WDSTBYON = 0, regardless the value of the WINDOW1 and WINDOW0 bits.

(Note continues on the next page.)



3. When the window open period is set to 75%, clearing the counter of the watchdog timer (writing ACH to WDTE) must proceed outside the corresponding period from among those listed below, over which clearing of the counter is prohibited (for example, confirming that the interval timer interrupt request flag (WDTIIF) of the watchdog timer is set).

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (f _{IL} = 17.25 kHz (MAX.))	Period over which clearing the counter is prohibited when the window open period is set to 75%
0	0	0	2 ⁶ /f _{IL} (3.71 ms)	1.85 ms to 2.51 ms
0	0	1	2 ⁷ /f _{IL} (7.42 ms)	3.71 ms to 5.02 ms
0	1	0	2 ⁸ /f _{IL} (14.84 ms)	7.42 ms to 10.04 ms
0	1	1	2 ⁹ /f _{IL} (29.68 ms)	14.84 ms to 20.08 ms
1	0	0	2 ¹¹ /f _{IL} (118.72 ms)	56.36 ms to 80.32 ms
1	0	1	2 ¹³ /f _{IL} (474.90 ms)	237.44 ms to 321.26 ms
1	1	0	2 ¹⁴ /f _{IL} (949.80 ms)	474.89 ms to 642.51 ms
1	1	1	2 ¹⁶ /f _{IL} (3799.19 ms)	1899.59 ms to 2570.04 ms

Remark fil: Low-speed on-chip oscillator clock frequency

Figure 27-2. Format of User Option Byte (000C1H/010C1H) (1/2)

Address: 000C1H/010C1HNote

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt & reset mode)

Det	ection volt	age	Option byte setting value								
VL	VDH	VLVDL	Mode	setting	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0		
Rising edge	Falling edge	Falling edge	LVIMDS1	LVIMDS0							
1.77 V	1.73 V	1.63 V	1	0	0	0	0	1	0		
1.88 V	1.84 V							0	1		
2.92 V	2.86 V							0	0		
1.98 V	1.94 V	1.84 V			0	0	1	1	0		
2.09 V	2.04 V							0	1		
3.13 V	3.06 V							0	0		
2.61 V	2.55 V	2.45 V			0	1	0	1	0		
2.71 V	2.65 V							0	1		
3.75 V	3.67 V							0	0		
2.92 V	2.86 V	2.75 V			0	1	1	1	0		
3.02 V	2.96 V							0	1		
4.06 V	3.98 V							0	0		
Oth	er than ab	ove	Setting prohi	bited	•	•	•	•	•		

• LVD setting (reset mode)

Detection voltage		Option byte setting value								
Vı	_VD	Mode	setting	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0		
Rising edge	Falling edge	LVIMDS1	LVIMDS0							
1.67 V	1.63 V	1	1	0	0	0	1	1		
1.77 V	1.73 V			0	0	0	1	0		
1.88 V	1.84 V			0	0	1	1	1		
1.98 V	1.94 V			0	0	1	1	0		
2.09 V	2.04 V			0	0	1	0	1		
2.50 V	2.45 V			0	1	0	1	1		
2.61 V	2.55 V			0	1	0	1	0		
2.71 V	2.65 V			0	1	0	0	1		
2.81 V	2.75 V			0	1	1	1	1		
2.92 V	2.86 V			0	1	1	1	0		
3.02 V	2.96 V			0	1	1	0	1		
3.13 V	3.06 V			0	0	1	0	0		
3.75 V	3.67 V			0	1	0	0	0		
4.06 V	3.98 V			0	1	1	0	0		
Other that	an above	Setting prohi	bited							

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Remarks 1. For details on the LVD circuit, see CHAPTER 24 VOLTAGE DETECTOR.

2. The detection voltage is a typical value. For details, see 32.6.5 LVD circuit characteristics.

(Cautions are listed on the next page.)

Figure 27-2. Format of User Option Byte (000C1H/010C1H) (2/2)

Address: 000C1H/010C1HNote

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt mode)

Detection voltage		Option byte setting value								
Vı	_VD	Mode	setting	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0		
Rising edge	Falling edge	LVIMDS1	LVIMDS0							
1.67 V	1.63 V	0	1	0	0	0	1	1		
1.77 V	1.73 V			0	0	0	1	0		
1.88 V	1.84 V			0	0	1	1	1		
1.98 V	1.94 V			0	0	1	1	0		
2.09 V	2.04 V			0	0	1	0	1		
2.50 V	2.45 V			0	1	0	1	1		
2.61 V	2.55 V			0	1	0	1	0		
2.71 V	2.65 V			0	1	0	0	1		
2.81 V	2.75 V			0	1	1	1	1		
2.92 V	2.86 V			0	1	1	1	0		
3.02 V	2.96 V			0	1	1	0	1		
3.13 V	3.06 V			0	0	1	0	0		
3.75 V	3.67 V			0	1	0	0	0		
4.06 V	3.98 V			0	1	1	0	0		
Other tha	an above	Setting prohil	bited							

• LVD setting (LVDOFF)

Detection voltage		Option byte setting value							
V _{LVD}		Mode setting		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	
Rising edge	Falling edge	LVIMDS1	LVIMDS0						
_	-	× 1		1	×	×	×	×	
Other than above		Setting prohil	oited						

Note Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

Cautions 1. Be sure to set bit 4 to "1".

2. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 32.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 010C2H).

Remarks 1. ×: don't care

- 2. For details on the LVD circuit, see CHAPTER 24 VOLTAGE DETECTOR.
- 3. The detection voltage is a typical value. For details, see 32.6.5 LVD circuit characteristics.

Figure 27-3. Format of Option Byte (000C2H/010C2H)

Address: 000C2H/010C2HNote

7	6	5	4	3	2	1	0
CMODE1	CMODE0	1	0	FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0

CMODE1	CMODE0	Setting of flash operation mode				
			Operating frequency range	Operating voltage range		
0	0	LV (low voltage main) mode	1 to 4 MHz	1.6 to 5.5 V		
1	0	LS (low speed main) mode	1 to 8 MHz	1.8 to 5.5 V		
1	1	HS (high speed main) mode	1 to 16 MHz	2.4 to 5.5 V		
			1 to 24 MHz	2.7 to 5.5 V		
Other tha	an above	Setting prohibited				

FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-speed on-chip oscillator clock $$(f_{\mbox{\scriptsize IH}})$$
0	0	0	0	24 MHz
1	0	0	1	16 MHz
0	0	0	1	12 MHz
1	0	1	0	8 MHz
0	0	1	0	6 MHz
1	0	1	1	4 MHz
0	0	1	1	3 MHz
1	1	0	0	2 MHz
1	1	0	1	1 MHz
Other than above				Setting prohibited

Note Set the same value as 000C2H to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

Cautions 1. Be sure to set bit 5 to "1". Be sure to set bit 4 to "0".

2. The ranges of operation frequency and operation voltage vary depending on the flash operation mode. For details, see 32.4 AC Characteristics.

27.3 Format of On-chip Debug Option Byte

The format of on-chip debug option byte is shown below.

Figure 27-4. Format of On-chip Debug Option Byte (000C3H/010C3H)

Address: 000C3H/010C3HNote

7	6	5	4	3	2	1	0
OCDENSET	0	0	0	0	1	0	OCDERSD

OCDENSET	OCDERSD	Control of on-chip debug operation
0	0	Disables on-chip debug operation.
0	1	Setting prohibited
1	0	Enables on-chip debugging. Erases data of flash memory in case of failures in authenticating on-chip debug security ID.
1	1	Enables on-chip debugging. Does not erases data of flash memory in case of failures in authenticating on-chip debug security ID.

Note Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.

Caution Bits 7 and 0 (OCDENSET and OCDERSD) can only be specified a value. Be sure to set bits 6 to 1 to 000010B.

Remark The value on bits 3 to 1 will be written over when the on-chip debug function is in use and thus it will become unstable after the setting.

However, be sure to set bits 3 to 1 to their default value (0, 1, and 0).

27.4 Setting of Option Byte

The user option byte and on-chip debug option byte can be set using the link option, in addition to describing to the source. When doing so, the contents set by using the link option take precedence, even if descriptions exist in the source, as mentioned below.

A software description example of the option byte setting is shown below.

OPT	CSEG	OPT_BYT	E
	DB	36H	; Does not use interval interrupt of watchdog timer,
			; Enables watchdog timer operation,
			; Window open period of watchdog timer is 50%,
			; Overflow time of watchdog timer is 29/fiL,
			; Stops watchdog timer operation during HALT/STOP mode
	DB	1AH	; Select 1.63 V for VLVDL
			; Select rising edge 1.77 V, falling edge 1.73 V for VLVDH
			; Select the interrupt & reset mode as the LVD operation mode
	DB	2DH	; Select the LV (low voltage main) mode as the flash operation mode
			and 1 MHz as the frequency of the high-speed on-chip oscillator
	DB	85H	; Enables on-chip debug operation, does not erase flash memory
			data when security ID authorization fails


When the boot swap function is used during self programming, 000C0H to 000C3H is switched to 010C0H to 010C3H. Describe to 010C0H to 010C3H, therefore, the same values as 000C0H to 000C3H as follows.

OPT2	CSEG	AT	010C0H		
	DB		36H	;	Does not use interval interrupt of watchdog timer,
				;	Enables watchdog timer operation,
				;	Window open period of watchdog timer is 50%,
				;	Overflow time of watchdog timer is 29/f _{IL} ,
				;	Stops watchdog timer operation during HALT/STOP mode
	DB		1AH	;	Select 1.63 V for VLVDL
				;	Select rising edge 1.77 V, falling edge 1.73 V for VLVDH
				;	Select the interrupt & reset mode as the LVD operation mode
	DB		2DH	;	Select the LV (low main voltage) mode as the flash operation mode
					and 1 MHz as the frequency of the high-speed on-chip oscillator
	DB		85H	;	Enables on-chip debug operation, does not erase flash memory
					data when security ID authorization fails

Caution To specify the option byte by using assembly language, use OPT_BYTE as the relocation attribute name of the CSEG pseudo instruction. To specify the option byte to 010C0H to 010C3H in order to use the boot swap function, use the relocation attribute AT to specify an absolute address.

CHAPTER 28 FLASH MEMORY

The RL78 microcontroller incorporates the flash memory to which a program can be written, erased, and overwritten.



The following methods for programming the flash memory are available.

The flash memory can be rewritten to through serial programming using a flash memory programmer or an external device (UART communication), or through self-programming.

- Serial programming using flash memory programmer (see 28.1)
 Data can be written to the flash memory on-board or off-board by using a dedicated flash memory programmer.
- Serial programming using external device (UART communication) (see 28.2)
 Data can be written to the flash memory on-board through UART communication with an external device (microcontroller or ASIC).
- Self-programming (see **28.5**)

 The user application can execute self-programming of the flash memory by using the flash self-programming library.

28.1 Serial Programming Using Flash Memory Programmer

The following dedicated flash memory programmer can be used to write data to the internal flash memory of the RL78 microcontroller.

- PG-FP5, FL-PR5
- E1 on-chip debugging emulator

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the RL78 microcontroller has been mounted on the target system. The connectors that connect the dedicated flash memory programmer must be mounted on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the RL78 microcontroller is mounted on the target system.

Remark FL-PR5 and FA series are products of Naito Densei Machida Mfg. Co., Ltd.

Table 28-1. Wiring Between RL78 Microcontroller and Dedicated Flash Memory Programmer

Pin	Pin Configuration of Dedicated Flash Memory Programmer			Pin Name	Pin No.
Signal Name		I/O	Pin Function	1	LFQFP (12×12)
PG-FP5, FL-PR5	E1 On-chip Debugging Emulator				
_	TOOL0	I/O	Transmit/receive signal	TOOL0/P40	9
SI/RxD	_	I/O	Transmit/receive signal		
_	RESET	Output	Reset signal	RESET	10
/RESET	-	Output			
VDD		I/O	V _{DD} voltage generation/ power monitoring	V _{DD}	18
GND		-	Ground	Vss	17
				EVss	_
				REGC ^{Note}	16
FLMD1	EMV _{DD}	_	Driving power for TOOL0 pin	V _{DD}	18


Note Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

Remark Pins that are not indicated in the above table can be left open when using the flash memory programmer for flash programming.

28.1.1 Programming environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.

Figure 28-1. Environment for Writing Program to Flash Memory



A host machine that controls the dedicated flash memory programmer is necessary.


To interface between the dedicated flash memory programmer and the RL78 microcontroller, the TOOL0 pin is used for manipulation such as writing and erasing via a dedicated single-line UART.

28.1.2 Communication mode

Communication between the dedicated flash memory programmer and the RL78 microcontroller is established by serial communication using the TOOL0 pin via a dedicated single-line UART of the RL78 microcontroller.

Transfer rate: 1 M, 500 k, 250 k, 115.2 kbps

Figure 28-2. Communication with Dedicated Flash Memory Programmer



- Notes 1. When using E1 on-chip debugging emulator.
 - 2. When using PG-FP5 or FL-PR5.
 - 3. Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

The dedicated flash memory programmer generates the following signals for the RL78 microcontroller. See the manual of PG-FP5, FL-PR5, or E1 on-chip debugging emulator for details.

Dedicated Flash Memory Programmer RL78 Microcontroller Signal Name Pin Name Pin Function PG-FP5, E1 On-chip FL-PR5 Debugging Emulator I/O V_{DD} voltage generation/power monitoring Vss, REGC^{Note} **GND** Ground FLMD1 EMV_{DD} Driving power for TOOL pin V_{DD} RESET /RESET Reset signal Output RESET Output TOOL0 I/O TOOL0 Transmit/receive signal I/O SI/RxD Transmit/receive signal

Table 28-2. Pin Connection

Note Connect REGC pin to ground via a capacitor (0.47 to 1 µF).

28.2 Serial Programming Using External Device (That Incorporates UART)


On-board data writing to the internal flash memory is possible by using the RL78 microcontroller and an external device (a microcontroller or ASIC) connected to a UART.

On the development of flash memory programmer by user, refer to the RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815).

28.2.1 Programming environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.

Figure 28-3. Environment for Writing Program to Flash Memory




Processing to write data to or delete data from the RL78 microcontroller by using an external device is performed onboard. Off-board writing is not possible.

28.2.2 Communication mode

Communication between the external device and the RL78 microcontroller is established by serial communication using the TOOLTxD and TOOLRxD pins via the dedicated UART of the RL78 microcontroller.

Transfer rate: 1 M, 500 k, 250 k, 115.2kbps

Figure 28-4. Communication with External Device



Note Connect REGC pin to ground via a capacitor (0.47 to 1 µF).

The external device generates the following signals for the RL78 microcontroller.

Table 28-3. Pin Connection

External Device			RL78 Microcontroller
Signal Name	I/O	Pin Function	Pin Name
V _{DD}	I/O	V _{DD} voltage generation/power monitoring	V _{DD}
GND	-	Ground	Vss, REGC ^{Note}
RESETOUT	Output	Reset signal output	RESET
RxD	Input	Receive signal	TOOLTxD
TxD	Output	Transmit signal	TOOLRXD
PORT	Output	Mode signal	TOOL0

Note Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

28.3 Connection of Pins on Board

To write the flash memory on-board by using the flash memory programmer, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

Remark Refer to flash programming mode, see 28.4.2 Flash memory programming mode.

28.3.1 P40/TOOL0 pin

In the flash memory programming mode, connect this pin to the dedicated flash memory programmer via an external 1 $k\Omega$ pull-up resistor.

When this pin is used as the port pin, use that by the following method.

When used as an input pin: Input of low-level is prohibited for the period after external pin reset release.

Furthermore, when this pin is used via pull-down resistors, use the 500 k Ω or more

resistors.

When used as an output pin: When this pin is used via pull-down resistors, use the 500 k Ω or more resistors.

Remarks 1. thu: How long to keep the TOOL0 pin at the low level from when the external and internal resets end for setting of the flash memory programming mode (see 32.11 Timing Specifications for Switching Flash Memory Programming Modes)


2. The SAU and IICA pins are not used for communication between the RL78 microcontroller and dedicated flash memory programmer, because single-line UART (TOOL0 pin) is used.

28.3.2 RESET pin

Signal conflict will occur if the reset signal of the dedicated flash memory programmer and external device are connected to the RESET pin that is connected to the reset signal generator on the board. To prevent this conflict, isolate the connection with the reset signal generator.

The flash memory will not be correctly programmed if the reset signal is input from the user system while the flash memory programming mode is set. Do not input any signal other than the reset signal of the dedicated flash memory programmer and external device.

Figure 28-5. Signal Conflict (RESET Pin)



In the flash memory programming mode, a signal output by another device will conflict with the signal output by the dedicated flash memory programmer. Therefore, isolate the signal of another device.

28.3.3 Port pins

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to either to V_{DD}, or Vss, via a resistor.

28.3.4 REGC pin

Connect the REGC pin to GND via a capacitor having excellent characteristics (0.47 to 1 μ F) in the same manner as during normal operation. Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

28.3.5 X1 and X2 pins

Connect X1 and X2 in the same status as in the normal operation mode.

Remark In the flash memory programming mode, the high-speed on-chip oscillator clock (fin) is used.

28.3.6 Power supply

To use the supply voltage output of the flash memory programmer, connect the V_{DD} pin to V_{DD} of the flash memory programmer, and the Vss pin to GND of the flash memory programmer.

To use the on-board supply voltage, connect in compliance with the normal operation mode.


However, when writing to the flash memory by using the flash memory programmer and using the on-board supply voltage, be sure to connect the V_{DD} and V_{SS} pins to V_{DD} and GND of the flash memory programmer to use the power monitor function with the flash memory programmer.

28.4 Serial Programming Method

28.4.1 Controlling serial programming

The following figure illustrates a flow for rewriting the flash memory through serial programming.

Figure 28-6. Flash Memory Manipulation Procedure



28.4.2 Flash memory programming mode

To rewrite the contents of the flash memory through serial programming, specify the flash memory programming mode. To enter the mode, set as follows.

<When programming by using the dedicated flash memory programmer>

Communication from the dedicated flash memory programmer is performed to automatically switch to the flash memory programming mode.


<Serial programming using an external device (UART communication)>

Set the TOOL0 pin to the low level, and then cancel the reset (see **Table 28-4**). After that, enter flash memory programming mode according to the procedures <1> to <4> shown in **Figure 28-7**. For details, refer to the **RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815)**.

Table 28-4. Relationship Between TOOL0 Pin and Operation Mode After Reset Release

TOOL0	Operation Mode
V _{DD}	Normal operation mode
0 V	Flash memory programming mode

Figure 28-7. Setting of Flash Memory Programming Mode



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Baud rate setting by UART reception is completed.

Remark tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until an external reset ends

thd: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (the flash firmware processing time is excluded)

For details, see 32.11 Timing Specifications for Switching Flash Memory Programming Modes.

There are two flash memory programming modes: wide voltage mode and full speed mode. The supply voltage value applied to the microcontroller during write operations and the setting information of the user option byte for setting of the flash memory programming mode determine which mode is selected.

When a dedicated flash memory programmer is used for serial programming, setting the voltage on GUI selects the mode automatically.

Table 28-5. Programming Modes and Voltages at Which Data Can Be Written, Erased, or Verified

Power Supply Voltage (VDD)	User Option Byte Setting for Switching to Flash Memory Programming Mode		Flash Programming Mode
	Flash Operation Mode	Operating Frequency	
2.7 V ≤ V _{DD} ≤ 5.5 V	Blank state		Full speed mode
	HS (high speed main) mode	1 MHz to 24 MHz	Full speed mode
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode
	LV (low voltage main) mode 1 MHz to 4 MHz		Wide voltage mode
2.4 V ≤ V _{DD} < 2.7 V	Blank state		Full speed mode
	HS (high speed main) mode 1 MHz to 16 MHz		Full speed mode
	LS (low speed main) mode 1 MHz to 8 MHz		Wide voltage mode
	LV (low voltage main) mode 1 MHz to 4 MHz		Wide voltage mode
1.8 V ≤ V _{DD} < 2.4 V	Blank state		Wide voltage mode
	LS (low speed main) mode 1 MHz to 8 MHz		Wide voltage mode
	LV (low voltage main) mode	1 MHz to 4 MHz	Wide voltage mode

Remarks 1. Using both the wide voltage mode and full speed mode imposes no restrictions on writing, deletion, or verification.

2. For details about communication commands, see 28.4.4 Communication commands.

28.4.3 Selecting communication mode

Communication mode of the RL78 microcontroller as follows.

Table 28-6. Communication Modes

Communication Mode	Standard Setting ^{Note 1}			Pins Used	
	Port	Speed ^{Note 2}	Frequency	Multiply Rate	
1-line mode (when flash memory programmer is used, or when external device is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	1	-	TOOL0
Dedicated UART (when external device is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	I	-	TOOLTXD, TOOLRXD

Notes 1. Selection items for Standard settings on GUI of the flash memory programmer.

2. Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

28.4.4 Communication commands

The RL78 microcontroller executes serial programming through the commands listed in Table 28-7.

The signals sent from the dedicated flash memory programmer or external device to the RL78 microcontroller are called commands, and programming functions corresponding to the commands are executed. For details, refer to the RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815).

Table 28-7. Flash Memory Control Commands

Classification	Command Name	Function
Verify	Verify	Compares the contents of a specified area of the flash memory with data transmitted from the programmer.
Erase	Block Erase	Erases a specified area in the flash memory.
Blank check	Block Blank Check	Checks if a specified block in the flash memory has been correctly erased.
Write	Programming	Writes data to a specified area in the flash memory ^{Note} .
Getting information	Silicon Signature	Gets the RL78 microcontroller information (such as the part number, flash memory configuration, and programming firmware version).
	Checksum	Gets the checksum data for a specified area.
Security	Security Set	Sets security information.
	Security Get	Gets security information.
	Security Release	Release setting of prohibition of writing.
Others	Reset	Used to detect synchronization status of communication.
	Baud Rate Set	Sets baud rate when UART communication mode is selected.

Note Confirm that no data has been written to the write area. Because data cannot be erased after block erase is prohibited, do not write data if the data has not been erased.

Product information (such as product name and firmware version) can be obtained by executing the "Silicon Signature" command.

Table 28-8 is a list of signature data and Table 28-9 shows an example of signature data.

Table 28-8. Signature Data List

Field Name	Description	Number of Transmit Data
Device code	The serial number assigned to the device	3 bytes
Device name	Device name (ASCII code)	10 bytes
Flash memory area last address	Last address of flash memory area (Sent from lower address. Example: 00000H to 0FFFFH (64 KB) → FFH, FFH, 00H)	3 bytes
Firmware version	Version information of firmware for programming (Sent from upper address. Example: From Ver. 1.23 → 01H, 02H, 03H)	3 bytes

Table 28-9. Example of Signature Data

Field Name	Description	Number of Transmit Data	Data (Hexadecimal)
Device code	RL78 protocol A	3 bytes	10 00 06
Device name	R7F0C004	10 bytes	52 = "R" 37 = "7" 46 = "F" 30 = "0" 43 = "C" 30 = "0" 30 = "0" 34 = "4" 4D = "M" 20 = " "
Flash memory area last address	Flash memory area 00000H to 1FFFFH (128 KB)	3 bytes	FF FF 01
Firmware version	Ver.1.23	3 bytes	01 02 03

28.5 Self-Programming

The RL78 microcontroller supports a self-programming function that can be used to rewrite the flash memory via a user program. Because this function allows a user application to rewrite the flash memory by using the flash self-programming library, it can be used to upgrade the program in the field.

- Cautions 1. The self-programming function cannot be used when the CPU operates with the subsystem clock.
 - 2. To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the flash self-programming library in the state where the IE flag is cleared (0) by the DI instruction.
 - To enable an interrupt, clear (0) the interrupt mask flag to accept in the state where the IE flag is set (1) by the El instruction, and then execute the flash self-programming library.
 - 3. The high-speed on-chip oscillator should be kept operating during self-programming. If it is kept stopping, the high-speed on-chip oscillator clock should be operated (HIOSTOP = 0). The flash self-programming library should be executed after 30 μ s have elapsed when FRQSEL4 of the user option byte (000C2H) is 0 or 80 μ s have elapsed when FRQSEL4 is 1.
- Remarks 1. For details of the self-programming function, refer to the RL78 Microcontroller Flash Self Programming Library Type01 User's Manual (R01AN0350).
 - **2.** For details of the time required to execute self programming, see the notes on use that accompany the flash self programming library tool.

The self-programming function has two flash memory programming modes; wide voltage mode and full speed mode.

Specify the mode that corresponds to the flash operation mode specified in bits CMODE1 and CMODE0 in option byte 000C2H.

Specify the full speed mode when the HS (high speed main) mode is specified. Specify the wide voltage mode when the LS (low speed main) mode or LV (low voltage main) mode is specified.

If the argument fsl_flash_voltage_u08 is 00H when the FSL_Init function of the flash self-programming library provided by Renesas Electronics is executed, full speed mode is specified. If the argument is other than 00H, the wide voltage mode is specified.

Remark Using both the wide voltage mode and full speed mode imposes no restrictions on writing, erasing, or verification.

28.5.1 Self-programming procedure

The following figure illustrates a flow for rewriting the flash memory by using a flash self-programming library.




Figure 28-8. Flow of Self Programming (Rewriting Flash Memory)

28.5.2 Boot swap function

If rewriting the boot area failed by temporary power failure or other reasons, restarting a program by resetting or overwriting is disabled due to data destruction in the boot area.

The boot swap function is used to avoid this problem.

Before erasing boot cluster 0^{Note}, which is a boot area, by self-programming, write a new boot program to boot cluster 1 in advance. When the program has been correctly written to boot cluster 1, swap this boot cluster 1 and boot cluster 0 by using the set information function of the firmware of the RL78 microcontroller, so that boot cluster 1 is used as a boot area. After that, erase or write the original area, boot cluster 0.

As a result, even if a power failure occurs while the area is being rewritten, the program is executed correctly because it is booted from boot cluster 1 to be swapped when the program is reset and started next.

Note A boot cluster is a 4 KB area and boot clusters 0 and 1 are swapped by the boot swap function.




Figure 28-9. Boot Swap Function

In an example of above figure, it is as follows.

Boot cluster 0: Boot area before boot swap Boot cluster 1: Boot area after boot swap

New boot program

0 New boot program

Block number Erasing block 5 Erasing block 4 Erasing block 6 Erasing block 7 User program User program User program User program 7 6 6 User program User program User program Boot 5 5 User program 5 User program cluster 1 4 4 3 2 4 4 User program 01000H 3 Boot program 3 Boot program 3 Boot program 3 Boot program Boot program 2 2 2 Boot program Boot program Boot program Boot program Boot Boot program Boot program Boot program Boot program Boot program Boot program cluster 0 0 Boot program 00000H 0 Boot program 0 0 Boot program 0 Boot program Boot program Booted by boot cluster 0 Writing blocks 4 to 7 Boot swap Erasing block 4 Erasing block 5 New boot program Boot program Boot program Boot program 6 New boot program 6 6 6 Boot program Boot program Boot program 5 New boot program 5 Boot program 5 Boot program 5 New boot program Boot program 4 01000H 3 Boot program 3 New boot program New boot program 3 New boot program 2 Boot program 2 New boot program New boot program New boot program Boot program New boot program New boot program Boot program New boot program New boot program 0 New boot program Booted by boot cluster 1 Erasing block 6 Erasing block 7 Writing blocks 4 to 7 Boot program New user program 6 6 6 New user program 5 5 New user program 43 4 4 New user program 01000H New boot program 3 New boot program 3 New boot program 2 New boot program 1 New boot program

0 New boot program 00000H

Figure 28-10. Example of Executing Boot Swapping

28.5.3 Flash shield window function

The flash shield window function is provided as one of the security functions for self programming. It disables writing to and erasing areas outside the range specified as a window only during self programming.

The window range can be set by specifying the start and end blocks. The window range can be set or changed during both serial programming and self-programming.

Writing to and erasing areas outside the window range are disabled during self programming. During serial programming, however, areas outside the range specified as a window can be written and erased.

1FFFFH Methods by which writing can be performed Block 7FH Flash shield Block 7EH √: Serial programming range x: Self programming 01C00H 01BFFH Block 06H (end block) √: Serial programming Window range Block 05H √: Self programming Flash memory Block 04H area 01000H (start block) 00FFFH Block 03H Block 02H √: Serial programming Flash shield x: Self programming range Block 01H Block 00H 00000H

Figure 28-11. Flash Shield Window Setting Example (Target Devices: R7F0C004, Start Block: 04H, End Block: 06H)

Caution If the rewrite-prohibited area of the boot cluster 0 overlaps with the flash shield window range, prohibition to rewrite the boot cluster 0 takes priority.

Table 28-10. Relationship Between Flash Shield Window Function Setting/Change Methods and Commands

Programming Conditions	Window Range	Execution Commands	
	Setting/Change Methods	Block Erase	Write
Self-programming	Specify the starting and ending blocks by the flash self-programming library.	Block erasing is enabled only within the window range.	Writing is enabled only within the range of window range.
Serial programming	Specify the starting and ending blocks on GUI of dedicated flash memory programmer, etc.	Block erasing is enabled also outside the window range.	Writing is enabled also outside the window range.

Remark See 28.6 Security Settings to prohibit writing/erasing during serial programming.

28.6 Security Settings

The RL78 microcontroller supports a security function that prohibits rewriting the user program written to the internal flash memory, so that the program cannot be changed by an unauthorized person.

The operations shown below can be performed using the Security Set command.

• Disabling block erase

Execution of the block erase command for a specific block in the flash memory is prohibited during serial programming. However, blocks can be erased by means of self programming.

Disabling write

Execution of the write command for entire blocks in the flash memory is prohibited during serial programming. However, blocks can be written by means of self programming.

After the security settings are specified, releasing the security settings by the Security Release command is enabled by a reset.

• Disabling rewriting boot cluster 0

Execution of the block erase command and write command on boot cluster 0 (00000H to 00FFFH) in the flash memory is prohibited by this setting.

The block erase, write commands and rewriting boot cluster 0 are enabled by the default setting when the flash memory is shipped. Security can be set by serial programming and self programming. Each security setting can be used in combination.

Table 28-11 shows the relationship between the erase and write commands when the RL78 microcontroller security function is enabled.

Caution The security function of the dedicated flash programmer does not support self-programming.

Remark To prohibit writing and erasing during self-programming, use the flash shield window function (see **28.5.3** for detail).

Table 28-11. Relationship Between Enabling Security Function and Command

(1) During serial programming

Valid Security	Executed Command	
	Block Erase	Write
Prohibition of block erase	Blocks cannot be erased.	Can be performed. Note
Prohibition of writing	Blocks can be erased.	Cannot be performed.
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.

Note Confirm that no data has been written to the write area. Because data cannot be erased after block erase is prohibited, do not write data if the data has not been erased.

(2) During self programming

Valid Security	Executed Command	
	Block Erase	Write
Prohibition of block erase	Blocks can be erased.	Can be performed.
Prohibition of writing		
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.

Remark To prohibit writing and erasing during self-programming, use the flash shield window function (see **28.5.3** for detail).

Table 28-12. Setting Security in Each Programming Mode

(1) During serial programming

Security	Security Setting	How to Disable Security Setting
Prohibition of block erase	Set via GUI of dedicated flash memory	Cannot be disabled after set.
Prohibition of writing	programmer, etc.	Set via GUI of dedicated flash memory programmer, etc.
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

Caution Releasing the setting of prohibition of writing is enabled only when the security is not set as the block erase prohibition and the boot cluster 0 rewrite prohibition with flash memory area being blanks.

(2) During self programming

Security	Security Setting	How to Disable Security Setting
Prohibition of block erase	Set by using flash self programming	Cannot be disabled after set.
Prohibition of writing	library.	Cannot be disabled during self- programming (set via GUI of dedicated flash memory programmer, etc. during serial programming).
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

CHAPTER 29 ON-CHIP DEBUG FUNCTION

29.1 Connecting E1 On-chip Debugging Emulator

The RL78 microcontroller uses the V_{DD}, RESET, TOOL0, and Vss pins to communicate with the host machine via an E1 on-chip debugging emulator. Serial communication is performed by using a single-line UART that uses the TOOL0 pin.

Caution The RL78 microcontroller has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.




Figure 29-1. Connection Example of E1 On-chip Debugging Emulator

- Notes 1. Connecting the dotted line is not necessary during flash programming.
 - 2. If the reset circuit on the target system does not have a buffer and generates a reset signal only with resistors and capacitors, this pull-up resistor is not necessary.

Caution This circuit diagram is assumed that the reset signal outputs from an N-ch O.D. buffer (output resistor: 100Ω or less)

29.2 On-Chip Debug Security ID

The RL78 microcontroller has an on-chip debug operation control bit in the flash memory at 000C3H (see **CHAPTER 27 OPTION BYTE**) and an on-chip debug security ID setting area at 000C4H to 000CDH, to prevent third parties from reading memory content.

When the boot swap function is used, also set a value that is the same as that of 010C3H and 010C4H to 010CDH in advance, because 000C3H, 000C4H to 000CDH and 010C3H, and 010C4H to 010CDH are switched.

Table 29-1. On-chip Debug Security ID

Address	On-chip Debug Security ID
000C4H to 000CDH	Any ID code of 10 bytes Note (excluding all FFH)
010C4H to 010CDH	

29.3 Securing of User Resources

To perform communication between the RL78 microcontroller and E1 on-chip debugging emulator, as well as each debug function, the securing of memory space must be done beforehand.

If Renesas Electronics assembler or compiler is used, the items can be set by using link options.

(1) Securement of memory space

The shaded portions in Figure 29-2 are the areas reserved for placing the debug monitor program, so user programs or data cannot be allocated in these spaces. When using the on-chip debug function, these spaces must be secured so as not to be used by the user program. Moreover, this area must not be rewritten by the user program.




Figure 29-2. Memory Spaces Where Debug Monitor Programs Are Allocated

Notes 1. Address differs depending on products as follows.

Product Name	Address of Note 1
R7F0C003	17FFFH
R7F0C004	1FFFFH

- 2. When real-time RAM monitor (RRM) function and dynamic memory modification (DMM) function are not used, it is 256 bytes.
- 3. In debugging, reset vector is rewritten to address allocated to a monitor program.
- **4.** Since this area is allocated immediately before the stack area, the address of this area varies depending on the stack increase and decrease. That is, 4 extra bytes are consumed for the stack area used. When using self-programming, 12 extra bytes are consumed for the stack area used.

CHAPTER 30 BCD CORRECTION CIRCUIT

30.1 BCD Correction Circuit Function

The result of addition/subtraction of the BCD (binary-coded decimal) code and BCD code can be obtained as BCD code with this circuit.

The decimal correction operation result is obtained by performing addition/subtraction having the A register as the operand and then adding/ subtracting the BCD correction result register (BCDADJ).

30.2 Registers Used by BCD Correction Circuit

The BCD correction circuit uses the following registers.

• BCD correction result register (BCDADJ)

30.2.1 BCD correction result register (BCDADJ)

The BCDADJ register stores correction values for obtaining the add/subtract result as BCD code through add/subtract instructions using the A register as the operand.

The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags.

The BCDADJ register is read by an 8-bit memory manipulation instruction.

Reset input sets this register to undefined.

Figure 30-1. Format of BCD Correction Result Register (BCDADJ)

Address: F00	FEH After re	set: undefined	R					
Symbol	7	6	5	4	3	2	1	0
BCDADJ								

30.3 BCD Correction Circuit Operation

The basic operation of the BCD correction circuit is as follows.

(1) Addition: Calculating the result of adding a BCD code value and another BCD code value by using a BCD code value

- <1> The BCD code value to which addition is performed is stored in the A register.
- <2> By adding the value of the A register and the second operand (value of one more BCD code to be added) as are in binary, the binary operation result is stored in the A register and the correction value is stored in the BCD correction result register (BCDADJ).
- <3> Decimal correction is performed by adding in binary the value of the A register (addition result in binary) and the BCDADJ register (correction value), and the correction result is stored in the A register and CY flag.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Examples 1: 99 + 89 = 188

Instruction	A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #99H ; <1>	99H	-	-	_
ADD A, #89H ; <2>	22H	1	1	66H
ADD A, !BCDADJ ; <3>	88H	1	0	_

Examples 2: 85 + 15 = 100

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #85H	; <1>	85H	_	ı	_
ADD A, #15H	; <2>	9AH	0	0	66H
ADD A, !BCDADJ	; <3>	00H	1	1	_

Examples 3:80 + 80 = 160

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #80H	; <1>	80H	_	-	_
ADD A, #80H	; <2>	00H	1	0	60H
ADD A, !BCDADJ	; <3>	60H	1	0	_

(2) Subtraction: Calculating the result of subtracting a BCD code value from another BCD code value by using a BCD code value

- <1> The BCD code value from which subtraction is performed is stored in the A register.
- <2> By subtracting the value of the second operand (value of BCD code to be subtracted) from the A register as is in binary, the calculation result in binary is stored in the A register, and the correction value is stored in the BCD correction result register (BCDADJ).
- <3> Decimal correction is performed by subtracting the value of the BCDADJ register (correction value) from the A register (subtraction result in binary) in binary, and the correction result is stored in the A register and CY flag.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Example: 91 - 52 = 39

Instruction	A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #91H ; <1	91H	_	-	_
SUB A, #52H ; <2	3FH	0	1	06H
SUB A, !BCDADJ ; <3	39H	0	0	_

CHAPTER 31 INSTRUCTION SET

This chapter lists the instructions in the RL78 microcontroller instruction set. For details of each operation and operation code, refer to the separate document RL78 family User's Manual: software (R01US0015).

31.1 Conventions Used in Operation List

31.1.1 Operand identifiers and specification methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, !!, \$, \$!, [], and ES: are keywords and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: 16-bit absolute address specification
- !!: 20-bit absolute address specification
- \$: 8-bit relative address specification
- \$!: 16-bit relative address specification
- []: Indirect address specification
- ES:: Extension address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, !!, \$, \$!, [], and ES: symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 31-1. Operand Identifiers and Specification Methods

Identifier	Description Method
r rp sfr sfrp	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7) AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special-function register symbol (SFR symbol) FFF00H to FFFFFH Special-function register symbols (16-bit manipulatable SFR symbol. Even addresses only ^{Note}) FFF00H to FFFFFH
saddr saddrp	FFE20H to FF1FH Immediate data or labels FFE20H to FF1FH Immediate data or labels (even addresses only ^{Note})
addr20 addr16 addr5	00000H to FFFFH Immediate data or labels 0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions ^{Note}) 0080H to 00BFH Immediate data or labels (even addresses only)
word byte bit	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label
RBn	RB0 to RB3

Note Bit 0 = 0 when an odd address is specified.

Remark The special function registers can be described to operand sfr as symbols. See Table 3-5 SFR List for the symbols of the special function registers. The extended special function registers can be described to operand !addr16 as symbols. See Table 3-6 Extended SFR (2nd SFR) List for the symbols of the extended special function registers.

31.1.2 Description of operation column

The operation when the instruction is executed is shown in the "Operation" column using the following symbols.

Table 31-2. Symbols in "Operation" Column

Symbol	Function
А	A register; 8-bit accumulator
Х	X register
В	B register
С	C register
D	D register
Е	E register
Н	H register
L	L register
ES	ES register
cs	CS register
AX	AX register pair; 16-bit accumulator
ВС	BC register pair
DE	DE register pair
HL	HL register pair
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
RBS	Register bank select flag
IE	Interrupt request enable flag
()	Memory contents indicated by address or register contents in parentheses
XH, XL	16-bit registers: X _H = higher 8 bits, X _L = lower 8 bits
Xs, XH, XL	20-bit registers: Xs = (bits 19 to 16), XH = (bits 15 to 8), XL = (bits 7 to 0)
Λ	Logical product (AND)
V	Logical sum (OR)
V	Exclusive logical sum (exclusive OR)
_	Inverted data
addr5	16-bit immediate data (even addresses only in 0080H to 00BFH)
addr16	16-bit immediate data
addr20	20-bit immediate data
jdisp8	Signed 8-bit data (displacement value)
jdisp16	Signed 16-bit data (displacement value)

31.1.3 Description of flag operation column

The change of the flag value when the instruction is executed is shown in the "Flag" column using the following symbols.

Table 31-3. Symbols in "Flag" Column

Symbol	Change of Flag Value
(Blank)	Unchanged
0	Cleared to 0
1	Set to 1
×	Set/cleared according to the result
R	Previously saved value is restored

31.1.4 PREFIX instruction

Instructions with "ES:" have a PREFIX operation code as a prefix to extend the accessible data area to the 1 MB space (00000H to FFFFFH), by adding the ES register value to the 64 KB space from F0000H to FFFFFH. When a PREFIX operation code is attached as a prefix to the target instruction, only one instruction immediately after the PREFIX operation code is executed as the addresses with the ES register value added.

A interrupt and DMA transfer are not acknowledged between a PREFIX instruction code and the instruction immediately after.

Table 31-4. Use Example of PREFIX Operation Code

Instruction	Opcode				
	1	2	3	4	5
MOV !addr16, #byte	CFH	!add	lr16 #byte		_
MOV ES:!addr16, #byte	11H	CFH	!addr16		#byte
MOV A, [HL]	8BH	-	_	-	-
MOV A, ES:[HL]	11H	8BH	_	-	_

Caution Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.

31.2 Operation List

Table 31-5. Operation List (1/17)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	r, #byte	2	1	-	r ← byte			
transfer		PSW, #byte	3	3	_	PSW ← byte	×	×	×
		CS, #byte	3	1	_	CS ← byte			
		ES, #byte	2	1	-	ES ← byte			
		!addr16, #byte	4	1	-	(addr16) ← byte			
		ES:!addr16, #byte	5	2	_	(ES, addr16) ← byte			
		saddr, #byte	3	1	-	(saddr) ← byte			
		sfr, #byte	3	1	_	sfr ← byte			
		[DE+byte], #byte	3	1	-	(DE+byte) ← byte			
		ES:[DE+byte],#byte	4	2	-	((ES, DE)+byte) ← byte			
		[HL+byte], #byte	3	1	_	(HL+byte) ← byte			
		ES:[HL+byte],#byte	4	2	_	((ES, HL)+byte) ← byte			
		[SP+byte], #byte	3	1	_	(SP+byte) ← byte			
		word[B], #byte	4	1	_	(B+word) ← byte			
		ES:word[B], #byte	5	2	_	((ES, B)+word) ← byte			
		word[C], #byte	4	1	_	(C+word) ← byte			
		ES:word[C], #byte	5	2	_	((ES, C)+word) ← byte			
		word[BC], #byte	4	1	_	(BC+word) ← byte			
		ES:word[BC], #byte	5	2	_	((ES, BC)+word) ← byte			
		A, r Note 3	1	1	_	A←r			
		r, A Note 3	1	1	_	r ← A			
		A, PSW	2	1	_	A ← PSW			
		PSW, A	2	3	_	PSW ← A	×	×	×
		A, CS	2	1	_	A ← CS			
		CS, A	2	1	_	CS ← A			
		A, ES	2	1	_	A ← ES			
		ES, A	2	1	_	ES ← A			
		A, !addr16	3	1	4	A ← (addr16)			
		A, ES:!addr16	4	2	5	A ← (ES, addr16)			
		!addr16, A	3	1	_	(addr16) ← A			
		ES:!addr16, A	4	2	_	(ES, addr16) ← A			
		A, saddr	2	1	_	A ← (saddr)			
		saddr, A	2	1	_	(saddr) ← A			

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fcLK) when the flash area is accessed.
 - 3. Except r = A

Table 31-5. Operation List (2/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag		
Group				Note 1	Note 2		Z	AC CY	
8-bit data	MOV	A, sfr	2	1	_	A ← sfr			
transfer		sfr, A	2	1	-	$sfr \leftarrow A$			
		A, [DE]	1	1	4	A ← (DE)			
		[DE], A	1	1	_	(DE) ← A			
		A, ES:[DE]	2	2	5	$A \leftarrow (ES,DE)$			
		ES:[DE], A	2	2	-	(ES, DE) ← A			
		A, [HL]	1	1	4	A ← (HL)			
		[HL], A	1	1	_	(HL) ← A			
		A, ES:[HL]	2	2	5	$A \leftarrow (ES, HL)$			
		ES:[HL], A	2	2	-	(ES, HL) ← A			
		A, [DE+byte]	2	1	4	A ← (DE + byte)			
		[DE+byte], A	2	1	_	(DE + byte) ← A			
		A, ES:[DE+byte]	3	2	5	$A \leftarrow ((ES, DE) + byte)$			
		ES:[DE+byte], A	3	2	-	((ES, DE) + byte) ← A			
		A, [HL+byte]	2	1	4	A ← (HL + byte)			
		[HL+byte], A	2	1	-	(HL + byte) ← A			
		A, ES:[HL+byte]	3	2	5	$A \leftarrow ((ES, HL) + byte)$			
		ES:[HL+byte], A	3	2	-	((ES, HL) + byte) ← A			
		A, [SP+byte]	2	1	-	A ← (SP + byte)			
		[SP+byte], A	2	1	-	(SP + byte) ← A			
		A, word[B]	3	1	4	$A \leftarrow (B + word)$			
		word[B], A	3	1	-	$(B + word) \leftarrow A$			
		A, ES:word[B]	4	2	5	$A \leftarrow ((ES, B) + word)$			
		ES:word[B], A	4	2	-	$((ES, B) + word) \leftarrow A$			
		A, word[C]	3	1	4	$A \leftarrow (C + word)$			
		word[C], A	3	1	_	$(C + word) \leftarrow A$			
		A, ES:word[C]	4	2	5	$A \leftarrow ((ES, C) + word)$			
		ES:word[C], A	4	2	_	$((ES, C) + word) \leftarrow A$			
		A, word[BC]	3	1	4	$A \leftarrow (BC + word)$			
		word[BC], A	3	1	_	$(BC + word) \leftarrow A$			
		A, ES:word[BC]	4	2	5	$A \leftarrow ((ES, BC) + word)$			
		ES:word[BC], A	4	2	_	$((ES,BC)+word) \leftarrow A$			

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

2. Number of CPU clocks (fclk) when the flash area is accessed.

Table 31-5. Operation List (3/17)

Instruction	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag			
Group				Note 1	Note 2		Z	AC CY		
8-bit data	MOV	A, [HL+B]	2	1	4	A ← (HL + B)				
transfer		[HL+B], A	2	1	_	(HL + B) ← A				
		A, ES:[HL+B]	3	2	5	$A \leftarrow ((ES, HL) + B)$				
		ES:[HL+B], A	3	2	_	$((ES,HL)+B)\leftarrowA$				
		A, [HL+C]	2	1	4	A ← (HL + C)				
		[HL+C], A	2	1	_	(HL + C) ← A				
		A, ES:[HL+C]	3	2	5	$A \leftarrow ((ES, HL) + C)$				
		ES:[HL+C], A	3	2	_	$((ES,HL)\!+\!C)\leftarrowA$				
		X, !addr16	3	1	4	X ← (addr16)				
		X, ES:!addr16	4	2	5	X ← (ES, addr16)				
		X, saddr	2	1	_	$X \leftarrow (saddr)$				
		B, !addr16	3	1	4	B ← (addr16)				
		B, ES:!addr16	4	2	5	B ← (ES, addr16)				
		B, saddr	2	1	_	B ← (saddr)				
		C, !addr16	3	1	4	C ← (addr16)				
		C, ES:!addr16	4	2	5	C ← (ES, addr16)				
		C, saddr	2	1	_	C ← (saddr)				
		ES, saddr	3	1	_	ES ← (saddr)				
	XCH	A, r Note 3	1 (r = X)	1	_	$A \longleftrightarrow r$				
			2 (other than r = X)							
		A, !addr16	4	2	_	$A \longleftrightarrow (addr16)$				
		A, ES:!addr16	5	3	_	$A \longleftrightarrow (ES, addr16)$				
		A, saddr	3	2	_	$A \longleftrightarrow (saddr)$				
		A, sfr	3	2	_	$A \longleftrightarrow sfr$				
		A, [DE]	2	2	_	$A \longleftrightarrow (DE)$				
		A, ES:[DE]	3	3	_	$A \longleftrightarrow (ES,DE)$				
		A, [HL]	2	2	_	$A \longleftrightarrow (HL)$				
		A, ES:[HL]	3	3	_	$A \longleftrightarrow (ES,HL)$				
		A, [DE+byte]	3	2	_	$A \longleftrightarrow (DE + byte)$				
		A, ES:[DE+byte]	4	3	_	$A \longleftrightarrow ((ES,DE) + byte)$				
		A, [HL+byte]	3	2	_	$A \longleftrightarrow (HL + byte)$				
		A, ES:[HL+byte]	4	3	_	$A \longleftrightarrow ((ES,HL)+byte)$				

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the flash area is accessed.
 - Except r = A

Table 31-5. Operation List (4/17)

Instruction	Mnemonic	Operands	Bytes	Clocks		Clocks		Flag			
Group				Note 1	Note 2		Z	AC C	Ϋ́		
8-bit data	XCH	A, [HL+B]	2	2	_	$A \longleftrightarrow (HL+B)$					
transfer		A, ES:[HL+B]	3	3	_	$A \longleftrightarrow ((ES,HL) {+} B)$					
		A, [HL+C]	2	2	_	$A \longleftrightarrow (HL+C)$					
		A, ES:[HL+C]	3	3	_	$A \longleftrightarrow ((ES,HL) {+} C)$					
	ONEB	A	1	1	_	A ← 01H					
		X	1	1	_	X ← 01H					
		В	1	1	_	B ← 01H					
		С	1	1	_	C ← 01H					
		!addr16	3	1	_	(addr16) ← 01H					
		ES:!addr16	4	2	_	(ES, addr16) ← 01H					
		saddr	2	1	_	(saddr) ← 01H					
	CLRB	Α	1	1	_	A ← 00H					
		Х	1	1	_	X ← 00H					
		В	1	1	_	B ← 00H					
		С	1	1	_	C ← 00H					
		!addr16	3	1	_	(addr16) ← 00H					
		ES:!addr16	4	2	_	(ES,addr16) ← 00H					
		saddr	2	1	_	(saddr) ← 00H					
	MOVS	[HL+byte], X	3	1	_	(HL+byte) ← X	×		×		
		ES:[HL+byte], X	4	2	-	(ES, HL+byte) ← X	×		×		
16-bit	MOVW	rp, #word	3	1	_	rp ← word					
data transfer		saddrp, #word	4	1	_	(saddrp) ← word					
adrioioi		sfrp, #word	4	1	_	sfrp ← word					
		AX, rp Note 3	1	1	_	AX ← rp					
		rp, AX Note 3	1	1	-	rp ← AX					
		AX, !addr16	3	1	4	AX ← (addr16)					
		!addr16, AX	3	1	-	(addr16) ← AX					
		AX, ES:!addr16	4	2	5	AX ← (ES, addr16)					
		ES:!addr16, AX	4	2	_	(ES, addr16) ← AX					
		AX, saddrp	2	1	_	AX ← (saddrp)					
		saddrp, AX	2	1	_	(saddrp) ← AX					
		AX, sfrp	2	1	_	AX ← sfrp					
		sfrp, AX	2	1	_	$sfrp \leftarrow AX$					

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fcLK) when the flash area is accessed.
- 3. Except rp = AX

Table 31-5. Operation List (5/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag
Group				Note 1	Note 2		Z	AC CY
16-bit	MOVW	AX, [DE]	1	1	4	$AX \leftarrow (DE)$		
data		[DE], AX	1	1	1	$(DE) \leftarrow AX$		
transfer		AX, ES:[DE]	2	2	5	$AX \leftarrow (ES, DE)$		
		ES:[DE], AX	2	2	_	(ES, DE) ← AX		
		AX, [HL]	1	1	4	$AX \leftarrow (HL)$		
		[HL], AX	1	1	_	$(HL) \leftarrow AX$		
		AX, ES:[HL]	2	2	5	$AX \leftarrow (ES, HL)$		
		ES:[HL], AX	2	2	_	(ES, HL) ← AX		
		AX, [DE+byte]	2	1	4	AX ← (DE+byte)		
		[DE+byte], AX	2	1	_	(DE+byte) ← AX		
		AX, ES:[DE+byte]	3	2	5	$AX \leftarrow ((ES,DE) + byte)$		
		ES:[DE+byte], AX	3	2	_	((ES, DE) + byte) ← AX		
		AX, [HL+byte]	2	1	4	AX ← (HL + byte)		
		[HL+byte], AX	2	1	-	(HL + byte) ← AX		
		AX, ES:[HL+byte]	3	2	5	$AX \leftarrow ((ES, HL) + byte)$		
		ES:[HL+byte], AX	3	2	_	((ES, HL) + byte) ← AX		
		AX, [SP+byte]	2	1	_	AX ← (SP + byte)		
		[SP+byte], AX	2	1	-	(SP + byte) ← AX		
		AX, word[B]	3	1	4	$AX \leftarrow (B + word)$		
		word[B], AX	3	1	-	$(B+\ word) \leftarrow AX$		
		AX, ES:word[B]	4	2	5	$AX \leftarrow ((ES,B) + word)$		
		ES:word[B], AX	4	2	_	$((ES, B) + word) \leftarrow AX$		
		AX, word[C]	3	1	4	$AX \leftarrow (C + word)$		
		word[C], AX	3	1	_	$(C + word) \leftarrow AX$		
		AX, ES:word[C]	4	2	5	$AX \leftarrow ((ES,C)+word)$		
		ES:word[C], AX	4	2	-	$((ES, C) + word) \leftarrow AX$		
		AX, word[BC]	3	1	4	$AX \leftarrow (BC + word)$		
		word[BC], AX	3	1	-	$(BC + word) \leftarrow AX$		
		AX, ES:word[BC]	4	2	5	$AX \leftarrow ((ES,BC)+word)$		
		ES:word[BC], AX	4	2	-	$((ES,BC)+word)\leftarrowAX$		

Notes 1. Number of CPU clocks (fclk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Number of CPU clocks (fclk) when the flash area is accessed. 2.

Table 31-5. Operation List (6/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	3
Group				Note 1	Note 2		Z	AC	CY
16-bit	MOVW	BC, !addr16	3	1	4	BC ← (addr16)			
data		BC, ES:!addr16	4	2	5	BC ← (ES, addr16)			
transfer		DE, !addr16	3	1	4	DE ← (addr16)			
		DE, ES:!addr16	4	2	5	DE ← (ES, addr16)			
		HL, !addr16	3	1	4	HL ← (addr16)			
		HL, ES:!addr16	4	2	5	HL ← (ES, addr16)			
		BC, saddrp	2	1	-	BC ← (saddrp)			
		DE, saddrp	2	1	-	DE ← (saddrp)			
		HL, saddrp	2	1	-	HL ← (saddrp)			
	XCHW	AX, rp Note 3	1	1	-	$AX \longleftrightarrow rp$			
	ONEW	AX	1	1	-	AX ← 0001H			
		ВС	1	1	_	BC ← 0001H			
	CLRW	AX	1	1	_	AX ← 0000H			
		ВС	1	1	_	BC ← 0000H			
8-bit	ADD	A, #byte	2	1	-	A, CY ← A + byte	×	×	×
operation		saddr, #byte	3	2	_	(saddr), CY \leftarrow (saddr)+byte	×	×	×
		A, r Note 4	2	1	_	$A, CY \leftarrow A + r$	×	×	×
		r, A	2	1	_	$r, CY \leftarrow r + A$	×	×	×
		A, !addr16	3	1	4	A, CY ← A + (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A + (ES, addr16)	×	×	×
		A, saddr	2	1	_	A, CY ← A + (saddr)	×	×	×
		A, [HL]	1	1	4	A, CY ← A+ (HL)	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES,HL)$	×	×	×
		A, [HL+byte]	2	1	4	A, CY ← A + (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A + ((ES,HL) +byte)$	×	×	×
		A, [HL+B]	2	1	4	$A, CY \leftarrow A + (HL+B)$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A+((ES,\mathsf{HL)+B)}$	×	×	×
		A, [HL+C]	2	1	4	$A, CY \leftarrow A + (HL+C)$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A + ((ES,HL) + C)$	×	×	×

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fcLk) when the flash area is accessed.
- 3. Except rp = AX
- 4. Except r = A

Table 31-5. Operation List (7/17)

Instruction	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
Group				Note 1	Note 2		Z	AC	CY
8-bit	ADDC	A, #byte	2	1	_	A, CY ← A+byte+CY	×	×	×
operation		saddr, #byte	3	2	_	(saddr), CY ← (saddr) +byte+CY	×	×	×
		A, rv Note 3	2	1	_	$A, CY \leftarrow A + r + CY$	×	×	×
		r, A	2	1	-	$r, CY \leftarrow r + A + CY$	×	×	×
		A, !addr16	3	1	4	A, CY ← A + (addr16)+CY	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A + (ES, addr16)+CY	×	×	×
		A, saddr	2	1	-	A, CY ← A + (saddr)+CY	×	×	×
		A, [HL]	1	1	4	A, CY ← A+ (HL) + CY	×	×	×
		A, ES:[HL]	2	2	5	A,CY ← A+ (ES, HL) + CY	×	×	×
		A, [HL+byte]	2	1	4	A, CY ← A+ (HL+byte) + CY	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A+ ((ES, HL)+byte) + CY$	×	×	×
		A, [HL+B]	2	1	4	A, CY ← A+ (HL+B) +CY	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A+((ES,HL)+B)+CY$	×	×	×
		A, [HL+C]	2	1	4	A, CY ← A+ (HL+C)+CY	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A+ ((ES, HL)+C)+CY$	×	×	×
	SUB	A, #byte	2	1	-	A, CY ← A – byte	×	×	×
		saddr, #byte	3	2	-	(saddr), CY \leftarrow (saddr) – byte	×	×	×
		A, r Note 3	2	1	_	$A, CY \leftarrow A - r$	×	×	×
		r, A	2	1	-	$r, CY \leftarrow r - A$	×	×	×
		A, !addr16	3	1	4	A, CY ← A − (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A − (ES, addr16)	×	×	×
		A, saddr	2	1	-	A, CY ← A − (saddr)	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL)$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES, HL)$	×	×	×
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A - (HL+byte)$	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES, HL) + byte)$	×	×	×
		A, [HL+B]	2	1	4	$A, CY \leftarrow A - (HL+B)$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A - ((ES, HL) + B)$	×	×	×
		A, [HL+C]	2	1	4	$A,CY \leftarrow A - (HL+C)$	×	×	×
ı		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A - ((ES, HL)+C)$	×	×	×

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fcLK) when the flash area is accessed.
- 3. Except r = A

Table 31-5. Operation List (8/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	3
Group				Note 1	Note 2		Z	AC	CY
8-bit	SUBC	A, #byte	2	1	_	$A, CY \leftarrow A - byte - CY$	×	×	×
operation		saddr, #byte	3	2	_	(saddr), CY ← (saddr) – byte – CY	×	×	×
		A, r Note 3	2	1	_	$A, CY \leftarrow A - r - CY$	×	×	×
		r, A	2	1	_	$r, CY \leftarrow r - A - CY$	×	×	×
		A, !addr16	3	1	4	A, CY ← A − (addr16) − CY	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A − (ES, addr16) − CY	×	×	×
		A, saddr	2	1	_	A, CY ← A − (saddr) − CY	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL) - CY$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES,HL) - CY$	×	×	×
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A - (HL+byte) - CY$	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES,HL) +byte) - CY$	×	×	×
		A, [HL+B]	2	1	4	$A, CY \leftarrow A - (HL+B) - CY$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A - ((ES, HL)+B) - CY$	×	×	×
		A, [HL+C]	2	1	4	$A,CY \leftarrow A - (HL+C) - CY$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A - ((ES:HL) {+} C) - CY$	×	×	×
	AND	A, #byte	2	1	_	A ← A ∧byte	×		
		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \land byte$	×		
		A, r Note 3	2	1	_	$A \leftarrow A \wedge r$	×		
		r, A	2	1	_	$R \leftarrow r \Lambda A$	×		
		A, !addr16	3	1	4	A ← A ∧(addr16)	×		
		A, ES:!addr16	4	2	5	A ← A ∧(ES:addr16)	×		
		A, saddr	2	1	_	$A \leftarrow A \ \land (saddr)$	×		
		A, [HL]	1	1	4	$A \leftarrow A \ \Lambda(HL)$	×		
		A, ES:[HL]	2	2	5	$A \leftarrow A \ \Lambda(ES:HL)$	×		
		A, [HL+byte]	2	1	4	$A \leftarrow A \land (HL+byte)$	×		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \ \land ((ES:HL) +byte)$	×		
		A, [HL+B]	2	1	4	$A \leftarrow A \ \Lambda(HL+B)$	×		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \wedge ((ES:HL)+B)$	×		
		A, [HL+C]	2	1	4	$A \leftarrow A \land (HL+C)$	×		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \ \Lambda((ES:HL)+C)$	×		

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fcLK) when the flash area is accessed.
- 3. Except r = A

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 31-5. Operation List (9/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	Flag
Group				Note 1	Note 2		Z AC CY
8-bit	OR	A, #byte	2	1	_	A ← AVbyte	×
operation		saddr, #byte	3	2	_	(saddr) ← (saddr)Vbyte	×
		A, r Note 3	2	1	_	A ← AVr	×
		r, A	2	1	_	r ← rVA	×
		A, !addr16	3	1	4	A ← AV(addr16)	×
		A, ES:!addr16	4	2	5	A ← AV(ES:addr16)	×
		A, saddr	2	1	_	$A \leftarrow AV(saddr)$	×
		A, [HL]	1	1	4	$A \leftarrow AV(H)$	×
		A, ES:[HL]	2	2	5	$A \leftarrow AV(ES:HL)$	×
		A, [HL+byte]	2	1	4	A ← AV(HL+byte)	×
		A, ES:[HL+byte]	3	2	5	$A \leftarrow AV((ES:HL)+byte)$	×
		A, [HL+B]	2	1	4	$A \leftarrow AV(HL {+} B)$	×
		A, ES:[HL+B]	3	2	5	$A \leftarrow AV((ES:HL)+B)$	×
		A, [HL+C]	2	1	4	$A \leftarrow AV(HL+C)$	×
		A, ES:[HL+C]	3	2	5	$A \leftarrow AV((ES:HL)+C)$	×
	XOR	A, #byte	2	1	_	A ← A⊻byte	×
		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \underline{\vee} byte$	×
		A, r Note 3	2	1	_	A ← A⊻r	×
		r, A	2	1	_	$r \leftarrow r \underline{\lor} A$	×
		A, !addr16	3	1	4	A ← A⊻(addr16)	×
		A, ES:!addr16	4	2	5	A ← A⊻(ES:addr16)	×
		A, saddr	2	1	_	A ← A⊻(saddr)	×
		A, [HL]	1	1	4	$A \leftarrow A \underline{\vee} (HL)$	×
		A, ES:[HL]	2	2	5	$A \leftarrow A \underline{\vee} (ES : HL)$	×
		A, [HL+byte]	2	1	4	A ← A⊻(HL+byte)	×
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \underline{\vee} ((ES:HL) + byte)$	×
		A, [HL+B]	2	1	4	$A \leftarrow A \underline{\vee} (HL + B)$	×
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \underline{\vee} ((ES : HL) + B)$	×
		A, [HL+C]	2	1	4	$A \leftarrow A \underline{\vee} (HL + C)$	×
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \underline{\vee} ((ES : HL) + C)$	×

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fcLK) when the flash area is accessed.
- 3. Except r = A

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Instruction Mnemonic Operands **Bytes** Clocks Clocks Flag Group Note 1 Note 2 AC CY CMP A, #byte 8-bit 2 1 A – byte × × operation !addr16, #byte 4 (addr16) - byte 1 4 × × × ES:!addr16, #byte 5 2 5 (ES:addr16) - byte × × × saddr, #byte (saddr) - byte 3 1 × × × A, r 2 A - r1 × × × r, A 2 1 r - AA, !addr16 3 1 A - (addr16) A, ES:!addr16 4 A - (ES:addr16) 2 A, saddr A - (saddr) A, [HL] 1 1 4 A - (HL)× × × A, ES:[HL] 2 2 A - (ES:HL) × × × 2 1 4 A - (HL+byte) × × A, [HL+byte] × A, ES:[HL+byte] 3 2 5 A - ((ES:HL)+byte) × × × A, [HL+B] 2 1 4 A - (HL+B)× × A, ES:[HL+B] 3 2 A - ((ES:HL)+B)5 A, [HL+C] 2 1 4 A - (HL+C)A, ES:[HL+C] 3 2 5 A - ((ES:HL)+C)CMP0 Α 1 1 A - 00H× 0 0 X - 00HХ 0 1 1 × 0 В B - 00H × 0 1 1 0 С C - 00H 0 0 1 1 ×

Table 31-5. Operation List (10/17)

4

5

4

(addr16) - 00H

(saddr) - 00H

X - (HL+byte)

(ES:addr16) - 00H

X - ((ES:HL)+byte)

2. Number of CPU clocks (fclk) when the flash area is accessed.

3

4

2

3

4

1

2

2

3. Except r = A

CMPS

!addr16

saddr

ES:!addr16

X, [HL+byte]

X, ES:[HL+byte]

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

× 0 0

0 0

0 0

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Table 31-5. Operation List (11/17)

Instruction	Mnemonic	Operands	Bytes	Clocks			Flag	J	
Group				Note 1	Note 2		Z	AC	CY
16-bit	ADDW	AX, #word	3	1	_	AX, CY ← AX+word	×	×	×
operation		AX, AX	1	1	_	AX, CY ← AX+AX	×	×	×
		AX, BC	1	1	_	AX, CY ← AX+BC	×	×	×
		AX, DE	1	1	_	AX, CY ← AX+DE	×	×	×
		AX, HL	1	1	_	AX, CY ← AX+HL	×	×	×
		AX, !addr16	3	1	4	AX, CY ← AX+(addr16)	×	×	×
		AX, ES:!addr16	4	2	5	AX, CY ← AX+(ES:addr16)	×	×	×
		AX, saddrp	2	1	-	AX, CY ← AX+(saddrp)	×	×	×
		AX, [HL+byte]	3	1	4	AX, CY ← AX+(HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	2	5	$AX,CY \leftarrow AX+((ES:HL)+byte)$	×	×	×
	SUBW	AX, #word	3	1	_	AX , $CY \leftarrow AX - word$	×	×	×
		AX, BC	1	1	_	AX, CY ← AX – BC	×	×	×
		AX, DE	1	1	_	AX, CY ← AX – DE	×	×	×
		AX, HL	1	1	-	AX, CY ← AX – HL	×	×	×
		AX, !addr16	3	1	4	AX, CY ← AX – (addr16)	×	×	×
		AX, ES:!addr16	4	2	5	AX, CY ← AX – (ES:addr16)	×	×	×
		AX, saddrp	2	1	-	$AX,CY \leftarrow AX - (saddrp)$	×	×	×
		AX, [HL+byte]	3	1	4	AX, CY ← AX − (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX, CY \leftarrow AX – ((ES:HL)+byte)	×	×	×
	CMPW	AX, #word	3	1	-	AX – word	×	×	×
		AX, BC	1	1	_	AX – BC	×	×	×
		AX, DE	1	1	_	AX – DE	×	×	×
		AX, HL	1	1	_	AX – HL	×	×	×
		AX, !addr16	3	1	4	AX – (addr16)	×	×	×
		AX, ES:!addr16	4	2	5	AX - (ES:addr16)	×	×	×
		AX, saddrp	2	1	_	AX – (saddrp)	×	×	×
		AX, [HL+byte]	3	1	4	AX – (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX – ((ES:HL)+byte)	×	×	×
Multiply	MULU	Х	1	1	_	$AX \leftarrow A \times X$			

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

2. Number of CPU clocks (fclk) when the flash area is accessed.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 31-5. Operation List (12/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag
Group				Note 1	Note 2		Z	AC CY
Increment/	INC	r	1	1	-	r ← r+1	×	×
decrement		!addr16	3	2	_	(addr16) ← (addr16)+1	×	×
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16)+1	×	×
		saddr	2	2	_	(saddr) ← (saddr)+1	×	×
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte)+1	×	×
		ES: [HL+byte]	4	3	-	((ES:HL)+byte) ← ((ES:HL)+byte)+1	×	×
	DEC	r	1	1	_	r ← r − 1	×	×
		!addr16	3	2	_	(addr16) ← (addr16) – 1	×	×
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16) − 1	×	×
		saddr	2	2	_	$(saddr) \leftarrow (saddr) - 1$	×	×
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte) − 1	×	×
		ES: [HL+byte]	4	3	-	((ES:HL)+byte) ← ((ES:HL)+byte) − 1	×	×
	INCW	rp	1	1	_	rp ← rp+1		
		!addr16	3	2	_	(addr16) ← (addr16)+1		
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16)+1		
		saddrp	2	2	_	(saddrp) ← (saddrp)+1		
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte)+1		
		ES: [HL+byte]	4	3	-	((ES:HL)+byte) ← ((ES:HL)+byte)+1		
	DECW	rp	1	1	-	rp ← rp – 1		
		!addr16	3	2	-	(addr16) ← (addr16) − 1		
		ES:!addr16	4	3	-	(ES, addr16) ← (ES, addr16) – 1		
		saddrp	2	2	-	(saddrp) ← (saddrp) − 1		
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte) – 1		
		ES: [HL+byte]	4	3	-	((ES:HL)+byte) ← ((ES:HL)+byte) − 1		
Shift	SHR	A, cnt	2	1	-	$(CY \leftarrow A_0, A_{m\text{-}1} \leftarrow A_{m,} A_7 \leftarrow 0) \times cnt$		×
	SHRW	AX, cnt	2	1	-	$(CY \leftarrow AX_0, AX_{m\text{-}1} \leftarrow AX_m, AX_{15} \leftarrow 0) \times cnt$		×
	SHL	A, cnt	2	1	-	$(CY \leftarrow A_7, A_m \leftarrow A_{m\text{-}1}, A_0 \leftarrow 0) \times cnt$		×
		B, cnt	2	1	-	$(CY \leftarrow B_7, B_m \leftarrow B_{m\text{-}1}, B_0 \leftarrow 0) \times cnt$		×
		C, cnt	2	1	_	$(CY \leftarrow C_7, C_m \leftarrow C_{m\text{-}1}, C_0 \leftarrow 0) \times cnt$		×
	SHLW	AX, cnt	2	1	_	$(CY \leftarrow AX_{15}, AX_m \leftarrow AX_{m\text{-}1}, AX_0 \leftarrow 0) \times cnt$		×
		BC, cnt	2	1	_	$(CY \leftarrow BC_{15},BC_m \leftarrow BC_{m1},BC_0 \leftarrow 0) \times cnt$		×
	SAR	A, cnt	2	1	-	$(CY \leftarrow A_0, A_{m\text{-}1} \leftarrow A_m, A_7 \leftarrow A_7) \times cnt$		×
	SARW	AX, cnt	2	1	_	$(CY \leftarrow AX_0, AX_{m\text{-}1} \leftarrow AX_m, AX_{15} \leftarrow AX_{15}) \times cnt$		×

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the flash area is accessed.
- **Remarks 1.** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.
 - 2. cnt indicates the bit shift count.

Table 31-5. Operation List (13/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks	F	Flag
Group				Note 1	Note 2		Z	AC CY
Rotate	ROR	A, 1	2	1	_	$(CY,A_7 \leftarrow A_0,A_{m\text{-}1} \leftarrow A_m) \times 1$		×
	ROL	A, 1	2	1	_	$(CY,A_0 \leftarrow A_7,A_{m+1} \leftarrow A_m) \times 1$		×
	RORC	A, 1	2	1	_	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m\text{-}1} \leftarrow A_m) \times 1$		×
	ROLC	A, 1	2	1	_	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$		×
	ROLWC	AX,1	2	1	_	$(CY \leftarrow AX_{15}, AX_0 \leftarrow CY, AX_{m+1} \leftarrow AX_m) \times 1$		×
		BC,1	2	1	_	$(CY \leftarrow BC_{15},BC_0 \leftarrow CY,BC_{m+1} \leftarrow BC_m) \times 1$		×
Bit	MOV1	CY, A.bit	2	1	_	CY ← A.bit		×
manipulate		A.bit, CY	2	1	_	A.bit ← CY		
		CY, PSW.bit	3	1	_	CY ← PSW.bit		×
		PSW.bit, CY	3	4	_	$PSW.bit \leftarrow CY$	×	×
		CY, saddr.bit	3	1	_	CY ← (saddr).bit		×
		saddr.bit, CY	3	2	_	(saddr).bit ← CY		
		CY, sfr.bit	3	1	_	CY ← sfr.bit		×
		sfr.bit, CY	3	2	_	sfr.bit ← CY		
		CY,[HL].bit	2	1	4	CY ← (HL).bit		×
		[HL].bit, CY	2	2	_	(HL).bit ← CY		
		CY, ES:[HL].bit	3	2	5	CY ← (ES, HL).bit		×
		ES:[HL].bit, CY	3	3	_	(ES, HL).bit ← CY		
	AND1	CY, A.bit	2	1	_	CY ← CY ∧A.bit		×
		CY, PSW.bit	3	1	_	CY ← CY ∧PSW.bit		×
		CY, saddr.bit	3	1	-	$CY \leftarrow CY \Lambda(saddr).bit$		×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \land sfr.bit$		×
		CY,[HL].bit	2	1	4	$CY \leftarrow CY \land (HL).bit$		×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \Lambda(ES, HL).bit$		×
	OR1	CY, A.bit	2	1	_	CY ← CY VA.bit		×
		CY, PSW.bit	3	1	_	CY ← CY VPSW.bit		×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY V(saddr).bit$		×
		CY, sfr.bit	3	1	_	CY ← CY Vsfr.bit		×
		CY, [HL].bit	2	1	4	CY ← CY V(HL).bit		×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY V(ES, HL).bit$		×

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

2. Number of CPU clocks (fcLK) when the flash area is accessed.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 31-5. Operation List (14/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Fla	g
Group				Note 1	Note 2		Z	AC	CY
Bit	XOR1	CY, A.bit	2	1	_	CY ← CY ⊻A.bit			×
manipulate		CY, PSW.bit	3	1	_	CY ← CY ⊻PSW.bit			×
		CY, saddr.bit	3	1	_	CY ← CY ⊻(saddr).bit			×
		CY, sfr.bit	3	1	_	CY ← CY ⊻sfr.bit			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \veebar (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \veebar (ES, HL).bit$			×
	SET1	A.bit	2	1	_	A.bit ← 1			
		PSW.bit	3	4	_	PSW.bit ← 1	×	×	×
		!addr16.bit	4	2	_	(addr16).bit ← 1			
		ES:!addr16.bit	5	3	_	(ES, addr16).bit ← 1			
		saddr.bit	3	2	_	(saddr).bit ← 1			
		sfr.bit	3	2	_	sfr.bit ← 1			
		[HL].bit	2	2	_	(HL).bit ← 1			
		ES:[HL].bit	3	3	_	(ES, HL).bit ← 1			
	CLR1	A.bit	2	1	_	A.bit ← 0			
		PSW.bit	3	4	_	PSW.bit ← 0	×	×	×
		!addr16.bit	4	2	_	(addr16).bit ← 0			
		ES:!addr16.bit	5	3	_	(ES, addr16).bit ← 0			
		saddr.bit	3	2	_	(saddr.bit) ← 0			
		sfr.bit	3	2	_	sfr.bit ← 0			
		[HL].bit	2	2	_	(HL).bit ← 0			
		ES:[HL].bit	3	3	_	(ES, HL).bit ← 0			
	SET1	CY	2	1	_	CY ← 1			1
	CLR1	CY	2	1	_	CY ← 0			0
	NOT1	CY	2	1	_	CY ← CY			×

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed

Number of CPU clocks (fcL κ) when the flash area is accessed.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 31-5. Operation List (15/17)

Instruction	Mnemonic	Operands	Bytes	Clo	Clocks			Flag	
Group				Note 1	Note 2		Z	AC	CY
Call/ return	CALL	rp	2	3	_	$\begin{split} &(SP-2) \leftarrow (PC+2)s, \ (SP-3) \leftarrow (PC+2)H, \\ &(SP-4) \leftarrow (PC+2)L, \ PC \leftarrow CS, \ rp, \\ &SP \leftarrow SP-4 \end{split}$			
		\$!addr20	3	3	-	$(SP-2) \leftarrow (PC+3)s$, $(SP-3) \leftarrow (PC+3)H$, $(SP-4) \leftarrow (PC+3)L$, $PC \leftarrow PC+3+jdisp16$, $SP \leftarrow SP-4$			
		!addr16	3	3	-	$(SP-2) \leftarrow (PC+3)s$, $(SP-3) \leftarrow (PC+3)H$, $(SP-4) \leftarrow (PC+3)L$, $PC \leftarrow 0000$, addr16, $SP \leftarrow SP-4$			
		!!addr20	4	3	-	$\begin{split} &(SP-2) \leftarrow (PC+4)_S, \ (SP-3) \leftarrow (PC+4)_H, \\ &(SP-4) \leftarrow (PC+4)_L, \ PC \leftarrow addr20, \\ &SP \leftarrow SP-4 \end{split}$			
	CALLT	[addr5]	2	5	-	$(SP-2) \leftarrow (PC+2)s$, $(SP-3) \leftarrow (PC+2)H$, $(SP-4) \leftarrow (PC+2)L$, $PCs \leftarrow 0000$, $PCH \leftarrow (0000, addr5+1)$, $PCL \leftarrow (0000, addr5)$, $SP \leftarrow SP-4$			
	BRK	-	2	5	-	$(SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC+2)s,$ $(SP-3) \leftarrow (PC+2)H, (SP-4) \leftarrow (PC+2)L,$ $PCs \leftarrow 0000,$ $PCH \leftarrow (0007FH), PCL \leftarrow (0007EH),$ $SP \leftarrow SP-4, IE \leftarrow 0$			
	RET	-	1	6	-	$PC_L \leftarrow (SP), PC_H \leftarrow (SP+1),$ $PC_S \leftarrow (SP+2), SP \leftarrow SP+4$			
	RETI	-	2	6	-	$PCL \leftarrow (SP), PCH \leftarrow (SP+1),$ $PCs \leftarrow (SP+2), PSW \leftarrow (SP+3),$ $SP \leftarrow SP+4$	R	R	R
	RETB	-	2	6	-	$PC_L \leftarrow (SP), PC_H \leftarrow (SP+1),$ $PC_S \leftarrow (SP+2), PSW \leftarrow (SP+3),$ $SP \leftarrow SP+4$	R	R	R

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Number of CPU clocks (fclk) when the flash area is accessed.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 31-5. Operation List (16/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag	
Group				Note 1	Note 2		Z	AC	CY
Stack	PUSH	PSW	2	1	_	$(SP-1) \leftarrow PSW, (SP-2) \leftarrow 00H,$			
manipulate						SP ← SP–2			
		rp	1	1	-	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L,$			
						SP ← SP – 2			
	POP	PSW	2	3	_	PSW ← (SP+1), SP ← SP + 2	R	R	R
		rp	1	1	_	$rpL \leftarrow (SP), rpH \leftarrow (SP+1), SP \leftarrow SP + 2$			
	MOVW	SP, #word	4	1	_	SP ← word			
		SP, AX	2	1	-	SP ← AX			
		AX, SP	2	1	-	AX ← SP			
		HL, SP	3	1	_	HL ← SP			
		BC, SP	3	1	_	BC ← SP			
		DE, SP	3	1	_	DE ← SP			
	ADDW	SP, #byte	2	1	_	SP ← SP + byte			
	SUBW	SP, #byte	2	1	-	SP ← SP – byte			
Un-	BR	AX	2	3	-	PC ← CS, AX			
conditional		\$addr20	2	3	-	PC ← PC + 2 + jdisp8			
branch		\$!addr20	3	3	_	PC ← PC + 3 + jdisp16			
		!addr16	3	3	_	PC ← 0000, addr16			
		!!addr20	4	3	_	PC ← addr20			
Conditional	ВС	\$addr20	2	2/4 Note3	_	PC ← PC + 2 + jdisp8 if CY = 1			
branch	BNC	\$addr20	2	2/4 Note3	_	PC ← PC + 2 + jdisp8 if CY = 0			
	BZ	\$addr20	2	2/4 Note3	_	PC ← PC + 2 + jdisp8 if Z = 1			
	BNZ	\$addr20	2	2/4 Note3	_	PC ← PC + 2 + jdisp8 if Z = 0			
	ВН	\$addr20	3	2/4 Note3	_	PC ← PC + 3 + jdisp8 if (ZVCY)=0			
	BNH	\$addr20	3	2/4 Note3	_	PC ← PC + 3 + jdisp8 if (ZVCY)=1			
	ВТ	saddr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if (saddr).bit = 1			
		sfr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if sfr.bit = 1			
		A.bit, \$addr20	3	3/5 Note3	_	PC ← PC + 3 + jdisp8 if A.bit = 1			
		PSW.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if PSW.bit = 1			
		[HL].bit, \$addr20	3	3/5 Note3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 1			
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1			

Notes 1. Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

- 2. Number of CPU clocks (fcLk) when the flash area is accessed.
- 3. This indicates the number of clocks "when condition is not met/when condition is met".

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 31-5. Operation List (17/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Clocks		Flag
Group				Note 1	Note 2		Z	AC CY
Conditional	BF	saddr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if (saddr).bit = 0		
branch		sfr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if sfr.bit = 0		
		A.bit, \$addr20	3	3/5 Note3	_	PC ← PC + 3 + jdisp8 if A.bit = 0		
		PSW.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if PSW.bit = 0		
		[HL].bit, \$addr20	3	3/5 Note3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 0		
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 0		
	BTCLR	saddr.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if (saddr).bit = 1		
			_			then reset (saddr).bit		
		sfr.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 1$		
				o /= Noto2		then reset sfr.bit		
		A.bit, \$addr20	3	3/5 Note3	_	PC ← PC + 3 + jdisp8 if A.bit = 1 then reset A.bit		
		DOM/ Life do al-largo	4	3/5 Note3			1	
		PSW.bit, \$addr20	4	3/5 1000	_	PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit	×	× ×
		[HL].bit, \$addr20	3	3/5 Note3	1	PC ← PC + 3 + jdisp8 if (HL).bit = 1 then reset (HL).bit		
		ES:[HL].bit, \$addr20	4	4/6 Note3	-	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1 then reset (ES, HL).bit		
Conditional	SKC	-	2	1	_	Next instruction skip if CY = 1		
skip	SKNC	-	2	1	-	Next instruction skip if CY = 0		
	SKZ	-	2	1	-	Next instruction skip if Z = 1		
	SKNZ	-	2	1	-	Next instruction skip if Z = 0		
	SKH	-	2	1	_	Next instruction skip if (ZVCY)=0		
	SKNH	-	2	1	_	Next instruction skip if (ZVCY)=1		
CPU	SEL Note4	RBn	2	1	_	RBS[1:0] ← n		
control	NOP	-	1	1	_	No Operation		
	El	-	3	4	-	IE ← 1 (Enable Interrupt)		
	DI	_	3	4	_	IE ← 0 (Disable Interrupt)		
	HALT	-	2	3	_	Set HALT Mode		
	STOP	_	2	3	_	Set STOP Mode		

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fcLK) when the flash area is accessed.
 - 3. This indicates the number of clocks "when condition is not met/when condition is met".
 - **4.** n indicates the number of register banks (n = 0 to 3).

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

CHAPTER 32 ELECTRICAL SPECIFICATIONS

Caution The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

32.1 Absolute Maximum Ratings

Absolute Maximum Ratings (1/3)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.5 to +6.5	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V _{DD} +0.3 ^{Note 1}	V
Input voltage	V _{I1}	P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P121 to P127, P130, P137	-0.3 to V _{DD} +0.3 ^{Note 2}	V
	V ₁₂	P60 and P61 (N-ch open-drain)	-0.3 to +6.5	٧
	Vıз	EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	٧
Output voltage	V ₀₁	P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P121 to P127, P130, P137	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Analog input voltage	VAI1	ANIO, ANI1, ANI16, ANI17	-0.3 to V _{DD} +0.3 and -0.3 to AV _{REF(+)} +0.3 ^{Notes 2, 3}	V

- Notes 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Do not exceed $AV_{REF(+)} + 0.3 V$ in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** AVREF (+): + side reference voltage of the A/D converter.
 - 3. Vss: Reference voltage

Absolute Maximum Ratings (2/3)

Parameter	Symbol		Conditions	Ratings	Unit
LCD voltage	V _{L1}	V _{L1} voltage ^{Note 1}		–0.3 to +2.8 and –0.3 to V _{L4} +0.3	٧
	V _{L2}	V _{L2} voltage ^{Note 1}		-0.3 to V _{L4} +0.3 ^{Note 2}	V
	V _{L3}	V _{L3} voltage ^{Note 1}		-0.3 to V _{L4} +0.3 ^{Note 2}	V
	V _{L4}	V _{L4} voltage ^{Note 1}		-0.3 to +6.5	V
	VLCAP	CAPL, CAPH volt	age ^{Note 1}	-0.3 to V _{L4} +0.3 ^{Note 2}	V
	Vouт	COM0 to COM7	External resistance division method	-0.3 to V _{DD} +0.3 ^{Note 2}	V
		SEG0 to SEG50 output voltage	Internal voltage boosting method	-0.3 to V _{L4} +0.3 ^{Note 2}	V

- **Notes 1.** This value only indicates the absolute maximum ratings when applying voltage to the V_{L1}, V_{L2}, V_{L3}, and V_{L4} pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method, connect these pins to Vss via a capacitor (0.47 μF ± 30%) and connect a capacitor (0.47 μF ± 30%) between the CAPL and CAPH pins.
 - 2. Must be 6.5 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage

Absolute Maximum Ratings (3/3)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	-40	mA
		Total of all pins –170 mA	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	–170	mA
	І он2	Per pin	P20, P21	-0.5	mA
		Total of all pins		–1	mA
Output current, low	lo _{L1}	Per pin	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	40	mA
		Total of all pins	P40 to P47, P130	70	mA
		170 mA	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P60, P61, P70 to P77, P125 to P127	100	mA
	lol2	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient	TA	In normal operation mode		-40 to +85	°C
temperature		In flash memory	programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

32.2 Oscillator Characteristics

32.2.1 X1 and XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	2.7 V ≤ V _{DD} ≤ 5.5 V	1.0		20.0	MHz
frequency (fx) ^{Note}	crystal resonator	2.4 V ≤ V _{DD} < 2.7 V	1.0		16.0	
		1.8 V ≤ V _{DD} < 2.4 V	1.0		8.0	
		1.6 V ≤ V _{DD} < 1.8 V	1.0		4.0	
XT1 clock oscillation frequency (fxt) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to **AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, see **5.4 System Clock Oscillator**.

32.2.2 On-chip oscillator characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Notes 1, 2}	fін			1		24	MHz
High-speed on-chip oscillator		–20 to +85°C	1.8 V ≤ V _{DD} ≤ 5.5 V	-1.0		+1.0	%
clock frequency accuracy			1.6 V ≤ V _{DD} < 1.8 V	-5.0		+5.0	%
		–40 to –20°C	1.8 V ≤ V _{DD} ≤ 5.5 V	-1.5		+1.5	%
			1.6 V ≤ V _{DD} < 1.8 V	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fıL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

- **Notes 1.** The high-speed on-chip oscillator frequency is selected by bits 0 to 4 of the option byte (000C2H/010C2H) and bits 0 to 2 of the HOCODIV register.
 - 2. This indicates the oscillator characteristics only. Refer to AC Characteristics for the instruction execution time.

32.3 DC Characteristics

32.3.1 Pin characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	1.6 V ≤ V _{DD} ≤ 5.5 V			-10.0 ^{Note 2}	mA
		Total of P00 to P07, P10 to P17,	4.0 V ≤ V _{DD} ≤ 5.5 V			-90.0	mA
		P22 to P27, P30 to P35, P40 to P47,	2.7 V ≤ V _{DD} < 4.0 V			-15.0	mA
		P50 to P57, P70 to P77, P125 to P127,	1.8 V ≤ V _{DD} < 2.7 V			-7.0	mA
		P130 (When duty = 70% Note 3)	1.6 V ≤ V _{DD} < 1.8 V			-3.0	mA
	І он2	Per pin for P20 and P21	1.6 V ≤ V _{DD} ≤ 5.5 V			-0.1 ^{Note 2}	mA
		Total of all pins (When duty = 70% ^{Note 3})	1.6 V ≤ V _{DD} ≤ 5.5 V			-0.2	mA

- **Notes 1.** Value of the current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin
 - 2. Do not exceed the total current value.
 - 3. Output current value under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoH × 0.7)/(n × 0.01)

<Example> Where n = 80% and IoH = -90.0 mA

Total output current of pins = $(-90.0 \times 0.7)/(80 \times 0.01) \approx -78.75$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	lo _{L1}	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130				20.0 ^{Note 2}	mA
		Per pin for P60 and P61				15.0 ^{Note 2}	mA
		Total of P40 to P47, P130	4.0 V ≤ V _{DD} ≤ 5.5 V			70.0	mA
		(When duty = 70% ^{Note 3})	$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			15.0	mA
			$1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			9.0	mA
			1.6 V ≤ V _{DD} < 1.8 V			4.5	mA
		Total of P00 to P07, P10 to P17,	4.0 V ≤ V _{DD} ≤ 5.5 V			90.0	mA
		P22 to P27, P30 to P35, P50 to P57,	$2.7 \text{ V} \le \text{V}_{DD} \le 4.0 \text{ V}$			35.0	mA
		P70 to P77, P125 to P127	1.8 V ≤ V _{DD} < 2.7 V			20.0	mA
		(When duty = 70% Note 3)	1.6 V ≤ V _{DD} < 1.8 V			10.0	mA
		Total of all pins (When duty = 70% ^{Note 3})				160.0	mA
	lo _{L2}	Per pin for P20 and P21				0.4 ^{Note 2}	mA
		Total of all pins (When duty = 70% ^{Note 3})	1.6 V ≤ V _{DD} ≤ 5.5 V			0.8	mA

Notes 1. Value of the current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin

- 2. Do not exceed the total current value.
- **3.** Output current value under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IoL = 70.0 mA

Total output current of pins = $(70.0 \times 0.7)/(80 \times 0.01) \approx 61.25$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V _{IH1}	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137	Normal input buffer	0.8V _{DD}		V _{DD}	>
	V _{IH2}	P03, P05, P06, P16, P17, P34, P43, P44, P46, P47, P53, P55	TTL input buffer 4.0 V ≤ V _{DD} ≤ 5.5 V	2.2		V _{DD}	V
			TTL input buffer 3.3 V ≤ V _{DD} < 4.0 V	2.0		V _{DD}	V
			TTL input buffer 1.6 V ≤ V _{DD} < 3.3 V	1.5		V _{DD}	V
	V _{IH3}	P20, P21		0.7V _{DD}		V _{DD}	V
	V _{IH4}	P60, P61		0.7V _{DD}		6.0	V
	V _{IH5}	P121 to P124, P137, EXCLK, EXCLKS	S, RESET	0.8V _{DD}		V _{DD}	V
Input voltage, low	V _{IL1}	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137	Normal input buffer	0		0.2V _{DD}	V
	V _{IL2}	P03, P05, P06, P16, P17, P34, P43, P44, P46, P47, P53, P55	TTL input buffer 4.0 V ≤ V _{DD} ≤ 5.5 V	0		0.8	V
			TTL input buffer 3.3 V ≤ V _{DD} < 4.0 V	0		0.5	V
			TTL input buffer 1.6 V ≤ V _{DD} < 3.3 V	0		0.32	V
	V _{IL3}	P20, P21		0		0.3V _{DD}	٧
	V _{IL4}	P60, P61		0		0.3V _{DD}	V
	V _{IL5}	P121 to P124, P137, EXCLK, EXCLKS	S, RESET	0		0.2V _{DD}	٧

Caution The maximum value of V_{IH} of pins P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 is V_{DD}, even in the N-ch open-drain mode.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output voltage, high	igh P30 to P35, P40 to P47, P50 to P57,		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -10.0 \text{ mA}$	V _{DD} – 1.5			V
		P70 to P77, P125 to P127, P130	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -3.0 \text{ mA}$	V _{DD} - 0.7			V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -2.0 \text{ mA}$	V _{DD} - 0.6			V
			1.8 V \leq V _{DD} \leq 5.5 V, Іон1 = -1.5 mA	V _{DD} - 0.5			V
			1.6 V \leq V _{DD} \leq 5.5 V, Іон1 = -1.0 mA	V _{DD} - 0.5			V
	V _{OH2}	P20 and P21	$1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH2} = -100 \mu\text{A}$	V _{DD} - 0.5			V
Output voltage, low	V _{OL1}	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 20 \text{ mA}$			1.3	V
		P70 to P77, P125 to P127, P130	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 8.5 \text{ mA}$			0.7	V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $\text{I}_{OL1} = 3.0 \text{ mA}$			0.6	V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 1.5 \text{ mA}$			0.4	V
			$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 0.6 \text{ mA}$			0.4	V
			$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V},$ $I_{OL1} = 0.3 \text{ mA}$			0.4	V
	V _{OL2}	P20 and P21	$1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL2} = 400 \mu A$			0.4	V
	Vol3	P60 and P61	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL3} = 15.0 \text{ mA}$			2.0	V
			$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $\text{Io}_{L3} = 5.0 \text{ mA}$			0.4	٧
		2.7 V ≤ V _{DD} ≤ 5.5 V, lo _{L3} = 3.0 mA			0.4	V	
		$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL3} = 2.0 \text{ mA}$			0.4	V	
			1.6 V ≤ V _{DD} < 1.8 V, I _{OL3} = 1.0 mA			0.4	V

Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Cond	litions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішн1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137	V _I = V _{DD}				1	μА
	I _{LIH2}	P20 and P21, RESET	$V_{I} = V_{DD}$				1	μA
	Ішнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	$V_{I} = V_{DD}$	In input port mode and when external clock is input			1	μΑ
				Resonator connected			10	μΑ
Input leakage current, low	ILIL1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137	VI = Vss				-1	μА
	ILIL2	P20 and P21, RESET	Vı = Vss				-1	μA
	ILIL3	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vı = Vss	In input port mode and when external clock is input			-1	μА
				Resonator connected			-10	μΑ
On-chip pull-up	R _{U1}	P00 to P07, P10 to P17,	VI = VSS	2.4 V ≤ V _{DD} < 5.5 V	10	20	100	kΩ
resistance		P22 to P27, P30 to P35, P45 to P47, P50 to P57, P70 to P77, P125 to P127, P130		1.6 V ≤ V _{DD} < 2.4 V	10	30	100	kΩ
	Ru2	P40 to P44	VI = VSS		10	20	100	kΩ

32.3.2 Supply current characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/2)

Parameter	Symbol			Conditions	MIN.	TYP.	MAX.	Unit			
Supply	I _{DD1}	Operating	HS (high-	f _{IH} = 24 MHz ^{Note 3}	Basic	V _{DD} = 5.0 V		2.0		mA	
current ^{Note 1}		mode	speed main) mode ^{Note 5}		operation	V _{DD} = 3.0 V		2.0		mA	
			mode		Normal	V _{DD} = 5.0 V		3.8	6.5	mA	
					operation	V _{DD} = 3.0 V		3.8	6.5	mA	
				f _{IH} = 24 MHz ^{Note 3}	Basic	V _{DD} = 5.0 V		1.7		mA	
					operation	V _{DD} = 3.0 V		1.7		mA	
					Normal	V _{DD} = 5.0 V		3.6	6.1	mA	
					operation	V _{DD} = 3.0 V		3.6	6.1	mA	
				f _{IH} = 16 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		2.7	4.7	mA	
					operation	V _{DD} = 3.0 V		2.7	4.7	mA	
			LS (low-	f _{IH} = 8 MHz ^{Note 3}	Normal	V _{DD} = 3.0 V		1.2	2.1	mA	
			speed main) mode ^{Note 5}		operation	V _{DD} = 2.0 V		1.2	2.1	mA	
			LV (low-	f _{IH} = 4 MHz ^{Note 3}	Normal	V _{DD} = 3.0 V		1.2	1.8	mA	
			voltage main) mode ^{Note 5}		operation	V _{DD} = 2.0 V		1.2	1.8	mA	
			HS (high-	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		3.0	5.1	mA	
			` `	speed main)	$V_{DD} = 5.0 V$	operation	Resonator connection		3.2	5.2	mA
		mode	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.9	5.1	mA		
			$V_{DD} = 3.0 V$	operation	Resonator connection		3.2	5.2	mA		
			$f_{MX} = 16 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		2.5	4.4	mA		
				$V_{DD} = 5.0 \text{ V}$	operation	Resonator connection		2.7	4.5	mA	
				f _{MX} = 16 MHz ^{Note 2} ,	Normal	Square wave input		2.5	4.4	mA	
				$V_{DD} = 3.0 \text{ V}$ $f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	operation	Resonator connection		2.7	4.5	mA	
					Nomal	Square wave input		1.9	3.0	mA	
				$V_{DD} = 5.0 \text{ V}$	operation	Resonator connection		1.9	3.0	mA	
				f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.9	3.0	mA	
				V _{DD} = 3.0 V	operation	Resonator connection		1.9	3.0	mA	
			LS (low-	$f_{MX} = 8 MHz^{Note 2}$	Normal	Square wave input		1.1	2.0	mA	
			speed main) mode ^{Note 5}	V _{DD} = 3.0 V	operation	Resonator connection		1.1	2.0	mA	
			mode	$f_{MX} = 8 MHz^{Note 2}$	Normal	Square wave input		1.1	2.0	mA	
				V _{DD} = 2.0 V	operation	Resonator connection		1.1	2.0	mA	
			Subsystem	$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}},$	Normal	Square wave input		4.0	5.4	μΑ	
			clock operation	T _A = -40°C	operation	Resonator connection		4.3	5.4	μΑ	
			орогалогі	fsuB = 32.768 kHz ^{Note 4} ,	Normal	Square wave input		4.0	5.4	μΑ	
				T _A = +25°C	operation	Resonator connection		4.3	5.4	μΑ	
				fsub = 32.768 kHz ^{Note 4} ,	Normal	Square wave input		4.1	7.1	μΑ	
				T _A = +50°C	operation	Resonator connection		4.4	7.1	μA	
				fsub = 32.768 kHz ^{Note 4} ,	· I	Square wave input		4.3	8.7	μΑ	
				T _A = +70°C	operation	Resonator connection		4.7	8.7	μΑ	
			f _{SUB} = 32.768 kHz ^{Note 4} ,	Normal	Square wave input		4.7	12.0	μA		
				T _A = +85°C	operation	Resonator connection		5.2	12.0	μΑ	

(Notes and Remarks are listed on the next page.)

- <R>
- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (lowvoltage main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten. In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1).
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V@1 MHz to 16 MHz}$

LS (low-speed main) mode: 1.8 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 4 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fih: High-speed on-chip oscillator clock frequency
 - **3.** fsua: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

<R>

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(2/2)

	Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit				
	Supply	I _{DD2} Note 2	HALT	HS (high-speed	f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		0.71	1.95	mA				
<r></r>	current ^{Note 1}		mode	main) mode		V _{DD} = 3.0 V		0.71	1.95					
					f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 5.0 V		0.49	1.64	mA				
						V _{DD} = 3.0 V		0.49	1.64					
					f _{IH} = 16 MHz ^{Note 4}	V _{DD} = 5.0 V		0.43	1.11	mA				
						V _{DD} = 3.0 V		0.43	1.11					
				LS (low-speed	f _{IH} = 8 MHz Note 4	V _{DD} = 3.0 V		280	770	μA				
<r></r>				main) mode Note 6		V _{DD} = 2.0 V		280	770					
4Ds				LV (low-voltage	f _{IH} = 4 MHz ^{Note 4}	V _{DD} = 3.0 V		430	700	μA				
<r></r>				main) mode ^{Note 6}		V _{DD} = 2.0 V		430	700					
				HS (high-speed	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.31	1.42	mA				
<r></r>				main) mode Note 6	V _{DD} = 5.0 V	Resonator connection		0.48	1.42					
					$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.29	1.42	mA				
					V _{DD} = 3.0 V	Resonator connection		0.48	1.42					
					$f_{MX} = 16 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.26	0.86	mA				
					V _{DD} = 5.0 V	Resonator connection		0.45	1.15					
					$f_{MX} = 16 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.25	0.86	mA				
					V _{DD} = 3.0 V	Resonator connection		0.44	1.15					
					$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.20	0.63	mA				
					V _{DD} = 5.0 V	Resonator connection		0.28	0.71					
					$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	0.63	mA				
					V _{DD} = 3.0 V	Resonator connection		0.28	0.71					
<r></r>				LS (low-speed	, .	, ,	LS (low-speed main) mode ^{Note 6}	, ,		Square wave input		100	560	μΑ
41.0				main) mode		Resonator connection		160	560					
					$f_{MX} = 8 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 2.0 \text{ V}$	Square wave input		100	560	μA				
						Resonator connection		160	560					
				Subsystem clock operation	$f_{SUB} = 32.768 \text{ kHz}^{Note 5},$	Square wave input		0.34	0.62	μA				
				Clock operation		Resonator connection		0.51	0.80					
					$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 5}},$ $T_A = +25^{\circ}\text{C}$	Square wave input		0.38	0.62	μA				
						Resonator connection		0.57	0.80					
					$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 5}},$ $T_A = +50^{\circ}\text{C}$	Square wave input		0.46	2.30	μA				
					f _{SUB} = 32.768 kHz ^{Note 5} ,	Resonator connection		0.67	2.49					
					T _A = +70°C	Square wave input Resonator connection		0.65	4.03 4.22	μA				
					fsuв = 32.768 kHz ^{Note 5} ,	Square wave input		1.00	8.04					
					T _A = +85°C	Resonator connection		1.31	8.23	μA				
<r></r>		I _{DD3}	STOP	T _A = -40°C		L'COUTAIN COULTECTION		0.18	0.52	μA				
<r></r>		נטטו	mode ^{Note 7}	T _A = +25°C				0.18	0.52	μA				
-				T _A = +50°C				0.24	2.21					
				T _A = +70°C				0.53	3.94					
				T _A = +85°C				0.93	7.95					
		Domorks	ara liatad .					0.00	, .55					

(Notes and Remarks are listed on the next page.)

<R>

<R> <R>

<R>

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$

LS (low-speed main) mode: 1.8 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 8 MHz

LV (low-voltage main) mode: 1.6 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 4 MHz

- 7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Condition	ns		MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	FIL Note 1						0.20		μA
RTC2 operating current	IRTC Notes 1, 2, 3	f _{SUB} = 32.768 kHz				0.02		μΑ	
12-bit interval timer operating current	ITMKA Notes 1, 2, 4			0.04		μА			
Watchdog timer operating current	_{WDT} Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μΑ		
A/D converter operating current	I _{ADC} Notes 1, 6	When conversion at maximum speed	Normal mode		$v_{DD} = 5.0 \text{ V}$ = $V_{DD} = 3.0 \text{ V}$		1.3 0.5	1.7 0.7	mA mA
A/D converter reference voltage current	ADREF Note 1						75.0		μA
Temperature sensor operating current	TMPS Note 1					75.0		μА	
LVD operating current	LVD Notes 1, 7					0.08		μΑ	
Comparator	I _{CMP} Notes 1, 10	V _{DD} = 5.0 V,	Window mode	е			12.5		μΑ
operating current		Regulator output	Comparator h	nigh-speed mo	ode		6.5		μΑ
		voltage = 2.1 V	Comparator lo	ow-speed mo	de		1.7		μΑ
		$V_{DD} = 5.0 V,$	Window mode	Э			8.0		μΑ
		Regulator output voltage = 1.8 V	Comparator h	nigh-speed mo	ode		4.0		μΑ
		voitage = 1.6 v	Comparator lo	ow-speed mo	de		1.3		μΑ
Self- programming operating current	FSPNotes 1, 8						2.00	12.20	mA
SNOOZE	I _{SNOZ} Note 1	ADC operation	While the mo	de is shifting ^N	ote 9		0.50	0.60	mA
operating current			During A/D co		_		1.20	1.44	mA
		Simplified SPI (CSI)/	UART operation	n			0.70	0.84	mA
LCD operating current		External resistance division method	f _{LCD} = f _{SUB} 1/3 bias, V _{DD} = 5.0 V, LCD clock = four time V _{L4} = 5.0 V				0.04	0.20	μА
	ILCD2 ^{Note 1, 11}	Internal voltage boosting method	fLCD = fsuB LCD clock = 128 Hz	1/3 bias, four time slices	$V_{DD} = 3.0 \text{ V},$ $V_{L4} = 3.0 \text{ V}$ $(V_{LCD} = 04\text{H})$		0.85	2.20	μА
					$V_{DD} = 5.0 \text{ V},$ $V_{L4} = 5.1 \text{ V}$ $(V_{LCD} = 12\text{H})$		1.55	3.70	μA

(Notes and Remarks are listed on the next page.)

Notes 1. Current flowing to VDD.

2. When high speed on-chip oscillator and high-speed system clock are stopped.

- Notes 3. Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The value of the current for the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of real-time clock 2.
 - **4.** Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The value of the current for the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and ITMKA, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
 - 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
 - **6.** Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
 - 7. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
 - 8. Current flowing only during self programming.
 - 9. For shift time to the SNOOZE mode, see 21.3.3 SNOOZE mode.
 - **10.** Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator circuit operates.
 - 11. Current flowing only to the LCD controller/driver. The value of the current for the RL78 microcontrollers is the sum of the supply current (IDD1 or IDD2) and LCD operating current (ILCD1, ILCD2, or ILCD3), when the LCD controller/driver operates in operation mode or HALT mode. However, not including the current flowing into the LCD panel. Conditions of the TYP. value and MAX. value are as follows.
 - Setting 20 pins as the segment function and blinking all
 - Selecting fsuB for system clock when LCD clock = 128 Hz (LCDC0 = 07H)
 - Setting four time slices and 1/3 bias
 - 12. Not including the current flowing into the external division resistor when using the external resistance division method.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
 - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 3. fclk: CPU/peripheral hardware clock frequency
 - **4.** The temperature condition for the TYP. value is $T_A = 25$ °C.

32.4 AC Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditi	ions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Tcy	Main system			2.7 V ≤ V _{DD} ≤ 5.5 V	0.0417		1	μs
instruction execution time)		clock (fmain) operation	main) mode		2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
		operation	LS (low-spe		1.8 V ≤ V _{DD} ≤ 5.5 V	0.125		1	μs
			LV (low-volta	_	1.6 V ≤ V _{DD} ≤ 5.5 V	0.25		1	μs
		Subsystem clock (fsub) 1. operation ^{Note}		1.8 V ≤ V _{DD} ≤ 5.5 V	28.5	30.5	31.3	μs	
		In the self			2.7 V ≤ V _{DD} ≤ 5.5 V	0.0417		1	μs
		programming	main) mode		$2.4 \text{ V} \leq \text{V}_{DD} \leq 2.7 \text{ V}$	0.0625		1	μs
		mode	LS (low-spee		1.8 V ≤ V _{DD} ≤ 5.5 V	0.125		1	μs
			LV (low-volta main) mode	-	1.8 V ≤ V _{DD} ≤ 5.5 V	0.25		1	μs
External system clock	fex	2.7 V ≤ V _{DD} ≤	5.5 V			1.0		20.0	MHz
frequency		2.4 V ≤ V _{DD} <	2.4 V ≤ V _{DD} < 2.7 V					16.0	MHz
		1.8 V ≤ V _{DD} <	2.4 V			1.0		8.0	MHz
		1.6 V ≤ V _{DD} <	1.8 V			1.0		4.0	MHz
	fexs					32		35	kHz
External system clock input	t _{EXH} ,	2.7 V ≤ V _{DD} ≤ 5.5 V		24			ns		
high-level width, low-level width	texL	2.4 V ≤ V _{DD} <	2.7 V			30			ns
widti		1.8 V ≤ V _{DD} <	2.4 V			60			ns
		1.6 V ≤ V _{DD} < 1.8 V			120			ns	
	texhs, texhs					13.7			μs
TI00 to TI07 input high-level width, low-level width	tтін, tтіL					1/fмск+10			ns
TO00 to TO07 output	f то	HS (high-spee	ed main)	4.0 \	/ ≤ V _{DD} ≤ 5.5 V			12	MHz
frequency		mode		2.7 \	/ ≤ V _{DD} < 4.0 V			8	MHz
				2.4 \	/ ≤ V _{DD} < 2.7 V			4	MHz
		LV (low-voltag mode	ge main)	1.6 \	/ ≤ V _{DD} ≤ 5.5 V			2	MHz
		LS (low-speed mode	d main)	1.8 \	/ ≤ V _{DD} ≤ 5.5 V			4	MHz
PCLBUZ0, PCLBUZ1 output	f _{PCL}	HS (high-spee	ed main)	4.0 \	/ ≤ V _{DD} ≤ 5.5 V			16	MHz
frequency		mode	Ī	2.7 \	/ ≤ V _{DD} < 4.0 V			8	MHz
				2.4 \	/ ≤ V _{DD} < 2.7 V			4	MHz
		LV (low-voltag	ge main)	1.8 \	/ ≤ V _{DD} ≤ 5.5 V			4	MHz
		mode		1.6 \	/ ≤ V _{DD} < 1.8 V			2	MHz
		LS (low-speed mode	d main)	1.8 \	/ ≤ V _{DD} ≤ 5.5 V			4	MHz
Interrupt input high-level width, low-level width	tinth, tintl	INTP0 to INTF	27	1.6 \	/ ≤ V _{DD} ≤ 5.5 V	1			μs
RESET low-level width	trsl					10			μs

(Note and Remark are listed on the next page.)


Note Operation is not possible if 1.6 V \leq V_{DD} < 1.8 V in LV (low-voltage main) mode while the system is operating on the subsystem clock.


Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn)

m: Unit number (m = 0), n: Channel number (n = 0 to 7))


Minimum Instruction Execution Time during Main System Clock Operation






 $\mathsf{T}_{\mathsf{CY}} \ \mathsf{vs} \ \mathsf{V}_{\mathsf{DD}} \ (\mathsf{LS} \ (\mathsf{low}\text{-speed main}) \ \mathsf{mode})$


- When the high-speed on-chip oscillator clock is selected
- --- During self programming
- --- When high-speed system clock is selected




AC Timing Test Points




External System Clock Timing




TI/TO Timing






Interrupt Request Input Timing




RESET Input Timing



32.5 Peripheral Functions Characteristics

AC Timing Test Points



32.5.1 Serial array unit

(1) During communication at same potential (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate ^{Note 1}		2.4 V≤ V _{DD} ≤ 5.5 V		fмск/6		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 2		4.0		1.3		0.6	Mbps
		1.8 V ≤ V _{DD} ≤ 5.5 V		_		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 2		-		1.3		0.6	Mbps
		1.6 V ≤ V _{DD} ≤ 5.5 V		_		_		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 2		-		_		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:


HS (high-speed main) mode: 24 MHz (2.7 V ≤ V_{DD} ≤ 5.5 V)

16 MHz $(2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V})$


LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)

2. fmck: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
n: Channel number (mn = 00 to 03, 10 to 13))

(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCKp cycle time	tkcy1	2.7 V ≤ V _{DD} ≤ 5.	5 V	167 ^{Note 1}		500 ^{Note 1}		1000 ^{Note 1}		ns
		2.4 V ≤ V _{DD} ≤ 5.	5 V	250 ^{Note 1}		500 ^{Note 1}		1000 ^{Note 1}		ns
		1.8 V ≤ V _{DD} ≤ 5.	_		500 ^{Note 1}		1000 ^{Note 1}		ns	
		1.6 V ≤ V _{DD} ≤ 5.	_		_		1000 ^{Note 1}		ns	
SCKp high-/low-level width	tkh1, tkL1	4.0 V ≤ V _{DD} ≤ 5.	tkcy1/2-12		tkcy1/2-50		tkcy1/2-50		ns	
		2.7 V ≤ V _{DD} ≤ 5.	tkcy1/2-18		tkcy1/2-50		tkcy1/2-50		ns	
		2.4 V ≤ V _{DD} ≤ 5.	tkcy1/2-38		tkcy1/2-50		tkcy1/2-50		ns	
		1.8 V ≤ V _{DD} ≤ 5.	_		tkcy1/2-50		tkcy1/2-50		ns	
		1.6 V ≤ V _{DD} ≤ 5.	_		_		txcy1/2-100		ns	
SIp setup time (to SCKp↑) ^{Note 2}	tsıĸ1	2.7 V ≤ V _{DD} ≤ 5.	5 V	44		110		110		ns
		2.4 V ≤ V _{DD} ≤ 5.5 V		75		110		110		ns
		1.8 V ≤ V _{DD} ≤ 5.5 V		_		110		110		ns
		1.8 V ≤ V _{DD} ≤ 5.5 V		_		_		220		ns
SIp hold time (from SCKp↑) ^{Note 3}	tksi1	2.4 V ≤ V _{DD} ≤ 5.5 V		19		19		19		ns
		1.8 V ≤ V _{DD} ≤ 5.5 V		_		19		19		ns
		1.6 V ≤ V _{DD} ≤ 5.5 V		_		_		19		ns
Delay time from SCKp↓ to SOp output ^{Note 4}	t kso1	C = 30 pF ^{Note 5}	$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$		25		25		25	ns
			1.8 V ≤ V _{DD} ≤ 5.5 V		_		25		25	ns
			1.6 V ≤ V _{DD} ≤ 5.5 V		_		_		25	ns

- Notes 1. The value must also be equal to or more than 2/fclk for CSI00.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 5. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 0, 1)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

(3) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$


Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time ^{Note 5}	tkcy2	4.0 V ≤ V _{DD} ≤ 5.5	V f _{MCK} > 20 MHz	8/fмск		_		_		ns
			f _{MCK} ≤ 20 MHz	6/fмск		6/ƒмск		6/ƒмск		ns
		2.7 V ≤ V _{DD} ≤ 5.5	V f _{MCK} > 16 MHz	8/fмск		_		_		ns
			fмcк ≤ 16 MHz	6/ƒмск		6/ƒмск		6/ƒмск		ns
		2.4 V ≤ V _{DD} ≤ 5.5	V	6/fмск and 500		6/ƒмск		6/ƒмск		ns
		1.8 V ≤ V _{DD} ≤ 5.5	V	-		6/ƒмск		6/ƒмск		ns
		1.6 V ≤ V _{DD} ≤ 5.5	V	_		_		6/ƒмск		ns
SCKp high-/low-	t кн2,	4.0 V ≤ V _{DD} ≤ 5.5	V	tkcy2/2-7		tkcy2/2-7		tkcy2/2-7		ns
level width	tĸL2	2.7 V ≤ V _{DD} ≤ 5.5	V	tkcy2/2-8		tkcy2/2-8		tkcy2/2-8		ns
		2.4 V ≤ V _{DD} ≤ 5.5	V	tkcy2/2-18		tkcy2/2-18		tkcy2/2-18		ns
		1.8 V ≤ V _{DD} ≤ 5.5	V	_		tkcy2/2-18		tkcy2/2-18		ns
		1.6 V ≤ V _{DD} ≤ 5.5	V	_		_		tkcy2/2-66		ns
SIp setup time (to SCKp↑) ^{Note 1}	tsik2	2.7 V ≤ V _{DD} ≤ 5.5	V	1/fмск+20		1/fмск+30		1/fмск+30		ns
		2.4 V ≤ V _{DD} ≤ 5.5	V	1/fмск+30		1/fмск+30		1/fмск+30		ns
		1.8 V ≤ V _{DD} ≤ 5.5	V	-		1/fмск+30		1/fмск+30		ns
		1.6 V ≤ V _{DD} ≤ 5.5	V	-		_		1/fмск+40		ns
SIp hold time (from SCKp↑) ^{Note 2}	tksi2	2.4 V ≤ V _{DD} ≤ 5.5	V	1/fмск+31		1/fмск+31		1/fмск+31		ns
		1.8 V ≤ V _{DD} ≤ 5.5 V		-		1/fмск+31		1/fмск+31		ns
		1.6 V ≤ V _{DD} ≤ 5.5	V	-		_		1/fмск+250		ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso2	C = 30 pF ^{Note 4}	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$		2/fмск+44		2/fмск+110		2/fмск+110	ns
			2.4 V ≤ V _{DD} ≤ 5.5 V		2/fмск+75		2/fмск+110		2/fмск+110	ns
			1.8 V ≤ V _{DD} ≤ 5.5 V		_		2/fмск+110		2/fмск+110	ns
			$1.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$		_		_		2/fмск+220	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 0, 1)
 - 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))


Simplified SPI (CSI) mode connection diagram (during communication at same potential)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00)

2. m: Unit number, n: Channel number (mn = 00)

(4) During communication at same potential (simplified I²C mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$


Parameter	Symbol	Conditions		h-speed Mode	-	/-speed Mode	,	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		1000 Note 1		400 ^{Note 1}		400 ^{Note 1}	kHz
		1.8 V (2.4 V ^{Note 3}) \leq V _{DD} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ		400 ^{Note 1}		400 ^{Note 1}		400 ^{Note 1}	kHz
		$1.8 \text{ V } (2.4 \text{ V}^{\text{Note 3}}) \le \text{V}_{\text{DD}} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$		300 ^{Note 1}		300 ^{Note 1}		300 ^{Note 1}	kHz
		1.6 V \leq V _{DD} $<$ 1.8 V, C _b = 100 pF, R _b = 5 kΩ		-		-		250 ^{Note 1}	kHz
Hold time when SCLr = "L"	tLOW	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}Ω$	475		1150		1150		ns
		1.8 V (2.4 V ^{Note 3}) \leq V _{DD} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		1.8 V (2.4 V ^{Note 3}) \leq V _{DD} $<$ 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		1.6 V \leq V _{DD} $<$ 1.8 V, C _b = 100 pF, R _b = 5 kΩ	_		_		1850		ns
Hold time when SCLr = "H"	thigh	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		1.8 V (2.4 V ^{Note 3}) \leq V _{DD} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		1.8 V (2.4 V ^{Note 3}) \leq V _{DD} $<$ 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		1.6 V \leq V _{DD} $<$ 1.8 V, C _b = 100 pF, R _b = 5 kΩ	_		_		1850		ns
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}Ω$	1/f _{MCK} + 85 ^{Note 2}		1/f _{MCK} + 145 ^{Note 2}		1/f _{MCK} + 145 ^{Note 2}		ns
		1.8 V (2.4 V ^{Note 3}) \leq V _{DD} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1/f _{MCK} + 145 ^{Note 2}		1/f _{MCK} + 145 ^{Note 2}		1/f _{MCK} + 145 ^{Note 2}		ns
		1.8 V (2.4 V ^{Note 3}) \leq V _{DD} $<$ 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1/f _{MCK} + 230 ^{Note 2}		1/f _{MCK} + 230 ^{Note 2}		1/f _{MCK} + 230 ^{Note 2}		ns
		1.6 V \leq V _{DD} $<$ 1.8 V, C _b = 100 pF, R _b = 5 kΩ	_		_		1/f _{MCK} + 290 ^{Note 2}		ns
Data hold time (transmission)	thd:dat	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	0	305	0	305	0	305	ns
		1.8 V (2.4 V ^{Note 3}) \leq V _{DD} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ	0	355	0	355	0	355	ns
		1.8 V (2.4 V ^{Note 3}) \leq V _{DD} $<$ 2.7 V, C _b = 100 pF, R _b = 5 kΩ	0	405	0	405	0	405	ns
		1.6 V \leq V _{DD} $<$ 1.8 V, C _b = 100 pF, R _b = 5 kΩ	-	_	_	-	0	405	ns

(Notes, Caution, and Remarks are listed on the next page.)


- Notes 1. The value must also be equal to or less than fmck/4.
 - 2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".
 - 3. Condition in the HS (high-speed main) mode

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- Remarks 1. $R_b[\Omega]$: Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance
 - **2.** r: IIC number (r = 00, 10), g: PIM and POM number (g = 0, 1)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0), n: Channel number (n = 0, 2), mn = 00, 02)

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol			Conditions		h-speed Mode		/-speed Mode	,	-voltage Mode	Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Reception		$V \le V_{DD} \le 5.5 \text{ V},$ $V \le V_{b} \le 4.0 \text{ V}$		fmck/6		fmck/6		fмск/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		4.0		1.3		0.6	Mbps
				$V \le V_{DD} < 4.0 \text{ V},$ $V \le V_{b} \le 2.7 \text{ V}$		fmck/6		fmck/6		fmck/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note \ 3}$		4.0		1.3		0.6	Mbps
			٧,	$3 \text{ V } (2.4 \text{ V}^{\text{Note 4}}) \le \text{V}_{\text{DD}} < 3.3$ $3 \text{ V } \le \text{V}_{\text{b}} \le 2.0 \text{ V}$		fMCK/6 Note s1, 2		fMCK/6 Notes 1, 2		fMCK/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note \ 3}$		4.0		1.3		0.6	Mbps

- Notes 1. Transfer rate in SNOOZE mode is 4800 bps only.
 - 2. Use it with $V_{DD} \ge V_b$.
 - 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz ($2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$)

16 MHz $(2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V})$

LS (low-speed main) mode: 8 MHz (1.8 V \leq V_{DD} \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq V_{DD} \leq 5.5 V)

4. Condition in the HS (high-speed main) mode

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vpb tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For Vih and Vil, see the DC characteristics with TTL input buffer selected.

Remarks 1. V_b[V]: Communication line voltage

- **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)
- 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	, ,	h-speed Mode	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Trans mission	4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V		Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate $(C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V})$		2.8 ^{Note 2}		2.8 ^{Note 2}		2.8 ^{Note 2}	Mbps
			2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V		Note 3		Note 3		Note 3	bps
			Theoretical value of the maximum transfer rate $(C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V})$		1.2 ^{Note 4}		1.2 ^{Note 4}		1.2 ^{Note 4}	Mbps
			1.8 V (2.4 V ^{Note 8}) \leq V _{DD} $<$ 3.3 V, 1.6 V \leq V _b \leq 2.0 V		Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate $(C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V})$		0.43 ^{Note 7}		0.43 ^{Note 7}		0.43 ^{Note 7}	Mbps

Notes 1. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when $4.0~\text{V} \le \text{V}_{DD} \le 5.5~\text{V}$ and $2.7~\text{V} \le \text{V}_{b} \le 4.0~\text{V}$

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.2}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 1** above to calculate the maximum transfer rate under conditions of the customer.
- **3.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq VDD < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- **5.** Use it with $V_{DD} \ge V_b$.



Notes 6. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V (2.4 $V^{Note~8}$) \leq V_{DD} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{1.5}{V_b})\} \times 3} [bps]$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$


- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 7. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 6** above to calculate the maximum transfer rate under conditions of the customer.
- 8. Condition in the HS (high-speed main) mode


Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





- **Remarks 1.** $R_b[\Omega]$: Communication line (TxDq) pull-up resistance, $C_b[F]$: Communication line (TxDq) load capacitance, $V_b[V]$: Communication line voltage
 - 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)
 - 3. fMCK: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(6) Communication at different potential (2.5 V, 3 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (high	•	,	v-speed Mode	,	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t ксү1	tkcy1 ≥ 2/fcLk	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$	200		1150		1150		ns
			$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 20 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	300		1150		1150		ns
SCKp high-level width	tкн1	4.0 V ≤ V _{DD} ≤ 5 C _b = 20 pF, R _b	$0.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ = 1.4 kΩ	tксү1/2 — 50		tксү1/2 — 50		tkcy1/2 - 50		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b = 4.$	$0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ = 2.7 kΩ	tксу1/2 — 120		tксү1/2 — 120		tkcy1/2 – 120		ns
SCKp low-level width	t _{KL1}	$4.0 \text{ V} \le \text{V}_{DD} \le 5$ $C_b = 20 \text{ pF}, R_b = 100 \text{ pF}$.5 V, 2.7 V \leq V _b \leq 4.0 V, = 1.4 kΩ	tксу1/2 —		tксү1/2 — 50		tkcy1/2 - 50		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b = 4.$	0 V, 2.3 V \leq V _b \leq 2.7 V, = 2.7 kΩ	tксү1/2 —		tксү1/2 — 50		tkcy1/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 1}	tsıĸ1	4.0 V ≤ V _{DD} ≤ 5 C _b = 20 pF, R _b	.5 V, 2.7 V ≤ V _b ≤ 4.0 V, = 1.4 kΩ	58		479		479		ns
		2.7 V ≤ V _{DD} < 4. C _b = 20 pF, R _b	$0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ = 2.7 kΩ	121		479		479		ns
SIp hold time (from SCKp↑) ^{Note 1}	t KSI1	4.0 V ≤ V _{DD} ≤ 5 C _b = 20 pF, R _b	.5 V, 2.7 V \leq V _b \leq 4.0 V, = 1.4 kΩ	10		10		10		ns
		2.7 V ≤ V _{DD} < 4. C _b = 20 pF, R _b	$0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ = 2.7 kΩ	10		10		10		ns
Delay time from SCKp↓ to	tkso1	4.0 V ≤ V _{DD} ≤ 5 C _b = 20 pF, R _b	.5 V, 2.7 V \leq V _b \leq 4.0 V, = 1.4 kΩ		60		60		60	ns
SOp output ^{Note 1}		2.7 V ≤ V _{DD} < 4. C _b = 20 pF, R _b	$0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ = 2.7 kΩ		130		130		130	ns
SIp setup time (to SCKp↓) ^{Note 2}	tsıĸ1	4.0 V ≤ V _{DD} ≤ 5 C _b = 20 pF, R _b	.5 V, 2.7 V ≤ V _b ≤ 4.0 V, = 1.4 kΩ	23		110		110		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b = 1.$	0 V, 2.3 V \leq V _b \leq 2.7 V, = 2.7 kΩ	33		110		110		ns
SIp hold time (from SCKp↓) ^{Note 2}	t _{KSI1}	4.0 V ≤ V _{DD} ≤ 5 C _b = 20 pF, R _b	$0.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ = 1.4 kΩ	10		10		10		ns
		2.7 V ≤ V _{DD} < 4. C _b = 20 pF, R _b	0 V, 2.3 V \leq V _b \leq 2.7 V, = 2.7 kΩ	10		10		10		ns
Delay time from SCKp↑ to	tkso1	4.0 V ≤ V _{DD} ≤ 5 C _b = 20 pF, R _b	$0.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ = 1.4 kΩ		10		10		10	ns
SOp output ^{Note 2}		2.7 V ≤ V _{DD} < 4. C _b = 20 pF, R _b	$0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ = 2.7 kΩ		10		10		10	ns

(Notes, Caution and Remarks are listed on the next page.)

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

 n: Channel number (mn = 00))
 - **4.** This specification is valid only when CSI00's peripheral I/O redirect function is not used.

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	bol Conditions		, ,	h-speed Mode	,	/-speed Mode	-	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fcLk	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$	300		1150		1150		ns
			$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	500		1150		1150		ns
			$\begin{array}{l} 1.8 \; V \; (2.4 \; V^{\text{Note 1}}) \leq V_{\text{DD}} < 3.3 \\ V, \\ 1.6 \; V \leq V_{\text{b}} \leq 1.8 \; V^{\text{Note 2}}, \\ C_{\text{b}} = 30 \; \text{pF}, \; R_{\text{b}} = 5.5 \; \text{k}\Omega \end{array}$	1150		1150		1150		ns
SCKp high-level width	t _{KH1}	$4.0 \text{ V} \le \text{V}_{DD} \le$ $C_b = 30 \text{ pF}, \text{ R}$	5.5 V, 2.7 V \leq V _b \leq 4.0 V, N _b = 1.4 kΩ	tkcy1/2 – 75		tксү1/2 — 75		tксү1/2 — 75		ns
		2.7 V ≤ V _{DD} < C _b = 30 pF, R	$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $t_b = 2.7 \text{ k}\Omega$	tkcy1/2 – 170		txcy1/2 — 170		tксүз/2 — 170		ns
		1.8 V (2.4 V ^{No} 1.6 V \leq V _b \leq 2 C _b = 30 pF, R	•	tkcy1/2 – 458		tkcy1/2 - 458		tkcy1/2 – 458		ns
SCKp low-level width	t _{KL1}	$4.0 \text{ V} \le \text{V}_{DD} \le$ $C_b = 30 \text{ pF}, \text{ R}$	$5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $d_b = 1.4 \text{ k}\Omega$	tkcy1/2 – 12		tксү1/2 — 50		tксү1/2 — 50		ns
		$2.7 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF, R}$	$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $d_b = 2.7 \text{ k}Ω$	tkcy1/2 – 18		tксү1/2 — 50		tксү1/2 — 50		ns
		1.8 V (2.4 V ^{NO} 1.6 V \leq V _b \leq 2 C _b = 30 pF, R	•	tkcy1/2 – 50		tkcy1/2 – 50		tkcy1/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 3}	tsıĸ1	4.0 V ≤ V _{DD} ≤ C _b = 30 pF, R	$5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $\text{R}_b = 1.4 \text{ k}\Omega$	81		479		479		ns
		$2.7 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF, R}$	$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $d_b = 2.7 \text{ k}\Omega$	177		479		479		ns
		1.8 V (2.4 V ^{NO} 1.6 V \leq V _b \leq 2 C _b = 30 pF, R		479		479		479		ns
SIp hold time (from SCKp↑) ^{Note 3}	tksi1	4.0 V ≤ V _{DD} ≤ C _b = 30 pF, R	$5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $c_b = 1.4 \text{ k}\Omega$	19		19		19		ns
		2.7 V ≤ V _{DD} < C _b = 30 pF, R	$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $R_b = 2.7 \text{ k}Ω$	19		19		19		ns
		1.8 V (2.4 V ^{NO} 1.6 V \leq V _b \leq 2 C _b = 30 pF, R	·	19		19		19		ns
Delay time from SCKp↓ to	tkso1	4.0 V ≤ V _{DD} ≤ C _b = 30 pF, R	$5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $d_b = 1.4 \text{ k}\Omega$		100		100		100	ns
SOp output ^{Note 3}		2.7 V ≤ V _{DD} < C _b = 30 pF, R	$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $k_b = 2.7 \text{ k}Ω$		195		195		195	ns
		1.8 V (2.4 V ^{NO} 1.6 V \leq V _b \leq 2 C _b = 30 pF, R	·		483		483		483	ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$


Parameter	Symbol	Conditions	` `	h-speed Mode	,	v-speed Mode	LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note 4}	tsıĸ1	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$	44		110		110		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	44		110		110		ns
		$\begin{split} 1.8 \ V \ & (2.4 \ V^{\text{Note 1}}) \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ & V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \\ C_{\text{b}} = 30 \ & \text{pF}, \ R_{\text{b}} = 5.5 \ k\Omega \end{split}$	110		110		110		ns
SIp hold time (from SCKp↓) ^{Note 4}	t KSI1	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 1.4 \text{ k}\Omega$	19		19		19		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	19		19		19		ns
		$\begin{split} 1.8 \ V \ & (2.4 \ V^{\text{Note 1}}) \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ & V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \\ C_{\text{b}} = 30 \ & \text{pF}, \ R_{\text{b}} = 5.5 \ k\Omega \end{split}$	19		19		19		ns
Delay time from SCKp↑ to	tkso1	$ 4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, $ $ C_b = 30 \text{ pF}, \ R_b = 1.4 \text{ k}\Omega $		25		25		25	ns
SOp output ^{Note 4}		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$		25		25		25	ns
		$\begin{split} 1.8 \ V \ & (2.4 \ V^{\text{Note 1}}) \leq V_{\text{DD}} < 3.3 \ V, \\ 1.6 \ & V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \\ C_{\text{b}} = 30 \ & \text{pF}, \ R_{\text{b}} = 5.5 \ k\Omega \end{split}$		25		25		25	ns

Notes 1. Condition in HS (high-speed main) mode


- 2. Use it with $V_{DD} \ge V_b$.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- 4. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


Simplified SPI (CSI) mode connection diagram (during communication at different potential)



Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. R_b[Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage

- 2. p: CSI number (p = 00), m: Unit number, n: Channel number (mn = 00), g: PIM and POM number (g = 0, 1)
- fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$


Parameter	Symbol	Cor	nditions	HS (hig main)	h-speed Mode	,	v-speed Mode	LV (low- main)	•	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tkcy2	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$	20 MHz < fмск	12/fмск		_		_		ns
time ^{Note 1}		2.7 V ≤ V _b ≤	8 MHz < f _{MCK} ≤ 20 MHz	10/fмск		_		_		ns
		4.0 V	4 MHz < f _{MCK} ≤ 8 MHz	8/fмск		16/fмск		_		ns
			fмck ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		2.7 V ≤ V _{DD} < 4.0 V,	20 MHz < f _{MCK}	16/fмск		_		_		ns
		2.3 V ≤ V _b ≤	16 MHz < fмск ≤ 20 MHz	14/fмск		_		_		ns
		2.7 V	8 MHz < f _{MCK} ≤ 16 MHz	12/fмск		_		_		ns
			4 MHz < f _{MCK} ≤ 8 MHz	8/fмск		16/fмск		_		ns
			fмck ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		1.8 V (2.4 V ^{Note 2}) ≤	20 MHz < fmck	36/fмск		_		_		ns
		V _{DD} < 3.3 V,	16 MHz < fмск ≤ 20 MHz	32/fмск		_		_		ns
		1.6 $V \le V_b \le$ 2.0 $V^{\text{Note 3}}$	8 MHz < f _{MCK} ≤ 16 MHz	26/fмск		_		_		ns
		2.0 V	4 MHz < f _{MCK} ≤ 8 MHz	16/fмск		16/fмск		_		ns
			fмcк ≤ 4 MHz	10/fмск		10/fмск		10/fмск		ns
SCKp high- /low-level width	tkH2,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 2$	$2.7 \text{ V} \le V_b \le 4.0 \text{ V}$	tксү2/2 - 12		tксү2/2 - 50		tkcy2/2 - 50		ns
		2.7 V ≤ V _{DD} < 4.0 V,	2.3 V ≤ V _b ≤ 2.7 V	tkcy2/2 - 18		tксү2/2 - 50		tkcy2/2 - 50		ns
		1.8 V $(2.4 \text{ V}^{\text{Note 2}}) \le V$ 1.6 V $\le V_b \le 2.0 \text{ V}^{\text{Note 3}}$		tkcy2/2 - 50		tксү2/2 - 50		tkcy2/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 4}	tsık2	4.0 V ≤ V _{DD} ≤ 5.5 V, 2	2.7 V ≤ V _b ≤ 4.0 V	1/fмcк + 20		1/fмск + 30		1/fмcк + 30		ns
- 117		2.7 V ≤ V _{DD} < 4.0 V,	2.3 V ≤ V _b ≤ 2.7 V	1/fмcк + 20		1/fмcк + 30		1/fмcк + 30		ns
		1.8 V $(2.4 \text{ V}^{\text{Note 2}}) \le \text{V}$ 1.6 V $\le \text{V}_{\text{b}} \le 2.0 \text{ V}^{\text{Note}}$		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
Slp hold time (from	tksi2	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, 2$	2.7 V ≤ V _b ≤ 4.0 V	1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
SCKp↑) ^{Note 5}		2.7 V ≤ V _{DD} < 4.0 V,	2.3 V ≤ V _b ≤ 2.7 V	1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
		1.8 V $(2.4 \text{ V}^{\text{Note 2}}) \le V$ 1.6 V $\le V_b \le 2.0 \text{ V}^{\text{Note}}$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to	t KSO2	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \Sigma$ $C_b = 30 \text{ pF}, R_b = 1.4$			2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
SOp output ^{Note 6}		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 2.7$	- ,		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$\begin{array}{c} 1.8 \; \text{V} \; (2.4 \; \text{V}^{\text{Note 2}}) \leq \text{V} \\ 1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V}^{\text{Note}} \\ \text{C}_{\text{b}} = 30 \; \text{pF}, \; \text{R}_{\text{b}} = 5.5 \end{array}$	e 3 _,		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)


- Notes 1. Transfer rate in SNOOZE mode: MAX. 1 Mbps
 - 2. Condition in HS (high-speed main) mode
 - **3.** Use it with $V_{DD} \ge V_b$.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **5.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **6.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


Simplified SPI (CSI) mode connection diagram (during communication at different potential)



Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. $R_b[\Omega]$: Communication line (SOp) pull-up resistance, $C_b[F]$: Communication line (SOp) load capacitance, $V_b[V]$: Communication line voltage

- 2. p: CSI number (p = 00), m: Unit number, n: Channel number (mn = 00), g: PIM and POM number (g = 0, 1)
- fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn) m: Unit number, n: Channel number (mn = 00))

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I^2C mode) (1/2) (T_A = -40 to +85°C, 1.8 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	, -	h-speed Mode	-	v-speed) Mode	-	/-voltage) Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $C_{b} = 50 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$		1000 Note 1		300 ^{Note 1}		300 ^{Note 1}	kHz
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 50 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$		1000 Note 1		300 ^{Note 1}		300 ^{Note 1}	kHz
		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $C_{b} = 100 \text{ pF}, R_{b} = 2.8 \text{ k}\Omega$		400 ^{Note 1}		300 ^{Note 1}		300 ^{Note 1}	kHz
		2.7 V \leq V _{DD} $<$ 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 100 pF, R _b = 2.7 k Ω		400 ^{Note 1}		300 ^{Note 1}		300 ^{Note 1}	kHz
		$\begin{aligned} &1.8 \text{ V } (2.4 \text{ V}^{\text{Note 2}}) \leq \text{V}_{\text{DD}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}}, \\ &\text{C}_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned}$		300 ^{Note 1}		300 ^{Note 1}		300 ^{Note 1}	kHz
Hold time when SCLr = "L"	tLOW	$ 4.0 \ V \le V_{DD} \le 5.5 \ V, $ $ 2.7 \ V \le V_b \le 4.0 \ V, $ $ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega $	475		1550		1550		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 50 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	475		1550		1550		ns
		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $C_{b} = 100 \text{ pF}, R_{b} = 2.8 \text{ k}\Omega$	1150		1550		1550		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 100 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	1150		1550		1550		ns
		$ \begin{aligned} &1.8 \text{ V } (2.4 \text{ V}^{\text{Note 2}}) \leq \text{V}_{\text{DD}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	1550		1550		1550		ns
Hold time when SCLr = "H"	tніgн	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $C_{b} = 50 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	245		610		610		ns
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 50 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	200		610		610		ns
		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $C_{b} = 100 \text{ pF}, R_{b} = 2.8 \text{ k}\Omega$	675		610		610		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 100 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega $	600		610		610		ns
		$\begin{array}{c} 1.8 \text{ V } (2.4 \text{ V}^{\text{Note 2}}) \leq \text{V}_{\text{DD}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}}, \\ C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{array}$	610		610		610		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I^2C mode) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$


Parameter	Symbol	Conditions	HS (high main)	•	LS (low main)	•	LV (low- main)	•	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$ 4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega $	1/f _{MCK} + 135 ^{Note 4}		1/f _{MCK} + 190 ^{Note 4}		1/f _{MCK} + 190 ^{Note 4}		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 50 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega $	1/f _{MCK} + 135 ^{Note 4}		1/f _{MCK} + 190 ^{Note 4}		1/f _{MCK} + 190 ^{Note 4}		ns
		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $C_{b} = 100 \text{ pF}, R_{b} = 2.8 \text{ k}\Omega$	1/f _{MCK} + 190 ^{Note 4}		1/f _{MCK} + 190 ^{Note 4}		1/f _{MCK} + 190 ^{Note 4}		ns
		$ 2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V}, \\ C_b = 100 \text{ pF}, R_b = 2.7 \text{ k}\Omega $	1/f _{MCK} + 190 ^{Note 4}		1/f _{MCK} + 190 ^{Note 4}		1/f _{MCK} + 190 ^{Note 4}		ns
		$ \begin{aligned} &1.8 \text{ V } (2.4 \text{ V}^{\text{Note 2}}) \leq \text{V}_{\text{DD}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	1/f _{MCK} + 190 ^{Note 4}		1/f _{MCK} + 190 ^{Note 4}		1/f _{MCK} + 190 ^{Note 4}		ns
Data hold time (transmission)	thd:dat	$ 4.0 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega $	0	305	0	305	0	305	ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 50 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega $	0	305	0	305	0	305	ns
		$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$ $C_{b} = 100 \text{ pF}, R_{b} = 2.8 \text{ k}\Omega$	0	355	0	355	0	355	ns
			0	355	0	355	0	355	ns
		$ \begin{aligned} &1.8 \text{ V } (2.4 \text{ V}^{\text{Note 2}}) \leq \text{V}_{\text{DD}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	0	405	0	405	0	405	ns

- Notes 1. The value must also be equal to or less than fmck/4.
 - 2. Condition in HS (high-speed main) mode
 - 3. Use it with $V_{DD} \ge V_b$.
 - 4. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R_b[Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - **2.** r: IIC number (r = 00, 10), g: PIM, POM number (g = 0, 1)
 - fmck: Serial array unit operation clock frequency(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).m: Unit number, n: Channel number (mn = 00, 02))

32.5.2 Serial interface IICA

(1) I²C standard mode (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	bol Conditions	` `	h-speed Mode	`	v-speed Mode	`	r-voltage Mode	Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock	fscL	Normal	2.7 V ≤ V _{DD} ≤ 5.5 V	0	100	0	100	0	100	kHz
frequency		mode: fclκ ≥ 1 MHz	$1.8 \text{ V } (2.4 \text{ V}^{\text{Note 3}}) \le V_{\text{DD}} \le 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.6 V ≤ V _{DD} ≤ 5.5 V	_	-	-	1	0	100	kHz
Setup time of	tsu:sta	2.7 V ≤ V _{DD} :	≤ 5.5 V	4.7		4.7		4.7		μs
restart condition		1.8 V (2.4 V	$1.8 \text{ V } (2.4 \text{ V}^{\text{Note 3}}) \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$			4.7		4.7		μs
		1.6 V ≤ V _{DD} :	≤ 5.5 V	_	_	_	_	4.7		μs
Hold time ^{Note 1}	thd:STA	2.7 V ≤ V _{DD} :	≤ 5.5 V	4.0		4.0		4.0		μs
		1.8 V (2.4 V	Note 3) ≤ V _{DD} ≤ 5.5 V	4.0		4.0		4.0		μs
		1.6 V ≤ V _{DD} :	≤ 5.5 V	_	_	_	_	4.0		μs
Hold time when	tLOW	2.7 V ≤ V _{DD} :	≤ 5.5 V	4.7		4.7		4.7		μs
SCLA0 = "L"		1.8 V (2.4 V	Note 3) ≤ V _{DD} ≤ 5.5 V	4.7		4.7		4.7		μs
		1.6 V ≤ V _{DD} :	≤ 5.5 V	_	_	_	_	4.7		μs
Hold time when	t HIGH	2.7 V ≤ V _{DD} :	≤ 5.5 V	4.0		4.0		4.0		μs
SCLA0 = "H"		1.8 V (2.4 V	Note 3) ≤ V _{DD} ≤ 5.5 V	4.0		4.0		4.0		μs
		1.6 V ≤ V _{DD} :	≤ 5.5 V	_	_	_	_	4.0		μs

(Notes, Caution and Remark are listed on the next page.)

(1) I²C standard mode (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	` `	h-speed Mode	main) Mode		LV (low- main)	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time	tsu:dat	2.7 V ≤ V _{DD} ≤ 5.5 V	250		250		250		ns
(reception)		$1.8 \text{ V } (2.4 \text{ V}^{\text{Note 3}}) \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	250		250		250		ns
		1.6 V ≤ V _{DD} ≤ 5.5 V	ı	_	_	_	250		ns
Data hold time	thd:dat	2.7 V ≤ V _{DD} ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
(transmission)Note 2		$1.8 \text{ V } (2.4 \text{ V}^{\text{Note 3}}) \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	μs
		1.6 V ≤ V _{DD} ≤ 5.5 V	1	_	_	_	0	3.45	μs
Setup time of stop	tsu:sto	2.7 V ≤ V _{DD} ≤ 5.5 V	4.0		4.0		4.0		μs
condition		$1.8 \text{ V} (2.4 \text{ V}^{\text{Note 3}}) \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	4.0		4.0		4.0		μs
		1.6 V ≤ V _{DD} ≤ 5.5 V	1	_	_	_	4.0		μs
Bus-free time	t BUF	2.7 V ≤ V _{DD} ≤ 5.5 V	4.7		4.7		4.7		μs
		$1.8 \text{ V } (2.4 \text{ V}^{\text{Note 3}}) \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$	4.7		4.7		4.7		μs
		1.6 V ≤ V _{DD} ≤ 5.5 V	-	_	_	_	4.7		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of thd:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.
- 3. Condition in HS (high-speed main) mode

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 k Ω

(2) I2C fast mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	C	Conditions	` `	h-speed Mode	,	v-speed Mode	,	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode: fclk	2.7 V ≤ V _{DD} ≤ 5.5 V	0	400	0	400	0	400	kHz
		≥ 3.5 MHz	1.8 V (2.4 V ^{Note 3}) ≤ V _{DD} ≤ 5.5 V	0	400	0	400	0	400	kHz
Setup time of	tsu:sta	2.7 V ≤ V _{DD}	≤ 5.5 V	0.6		0.6		0.6		μs
restart condition		1.8 V (2.4 V	$^{\text{Note }3}$) \leq $^{\text{V}}$ DD \leq 5.5 $^{\text{V}}$	0.6		0.6		0.6		μs
Hold time ^{Note 1}	thd:STA	2.7 V ≤ V _{DD} ≤ 5.5 V		0.6		0.6		0.6		μs
		$1.8 \text{ V } (2.4 \text{ V}^{\text{Note 3}}) \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		0.6		0.6		0.6		μs
Hold time when	tLOW	2.7 V ≤ V _{DD}	≤ 5.5 V	1.3		1.3		1.3		μs
SCLA0 ="L"		1.8 V (2.4 V	$^{\text{Note }3}$) \leq $V_{\text{DD}} \leq 5.5 \text{ V}$	1.3		1.3		1.3		μs
Hold time when	tніGн	2.7 V ≤ V _{DD}	≤ 5.5 V	0.6		0.6		0.6		μs
SCLA0 ="H"		1.8 V (2.4 V	$^{\text{Note 3}}$) \leq $^{\text{VDD}} \leq 5.5 \text{ V}$	0.6		0.6		0.6		μs
Data setup time	tsu:dat	2.7 V ≤ V _{DD}	≤ 5.5 V	100		100		100		ns
(reception)		1.8 V (2.4 V	$^{\text{Note 3}}$) \leq $^{\text{V}}$ DD \leq 5.5 $^{\text{V}}$	100		100		100		ns
Data hold time	thd:dat	2.7 V ≤ V _{DD}	≤ 5.5 V	0	0.9	0	0.9	0	0.9	μs
(transmission)Note 2		1.8 V (2.4 V	$^{\text{Note 3}}$) \leq $^{\text{V}}$ DD \leq 5.5 $^{\text{V}}$	0	0.9	0	0.9	0	0.9	μs
Setup time of stop	tsu:sto	2.7 V ≤ V _{DD}	≤ 5.5 V	0.6		0.6		0.6		μs
condition		1.8 V (2.4 V	$^{\text{Note 3}}) \le V_{\text{DD}} \le 5.5 \text{ V}$	0.6		0.6		0.6		μs
Bus-free time	t BUF	2.7 V ≤ V _{DD}	≤ 5.5 V	1.3		1.3		1.3		μs
		1.8 V (2.4 V	$^{\text{Note 3}}) \le V_{\text{DD}} \le 5.5 \text{ V}$	1.3		1.3		1.3		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

3. Condition in HS (high-speed main) mode

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: C_b = 320 pF, R_b = 1.1 k Ω

^{2.} The maximum value (MAX.) of thd:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

(3) I2C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		, ,	h-speed Mode	-	/-speed Mode	,	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fclk ≥ 10 MHz	2.7 V ≤ V _{DD} ≤ 5.5 V	0	1000	-	-	-	-	kHz
Setup time of restart condition	tsu:sta	2.7 V ≤ V _{DD} ≤	≤5.5 V	0.26		-	-	-	-	
Hold time ^{Note 1}	thd:sta	2.7 V ≤ V _{DD} ≤	2.7 V ≤ V _{DD} ≤ 5.5 V			_		_		μs
Hold time when SCLA0 ="L"	tLOW	2.7 V ≤ V _{DD} ≤ 5.5 V		0.5		-		_		μs
Hold time when SCLA0 ="H"	tнісн	2.7 V ≤ V _{DD} ≤	≤5.5 V	0.26		-	_	-	_	μs
Data setup time (reception)	tsu:dat	2.7 V ≤ V _{DD} ≤	≤ 5.5 V	50		-	_	-	_	ns
Data hold time (transmission)Note 2	thd:dat	2.7 V ≤ V _{DD} ≤	≤ 5.5 V	0	0.45	-	_	-	_	μs
Setup time of stop condition	tsu:sto	2.7 V ≤ V _{DD} ≤	≤ 5.5 V	0.26		-	_	-	_	μs
Bus-free time	t BUF	2.7 V ≤ V _{DD} ≤	≤ 5.5 V	0.5		-	_	-	_	μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of thd:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IoH1, IoL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: C_b = 120 pF, R_b = 1.1 k Ω

IICA serial transfer timing




32.5.3 Smart card interface (SMCI)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	Fast Mode	e Plus	Unit	
			MIN.	MAX.		
SCCLKn clock frequency	fscclk	2.7 V ≤ V _{DD} ≤ 5.5 V	Complies with the	6	MHz	
		2.4 V ≤ V _{DD} ≤ 5.5 V	ISO/IEC 7816-3 standards		4	
		1.8 V ≤ V _{DD} ≤ 5.5 V		2		
		1.6 V ≤ V _{DD} ≤ 5.5 V		1		
SCCLKn high-/low-level width	tsch, tscl	4.0 V ≤ V _{DD} ≤ 5.5 V	1/(fscclk × 2) - 12		ns	
		2.7 V ≤ V _{DD} ≤ 5.5 V	1/(fscclk × 2) - 18			
		2.4 V ≤ V _{DD} ≤ 5.5 V	1/(fscclk × 2) - 38			
		1.8 V ≤ V _{DD} ≤ 5.5 V	1/(fscclk × 2) - 50			
		1.6 V ≤ V _{DD} ≤ 5.5 V	1/(fscclk × 2) - 100			

Remark n: Channel number (n = 0, 1)

SMCI timing



32.6 Analog Characteristics

32.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Reference Voltage Input channel	Reference voltage (+) = AVREFP Reference voltage (–) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = Vss	Reference voltage (+) = VBGR Reference voltage (–) = AVREFM
ANIO, ANI1	_	See 32.6.1 (2) .	See 32.6.1 (3) .
ANI16, ANI17	See 32.6.1 (1) .		
Internal reference voltage Temperature sensor output	See 32.6.1 (1) .		-
voltage			

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pins: ANI16, ANI17, internal reference voltage, and temperature sensor output voltage

(T_A = -40 to +85°C, 1.6 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V, Reference voltage (+) = AV_{REFP}, Reference voltage (-) = AV_{REFM} = 0 V)

Parameter	Symbol	C	conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V		1.2	±5.0	LSB
		AV _{REFP} = V _{DD} Note 3	1.6 V ≤ AV _{REFP} ≤ 5.5 V ^{Note 4}		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	3.6 V ≤ V _{DD} ≤ 5.5 V	2.125		39	μs
		Target pin:	2.7 V ≤ V _{DD} ≤ 5.5 V	3.1875		39	μs
		ANI16, ANI17	1.8 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
			1.6 V ≤ V _{DD} ≤ 5.5 V	57		95	μs
		10-bit resolution Target pin: Internal	3.6 V ≤ V _{DD} ≤ 5.5 V	2.375		39	μs
			2.7 V ≤ V _{DD} ≤ 5.5 V	3.5625		39	μs
		reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	2.4 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±0.35	%FSR
		AV _{REFP} = V _{DD} Note 3	1.6 V ≤ AV _{REFP} ≤ 5.5 V ^{Note 4}			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) 10-bit resolution AV _{REFP} = V _{DD} Note 3 10-bit resolution AV _{REFP} = V _{DD} Note 3 10-bit resolution AV _{REFP} = V _{DD} Note 3 10-bit resolution AV _{REFP} = V _{DD} Note 3 10-bit resolution AV _{REFP} = V _{DD} Note 3 10-bit resolution AV _{REFP} = V _{DD} Note 3 10-bit resolution AV _{REFP} = V _{DD} Note 3	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±0.35	%FSR
		AV _{REFP} = V _{DD} Note 3	1.6 V ≤ AV _{REFP} ≤ 5.5 V ^{Note 4}			±0.60	%FSR
Integral linearity errorNote 1	ILE	10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±3.5	LSB
		AV _{REFP} = V _{DD} Note 3	1.6 V ≤ AV _{REFP} ≤ 5.5 V ^{Note 4}			±6.0	LSB
Differential linearity error ^{Note 1}	DLE	-	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±2.0	LSB
		AV _{REFP} = V _{DD} Note 3	1.6 V ≤ AV _{REFP} ≤ 5.5 V ^{Note 4}			±2.5	LSB
Analog input voltage	VAIN	ANI16, ANI17		0		AVREFP	V
		Internal reference volt (2.4 V ≤ V _{DD} ≤ 5.5 V, I	tage HS (high-speed main) mode))		V _{BGR} Note 5		V
		Temperature sensor of (2.4 V ≤ V _{DD} ≤ 5.5 V,	output voltage HS (high-speed main) mode))	V _{TMPS25} Note 5		V	

(Notes are listed on the next page.)

- Notes 1. Excludes quantization error (±1/2 LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - **3.** When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 4 LSB to the MAX. value when AV_{REFP} = V_{DD}. Zero-scale error/Full-scale error: Add $\pm 0.2\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}. Integral linearity error/ Differential linearity error: Add ± 2 LSB to the MAX. value when AV_{REFP} = V_{DD}.

- **4.** Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).
- 5. See 32.6.2 Temperature sensor/internal reference voltage characteristics.

(2) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{SS} (ADREFM = 0), target pins: ANI0, ANI1, ANI16, ANI17, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}, \text{Reference voltage (+)} = V_{DD}, \text{Reference voltage (-)} = V_{SS})$

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall errorNotes 1, 2	AINL	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V		1.2	±7.0	LSB
			1.6 V ≤ V _{DD} ≤ 5.5 V ^{Note 3}		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	3.6 V ≤ V _{DD} ≤ 5.5 V	2.125		39	μs
		Target pin:	2.7 V ≤ V _{DD} ≤ 5.5 V	3.1875		39	μs
		ANI0, ANI1, ANI16, ANI17 ^{Note 3}	1.8 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
		7 4 4 1 0, 7 4 4 1 1 7	1.6 V ≤ V _{DD} ≤ 5.5 V	57		95	μs
		10-bit resolution	3.6 V ≤ V _{DD} ≤ 5.5 V	2.375		39	μs
		Target pin: Internal	2.7 V ≤ V _{DD} ≤ 5.5 V	3.5625		39	μs
	output voltage (HS (high-speed n mode)	temperature sensor output voltage (HS (high-speed main)	2.4 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
			1.6 V ≤ V _{DD} ≤ 5.5 V ^{Note 3}			±0.85	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
			1.6 V ≤ V _{DD} ≤ 5.5 V ^{Note 3}			±0.85	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±4.0	LSB
			1.6 V ≤ V _{DD} ≤ 5.5 V ^{Note 3}			±6.5	LSB
Differential linearity error Note	DLE	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±2.0	LSB
1			$1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}^{\text{Note 3}}$			±2.5	LSB
Analog input voltage	VAIN	ANI0, ANI1, ANI16, AN	117	0		VDD	V
		Internal reference voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode))			V _{BGR} Note 4		V
		Temperature sensor output voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode))			V _{TMPS25} Note 4		

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Values when the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 4. See 32.6.2 Temperature sensor/internal reference voltage characteristics.

(3) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pins: ANI0, ANI16, ANI17

(TA = -40 to +85°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, Reference voltage (+) = V_{BGR}^{Note 3}, Reference voltage (-) = AV_{REFM}^{Note 4} = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
Integral linearity errorNote 1	ILE	8-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±1.0	LSB
Analog input voltage	Vain			0		V _{BGR} Note 3	V

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. See 32.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (–) = V_{SS} , the MAX. values are as follows. Zero-scale error: Add $\pm 0.35\%$ FSR to the AV_{REFM} MAX. value. Integral linearity error: Add ± 0.5 LSB to the AV_{REFM} MAX. value. Differential linearity error: Add ± 0.2 LSB to the AV_{REFM} MAX. value.

32.6.2 Temperature sensor/internal reference voltage characteristics

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V _{TMPS25}	ADS register = 80H, T _A = +25°C		1.05		V
Internal reference output voltage	V _{BGR}	ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	Fvтмps	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

32.6.3 Comparator characteristics

(T_A = -40 to +85°C, 1.6 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Со	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	Ivref			0		V _{DD} – 1.4	٧
	Ivcmp			-0.3		V _{DD} + 0.3	٧
Output delay	td	V _{DD} = 3.0 V Input slew rate > 50 mV/μs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mod window mode	le,	0.66V _{DD}	0.76V _{DD}	0.86V _{DD}	٧
Low-electric-potential reference voltage	VTW-	Comparator high-speed mod window mode	le,	0.14V _{DD}	0.24V _{DD}	0.34V _{DD}	V
Operation stabilization wait time	tсмР			100			μs
Internal reference output voltage ^{Note}	V _{BGR}	2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high	n-speed main) mode	1.38	1.45	1.50	V


Note Cannot be used in LS (low-speed main) mode, LV (low-voltage main) mode, subsystem clock operation, and STOP mode.

32.6.4 POR circuit characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	When power supply rises	1.47	1.51	1.55	V
	V _{PDR}	When power supply falls	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	T _{PW}		300			μs

Note This is the time required for the POR circuit to execute a reset operation when V_{DD} falls below V_{PDR}. When the microcontroller enters STOP mode and when the main system clock (f_{MAIN}) has been stopped by setting bit 0 (HIOSTOP) and bit 7 (MSTOP) of the clock operation status control register (CSC), this is the time required for the POR circuit to execute a reset operation between when V_{DD} falls below 0.7 V and when V_{DD} rises to V_{POR} or higher.



32.6.5 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(Ta = -40 to +85°C, $V_{PDR} \le V_{DD} \le 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	V _{LVD0}	When power supply rises	3.98	4.06	4.14	V
voltage			When power supply falls	3.90	3.98	4.06	V
		V _{LVD1}	When power supply rises	3.68	3.75	3.82	V
			When power supply falls	3.60	3.67	3.74	V
		V _{LVD2}	When power supply rises	3.07	3.13	3.19	V
			When power supply falls	3.00	3.06	3.12	V
		V _{LVD3}	When power supply rises	2.96	3.02	3.08	V
			When power supply falls	2.90	2.96	3.02	V
		V _{LVD4}	When power supply rises	2.86	2.92	2.97	V
			When power supply falls	2.80	2.86	2.91	V
		V _{LVD5}	When power supply rises	2.76	2.81	2.87	V
			When power supply falls	2.70	2.75	2.81	V
		V _{LVD6}	When power supply rises	2.66	2.71	2.76	V
			When power supply falls	2.60	2.65	2.70	V
		V _{LVD7}	When power supply rises	2.56	2.61	2.66	V
			When power supply falls	2.50	2.55	2.60	V
		V _{LVD8}	When power supply rises	2.45	2.50	2.55	V
			When power supply falls	2.40	2.45	2.50	V
		V _{LVD9}	When power supply rises	2.05	2.09	2.13	V
			When power supply falls	2.00	2.04	2.08	V
		V _{LVD10}	When power supply rises	1.94	1.98	2.02	V
			When power supply falls	1.90	1.94	1.98	V
		V _{LVD11}	When power supply rises	1.84	1.88	1.91	V
			When power supply falls	1.80	1.84	1.87	V
		V _{LVD12}	When power supply rises	1.74	1.77	1.81	V
			When power supply falls	1.70	1.73	1.77	V
		V _{LVD13}	When power supply rises	1.64	1.67	1.70	V
			When power supply falls	1.60	1.63	1.66	V
Minimum pu	llse width	tıw		300			μs
Detection de	elay time					300	μs

LVD Detection Voltage of Interrupt & Reset Mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{PDR} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol		Cond	ditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	V _{LVD13}	VPOC2,	V _{POC1} , V _{POC0} = 0, 0, 0,	falling reset voltage	1.60	1.63	1.66	V
mode	V _{LVD12}		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	V _{LVD11}		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	V _{LVD4}		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage		2.80	2.86	2.91	V
	V _{LVD11}	VPOC2,	V _{POC1} , V _{POC0} = 0, 0, 1,	falling reset voltage	1.80	1.84	1.87	V
	V _{LVD10}		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	V _{LVD9}		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	V _{LVD2}		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	V _{LVD8}	VPOC2,	V _{POC1} , V _{POC0} = 0, 1, 0,	falling reset voltage	2.40	2.45	2.50	V
	V _{LVD7}		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	V _{LVD6}		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	V _{LVD1}		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	V _{LVD5}	VPOC2,	VPOC1, VPOC0 = 0, 1, 1,	falling reset voltage	2.70	2.75	2.81	V
	V _{LVD4}		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	V _{LVD3}		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
			Falling interrupt voltage	2.90	2.96	3.02	V	
	V _{LVD0}	LVIS1, LVIS0 = 0, 0 F	Rising release reset voltage	3.98	4.06	4.14	V	
				Falling interrupt voltage	3.90	3.98	4.06	V

32.6.6 Supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{DD} rising slope	SV _{DD}				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 32.4 AC Characteristics.

32.7 LCD Characteristics

32.7.1 External resistance division method

(1) Static display mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{L4}		2.0		V _{DD}	V

(2) 1/2 bias method, 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{L4}		2.7		V _{DD}	V

(3) 1/3 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{L4}		2.5		V _{DD}	V

32.7.2 Internal voltage boosting method

(1) 1/3 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{L1}	C1 to C4 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 µF ^{Note 2}	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V _{L2}	C1 to C4 ^{Note 1} =	0.47 μF	2 V _{L1} – 0.10	2 VL1	2 VL1	V
Tripler output voltage	V _{L4}	C1 to C4 ^{Note 1} = 0.47 µF		3 V _{L1} – 0.15	3 V _{L1}	3 VL1	V
Reference voltage setup timeNote 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C4 ^{Note 1} =	0.47 μF	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V_{L1} and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between V_{L4} and GND

$$C1 = C2 = C3 = C4 = 0.47 \mu F \pm 30 \%$$

- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

(2) 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{L1}	C1 to C5 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 µF ^{Note 2}	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
		VLCD = 07H VLCD = 08H	VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
Doubler output voltage	V _{L2}	C1 to C5 ^{Note 1} =	0.47 μF	2 VL1-0.08	2 VL1	2 V _{L1}	V
Tripler output voltage	V _{L3}	C1 to C5 ^{Note 1} =	0.47 μF	3 VL1-0.12	3 VL1	3 V _{L1}	V
Quadruply output voltage	V _{L4}	C1 to C5 ^{Note 1} = 0.47 µF		4 VL1-0.16	4 V _{L1}	4 V _{L1}	V
Reference voltage setup timeNote 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C5 ^{Note 1} =	0.47 μF	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V_{L1} and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between $V_{\text{\tiny L3}}$ and GND
- C5: A capacitor connected between VL4 and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \mu F \pm 30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

32.8 RAM Data Retention Characteristics


$(T_A = -40 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 ^{Note}		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.

Caution Data in RAM are not retained if the CPU operates outside the specified operating voltage range.

Therefore, place the CPU in STOP mode before the operating voltage drops below the specified range.



32.9 Flash Memory Programming Characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	1.8 V ≤ V _{DD} ≤ 5.5 V	1		24	MHz
Number of flash rewrites ^{Notes 1, 2, 3}	Cerwr	Retained for 20 years T _A = 85°C	1,000			Times

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
 - 2. When using flash memory programmer and Renesas Electronics self programming library
 - 3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.

Remark When updating data multiple times, use the flash memory as one for updating data.

32.10 Dedicated Flash Memory Programmer Communication (UART)


$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

32.11 Timing Specifications for Switching Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tнo	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and completion the baud rate setting.

Remark tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

 t_{SU} : Time to release the external reset after the TOOL0 pin is set to the low level


thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)


CHAPTER 33 PACKAGE DRAWINGS


R7F0C003M2DFB, R7F0C004M2DFB


<R>

JEITA Package Code **RENESAS Code** Previous Code MASS (TYP.) [g] P-LFQFP80-12x12-0.50 PLQP0080KB-B 0.5










NOTE)


- 1. 2. 3.
- DMENSIONS '*1' AND '*2' DO NOT INCLUDE MOLD FLASH.
 DMENSION '*3' DOES NOT INCLUDE TRIM OFFSET.
 PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE
 LOCATED WITHIN THE HATCHED AREA.
 CHAMFERS AT CORNERS ARE OPTIONAL; SIZE MAY VARY.

Reference	Dimensi	Dimension in Millimeters		
Symbol	Min	Nom	Max	
D	11.9	12.0	12.1	
E	11.9	12.0	12.1	
A2		1.4		
HD	13.8	14.0	14.2	
HE	13.8	14.0	14.2	
Α			1.7	
A1	0.05		0.15	
bp	0.15	0.20	0.27	
С	0.09		0.20	
θ	0	3.5	8"	
Ө		0.5		
×			80.0	
У			0.08	
Lp	0.45	0.6	0.75	
L1		1.0		

<R>


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU	0.53





(UNIT:mm)

ITEM	DIMENSIONS
D	12.00±0.20
Е	12.00±0.20
HD	14.00±0.20
HE	14.00±0.20
Α	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
A 3	0.25
b	0.22±0.05
С	$0.145^{+0.055}_{-0.045}$
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
θ	3°+5° -3°
е	0.50
Х	0.08
У	0.08
ZD	1.25
ZE	1.25





NOTE


Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

<R>

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LFQFP80-12x12-0.50	PLQP0080KJ-A	0.49







Reference	Dimension in Millimeters		
Symbol	Min.	Nom.	Max.
А	_	_	1.60
A ₁	0.05	_	0.15
A ₂	1.35	1.40	1.45
D	-	14.00	-
D ₁	1	12.00	1
Е	_	14.00	_
E ₁	-	12.00	-
N	_	80	_
е	_	0.50	_
b	0.17	0.22	0.27
С	0.09	_	0.20
θ	0°	3.5°	7°
L	0.45	0.60	0.75
L ₁	1	1.00	1
aaa	_	_	0.20
bbb	_	_	0.20
ccc	_	_	0.08
ddd	_	_	0.08

APPENDIX A REVISION HISTORY

A.1 Major Revisions in This Edition

(1/2)

Da	Described to	(1/2)
Page	Description	Classification
ALL	T	T
-	Modification of 3-wire serial I/O, 3-wire serial to Simplified SPI	(c)
-	Modification of CSI to Simplified SPI (CSI)	(c)
-	Modification of wait of IICA to clock stretch	(c)
CHAPTER 1 OUTLINE		_
p.2	Addition of Note 1 in 1.1 Features	(c)
p.2	Modification of Notes 1 to Notes 2 in 1.1 Features	(c)
p.2	Modification of Notes 2 to Notes 3 in 1.1 Features	(c)
p.4	Modification of Figure 1-1. Part Number, Memory Size, and Package	(d)
p.4	Modification of Table 1-1. List of Ordering Part Numbers	(d)
CHAPTER 4 PORT FUNC	CTIONS	
p.139	Addition of Note in 4.4.4 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers	(c)
CHAPTER 5 CLOCK G	EENERATOR	•
p.183	Modification of 5.4.4 Low-speed on-chip oscillator	(c)
CHAPTER 7 REAL-TIME	CLOCK 2	
p.321	Modification of description in Figure 7-7. Format of Real-time Clock Control Register 1 (RTCC1) (3/3)	(c)
p.336	Modification of Caution in 7.4.3 Reading real-time clock 2 counter	(c)
p.338	Modification of Cautions 1 in 7.4.4 Writing to real-time clock 2 counter	(c)
p.339	Modification of Remark in 7.4.4 Writing to real-time clock 2 counter	(c)
CHAPTER 11 WATCH	DOG TIMER	•
p.367	Modification of description in 11.1 Functions of Watchdog Timer	(c)
p.371	Addition of Note in Table 11-3. Setting of Overflow Time of Watchdog Timer	(c)
p.374	Modification of description in 11.4.4 Setting watchdog timer interval interrupt	(c)
p.374	Modification of Table 11-5. Setting of Watchdog Timer Interval Interrupt	(c)
CHAPTER 14 SERIAL		<u> </u>
p.432	Addition of Note in CHAPTER 14 SERIAL ARRAY UNIT	(c)
p.460	Modification of Caution in 14.3.14 Serial standby control register m (SSCm)	(c)
CHAPTER 17 LCD CON	TROLLER/DRIVER	<u> </u>
p.741	Modification of Figure 17-18. External Resistance Division Method Setting Procedure	(c)
CHAPTER 19 DMA CON		/
p.803	Addition of Note in 19.5.1 Simplified SPI (CSI) consecutive transmission	(c)
CHAPTER 22 RESET FU		/
p.857	Modification of Table 22-1. Operation Statuses During Reset Period	(c)
ı •		` '

Remark "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(2/2)

-		(212)
Page	Description	Classification
CHAPTER 25 SAFE	ETY FUNCTIONS	
p.884	Modification of 25.1 Overview of Safety Functions	(c)
p.889	Modification of 25.3.2 CRC operation function (general-purpose CRC)	(c)
p.892	Modification of 25.3.4 RAM guard function	(c)
p.893	Modification of 25.3.5 SFR guard function	(c)
CHAPTER 27 OPTI	ON BYTE	
p.905	Modification of Figure 27-1. Format of User Option Byte (000C0H/010C0H)	(c)
CHAPTER 32 ELEC	CTRICAL SPECIFICATIONS	
p.972	Modification of Note 1 and 4 in 32.3.2 Supply current characteristics	(c)
p.974	Modification of Note 1 and 5 in 32.3.2 Supply current characteristics	(c)
p.974	Deletion of Note 6 in 32.3.2 Supply current characteristics	(c)
CHAPTER 33 PACI	KAGE DRAWINGS	
p.1022	Deletion of PLQP0080KB-A	(d)
p.1022	Addition of PLQP0080KB-B	(d)
p.1023	Addition of PLQP0080KE-A	(d)
p.1024	Addition of PLQP0080KJ-A	(d)

Remark "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

A.2 Revision History of Preceding Editions

Here is the revision history of the preceding editions. Chapter indicates the chapter of each edition.

(1/9)

Edition	Description	Chapter
Rev.2.10	Modification of 1.3 Pin Configuration (Top View)	CHAPTER 1 OUTLINE
	Modification of 1.6 Outline of Functions	
	Modification of table in 2.1 Port Function	CHAPTER 2 PIN FUNCTIONS
	Modification of Table 3-3 Vector Table	CHAPTER 3 CPU
	Modification of description in 3.2.1 Control registers (1)	ARCHITECTURE
	Addition of description in 5.1 (1) Main system clock	CHAPTER 5 CLOCK
	Modification of caution 6 in Figure 5-4 Format of Clock Operation Status Control	GENERATOR
	Register (CSC)	
	Modification of remark 1 in Figure 5-11 Format of High-Speed On-Chip Oscillator	
	Trimming Register (HIOTRM)	
	Modification of description in 5.4.4 Low-speed on-chip oscillator	
	Modification of Table 5-4 Changing CPU Clock (1/2)	
	Modification of description in 5.6.7 Conditions before stopping clock oscillation	
	Modification of description in 5.7 Resonator and Oscillator Constants	
	Modification of Figure 6-57 Operation Procedure When Input Signal High-/Low-Level	CHAPTER 6 TIMER
	Width Measurement Function Is Used	ARRAY UNIT
	Modification of caution in 6.9.1 Operation as one-shot pulse output function	
	Addition of note of Table 11-4 Setting Window Open Period of Watchdog Timer	CHAPTER 11 WATCHDOG TIMER
	Modification of Figure 12-26 Setup When Using Temperature Sensor	CHAPTER 12 A/D
	Modification of Figure 12-27 Setting up Test Mode	CONVERTER
	Modification of Figure 12-31 Flowchart for Setting up SNOOZE Mode	
	Modification of note 2 in 14.2.2 Lower 8/9 bits of the serial data register mn (SDRmn)	CHAPTER 14 SERIA
	Modification of caution 4 in Figure 14-9 Format of Serial Data Register mn (SDRmn)	ARRAY UNIT
	Modification of Figure 14-18 Examples of Reverse Transmit Data	
	Modification of Figure 14-71 Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)	
	Modification of Figure 14-72 Flowchart of SNOOZE Mode Operation (Once Startup)	
	Modification of Figure 14-73 Timing Chart of SNOOZE Mode Operation (continuous	
	startup) (Type 1: DAPmn = 0, CKPmn = 0)	
	Modification of Figure 14-74 Flowchart of SNOOZE Mode Operation (Continuous	
	Startup)	
	Modification of description and addition of caution 5 in 14.6.3 SNOOZE mode function	†
	Modification of Figure 14-90 Timing Chart of SNOOZE Mode Operation (EOCm1 = 0,	†
	SSECm = 0/1)	
	Modification of Figure 14-91 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1,	†
	SSECm = 0)	
	Modification of Figure 14-92 Flowchart of SNOOZE Mode Operation (EOCm1 = 0,	1
	SSECm = 0/1 or EOCm1 = 1, SSECm = 0)	

(2/9)

	(2/9)			
Edition	Description	Chapter		
Rev.2.10	Modification of Figure 14-93 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)	CHAPTER 14 SERIAL ARRAY UNIT		
	Modification of Figure 14-94 Flowchart of SNOOZE Mode Operation (EOCm1 = 1,			
	SSECm = 1)			
	Modification of Figure 14-101 Flowchart for LIN Reception			
	Modification of description in 15.3.6 IICA low-level width setting register n (IICWLn)	CHAPTER 15 SERIAL		
	Modification of 15.5.14 Communication reservation (1)	INTERFACE IICA		
	Modification of note 2 and remark 1 in Figure 15-27 Communication Reservation			
	Protocol			
	Modification of Figure 15-29 Master Operation in Multi-Master System (1/3)			
	Modification of note and modification of Figure 15-29 Master Operation in Multi-Master			
	System (2/3)			
	Modification of Figure 15-30 Slave Operation Flowchart (1)			
	Modification of Table 20-1 Interrupt Source List	CHAPTER 20 INTERRUPT FUNCTIONS		
	Modification of description	CHAPTER 22 RESET		
	Modification of Table 22-2 State of Hardware After Receiving a Reset Signal	FUNCTION		
	Modification of note and title of Figure 22-6 Example of Procedure for Checking Reset			
	Source			
	Modification of note 3 in Figure 23-2 (2) When LVD is in interrupt & reset mode (option	CHAPTER 23 POWER-		
	byte 000C1H: LVIMDS1, LVIMDS0 = 1, 0)	ON-RESET CIRCUIT		
	Modification of description in 24.1 Functions of Voltage Detector	CHAPTER 24 VOLTAGE DETECTOR		
	Modification of description in 27.1.1 User option byte (000C0H to 000C2H/010C0H to	CHAPTER 27 OPTION		
	010C2H) (3)	ВҮТЕ		
	Addition of note 3 of Figure 27-1 Format of User Option Byte (000C0H/010C0H)			
	Modification of Table 28-1 Wiring Between RL78 Microcontroller and Dedicated Flash	CHAPTER 28 FLASH		
	Memory Programmer	MEMORY		
	Modification of Figure 28-2 Communication with Dedicated Flash Memory Programmer			
	Modification of Table 28-2 Pin Connection			
	Modification of Figure 28-4 Communication with External Device			
	Modification of note in Table 29-1 On-chip Debug Security ID	CHAPTER 29 ON-CHIP DEBUG FUNCTION		
	Modification of 32.1 Absolute Maximum Ratings	CHAPTER 32		
	Modification of 32.3.1 Pin characteristics	ELECTRICAL		
	Modification of 32.8 RAM Data Retention Characteristics and addition of caution in 32.8	SPECIFICATIONS		
	RAM Data Retention Characteristics			
	Modification of figure in 32.11 Timing Specifications for Switching Flash Memory			
	Programming Modes			

(3/9)

Edition	Description	(3/9) Chapter
Rev.2.00	Deletion of overscore over SCK** and ACK	Throughout
	Change of fext to fexs, high accuracy RTC to RTC2, and high accuracy real-time clock to real-time clock 2	
	Modification of 1.1 Features	CHAPTER 1 OUTLINE
	Modification of 1.2 List of Part Numbers	
	Modification of 1.6 Outline of Functions	
	Modification of 2.1 Port Function	CHAPTER 2 PIN FUNCTIONS
	Modification of 3.1 Memory Space	CHAPTER 3 CPU
	Modification of 3.2 Processor Registers	ARCHITECTURE
	Modification of 3.3 Instruction Address Addressing	
	Modification of 3.4 Addressing for Processing Data Addresses	
	Modification of 4.2 Port Configuration	CHAPTER 4 PORT
	Modification of 4.3 Registers Controlling Port Function	FUNCTIONS
	Modification of 4.4 Port Function Operations	
	Modification of 4.5 Register Settings When Using Alternate Function	
	Modification of 5.1 Functions of Clock Generator	CHAPTER 5 CLOCK
	Modification of 5.2 Configuration of Clock Generator	GENERATOR
	Modification of 5.3 Registers Controlling Clock Generator	
	Modification of 5.4 System Clock Oscillator	
	Modification of 5.5 Clock Generator Operation	
	Modification of 5.6 Controlling Clock	
	Addition of 5.7 Resonator and Oscillator Constants	
	Modification of CHAPTER 6 TIMER ARRAY UNIT	CHAPTER 6 TIMER
	Modification of 6.1 Functions of Timer Array Unit	ARRAY UNIT
	Modification of 6.2 Configuration of Timer Array Unit	
	Modification of 6.3 Registers Controlling Timer Array Unit	
	Modification of 6.5 Operation of Counter	
	Modification of 6.6 Channel Output (TOmn Pin) Control	
	Addition of 6.7 Timer Input (Timn) Control	
	Modification of 6.8 Independent Channel Operation Function of Timer Array Unit	
	Modification of 6.9 Simultaneous Channel Operation Function of Timer Array Unit	
	Modification of 7.1 Functions of Real-time Clock 2	CHAPTER 7 HIGH
	Modification of 7.2 Configuration of Real-time Clock 2	ACCURACY REAL-
	Modification of 7.3 Registers Controlling Real-time Clock 2	TIME CLOCK
	Modification of 7.4 Real-time Clock 2 Operation	
	Modification of 8.2 Configuration of Subsystem Clock Frequency Measurement Circuit	CHAPTER 8
	Modification of 8.3 Registers Controlling Subsystem Clock Frequency Measurement Circuit	SUBSYSTEM CLOCK FREQUENCY MEASUREMENT CIRCUIT

(4/9)

Edition	Description	Chapter
Rev.2.00	Modification of 9.2 Configuration of 12-bit Interval Timer	CHAPTER 9 12-BIT
	Modification of 9.3 Registers Controlling 12-bit Interval Timer	INTERVAL TIMER
	Modification of 9.4 12-bit Interval Timer Operation	
	Modification of 10.1 Functions of Clock Output/Buzzer Output Controller	CHAPTER 10 CLOCK
	Modification of 10.2 Configuration of Clock Output/Buzzer Output Controller	OUTPUT/BUZZER
	Modification of 10.3 Registers Controlling Clock Output/Buzzer Output Controller	OUTPUT CONTROLLER
	Modification of 10.4 Operations of Clock Output/Buzzer Output Controller	
	Modification of 10.5 Cautions of Clock Output/Buzzer Output Controller	
	·	CHAPTER 11
	Modification of 11.1 Functions of Watchdog Timer	WATCHDOG TIMER
	Modification of 11.2 Configuration of Watchdog Timer	- WATOTIBOO TIMER
	Modification of 11.4 Operation of Watchdog Timer	
	Modification of 12.1 Function of A/D Converter	CHAPTER 12 A/D CONVERTER
	Modification of 12.2 Configuration of A/D Converter	CONVERTER
	Modification of 12.3 Registers Used in A/D Converter	
	Modification of 12.4 A/D Converter Conversion Operations Modification of 12.6 A/D Converter Operation Modes	
	Modification of 12.7 A/D Converter Setup Flowchart	
	Modification of 12.8 SNOOZE Mode Function	
	Modification of 12.9 How to Read A/D Converter Characteristics Table	+
	Modification of 12.10 Cautions for A/D Converter	
	Addition of 13.1 Functions of Comparator	CHAPTER 13
	Addition of 13.2 Configuration of Comparator	COMPARATOR
	Modification of 13.3 Registers Controlling Comparator	CHAPTER 14 SERIA ARRAY UNIT
	Modification of 13.4 Operation	
	Modification of 14.1 Functions of Serial Array Unit	
	Modification of 14.2 Configuration of Serial Array Unit	
	Modification of 14.3 Registers Controlling Serial Array Unit	
	Modification of 14.5 Operation of 3-Wire Serial I/O (CSI00) Communication	
	Modification of 14.6 Operation of UART (UART0 to UART3) Communication	
	Modification of 14.7 LIN Communication Operation	
	Modification of 14.8 Operation of Simplified I ² C (IIC00, IIC10) Communication	
	Modification of 15.1 Functions of Serial Interface IICA	CHAPTER 15 SERIAI
	Modification of 15.3 Registers Controlling Serial Interface IICA	INTERFACE IICA
	Modification of 15.4 I ² C Bus Mode Functions	
	Modification of 15.5 I ² C Bus Definitions and Control Methods	
	Modification of 17.1 Functions of LCD Controller/Driver	CHAPTER 17 LCD
	Modification of 17.2 Configuration of LCD Controller/Driver	CONTROLLER/DRIVE
	Modification of 17.3 Registers Controlling LCD Controller/Driver	
	Modification of 17.5 Selection of LCD Display Register	
	Modification of 17.6 Setting the LCD Controller/Driver	
	Modification of 17.10 Display Modes	
	Modification of 18.2 Configuration of Multiplier and Divider/Multiply-Accumulator	CHAPTER 18
	Modification of 18.3 Register Controlling Multiplier and Divider/Multiply-Accumulator	MULTIPLIER AND DIVIDER/MULTIPLY-

Edition	Description	(5/ Chapter
Rev.2.00	Modification of 19.1 Functions of DMA Controller	CHAPTER 19 DMA
57.2.00	Modification of 19.5 Example of Setting of DMA Controller	CONTROLLER
	Modification of 19.6 Cautions on Using DMA Controller	
	Modification of 20.3 Registers Controlling Interrupt Functions	CHAPTER 20
	Modification of 20.4 Interrupt Servicing Operations	INTERRUPT FUNCTIONS
	Modification of 21.2 Registers Controlling Standby Function	CHAPTER 21
	Modification of 21.3 Standby Function Operation	STANDBY FUNCTION
	Modification of CHAPTER 22 RESET FUNCTION	CHAPTER 22 RESET
	Modification of 22.1 Timing of Reset Operation	FUNCTION
	Modification of 22.2 States of Operation During Reset Periods	
	Modification of 22.3 Register for Confirming Reset Source	
	Modification of 23.1 Functions of Power-on-reset Circuit	CHAPTER 23
	Modification of 23.3 Operation of Power-on-reset Circuit	POWER-ON-RESET CIRCUIT
	Modification of 24.1 Functions of Voltage Detector	CHAPTER 24
	Modification of 24.2 Configuration of Voltage Detector	VOLTAGE DETECTOR
	Modification of 24.3 Registers Controlling Voltage Detector	
	Modification of 24.4 Operation of Voltage Detector	
	Modification of 24.5 Cautions for Voltage Detector	
	Modification of 25.1 Overview of Safety Functions	CHAPTER 25 SAFET
	Modification of 25.3 Operation of Safety Functions	FUNCTIONS
	Modification of 27.1 Functions of Option Bytes	CHAPTER 27 OPTIO
	Modification of 27.2 Format of User Option Byte	BYTE
	Modification of CHAPTER 28 FLASH MEMORY	CHAPTER 28 FLASH
	Modification of 28.1 Serial Programming Using Flash Memory Programmer	MEMORY
	Modification of 28.2 Serial Programming Using External Device (That Incorporates UART)	
	Modification of 28.3 Connection of Pins on Board	
	Modification of 28.4 Serial Programming Method	
	Modification of 28.5 Self-Programming	
	Modification of 28.6 Security Settings	
	Modification of 29.1 Connecting E1 On-chip Debugging Emulator	CHAPTER 29 ON- CHIP DEBUG FUNCTION
	Modification of 31.1 Conventions Used in Operation List	CHAPTER 31
	Modification of 31.2 Operation List	INSTRUCTION SET
	Modification of 32.1 Absolute Maximum Ratings	CHAPTER 32
	Modification of 32.2 Oscillator Characteristics	ELECTRICAL
	Modification of 32.3 DC Characteristics	SPECIFICATIONS
	Modification of 32.4 AC Characteristics	
		-
	Modification of 32.5 Peripheral Functions Characteristics	-
	Modification of 32.6 Analog Characteristics	_
	Modification of 32.7 LCD Characteristics	_
	Modification of 32.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics	

(6/9)

Edition	Description	Chapter
Rev.2.00	Modification of 32.9 Flash Memory Programming Characteristics	CHAPTER 32 ELECTRICAL SPECIFICATIONS
	Modification of 32.10 Dedicated Flash Memory Programmer Communication (UART)	
	Modification of 32.11 Timing Specifications for Switching Flash Memory Programming Modes	
Rev.1.00	Modification of segment signal output and operating ambient temperature in 1.1 Features	CHAPTER 1 OUTLINE
	Modification of 1.3 Pin Configuration (Top View)	
	Modification of 1.5 Block Diagram	
	Modification of segment signal output and power-on-reset circuit in 1.6 Outline of Functions	
	Modification of 2.2 Functions other than port pins	CHAPTER 2 PIN
	Modification of P45/IVREF0 in Table 2-2. Connection of Unused Pins	FUNCTIONS
	Modification of Figure 3-11. Configuration of ES and CS Registers	CHAPTER 3 CPU
	Modification of Table 3-5. SFR List (2/5)	ARCHITECTURE
	Modification of Table 3-6. Extended SFR (2nd SFR) List (8/8)	
	Modification of note in 4.2.1 Port 0 , 4.2.2 Port 1 , 4.2.3 Port 2 , 4.2.4 Port 3 , 4.2.5 Port 4 , 4.2.6 Port 5 , 4.2.8 Port 7 , and 4.2.10 Port 13	CHAPTER 4 PORT FUNCTIONS
	Modification of P45 in Table 4-8. Settings of Registers When Using Port 4	
	Modification of Figure 4-20. Block Diagram of P45	
	Modification of caution 4 in 4.3 (6) Port mode control registers (PMCxx)	
	Modification of 4.3 (9) LCD port function registers 0 to 6 (PFSEG0 to PFSEG6)	
	Modification of Figure 4-43. Format of LCD port function registers 0 to 6 (PFSEG0 to PFSEG6)	
	Modification of P45 in Table 4-16. Settings of Port Related Register When Using Alternate Function (4/7)	
	Addition of 4.5.3 P45 (port that serves as an analog input pin (IVREF0))	
	Modification of Figure 5-1. Block Diagram of Clock Generator	CHAPTER 5 CLOCK
	Modification of Figure 5-9. Format of Operation Speed Mode Control Register (OSMC)	GENERATOR
	Modification of 5.3 (8) High-speed on-chip oscillator frequency select register (HOCODIV)	
	Modification of cautions 1 to 3 in Figure 5-10. Format of High-speed On-chip Oscillator Frequency Select Register (HOCODIV)	
	Modification of Figure 5-14. Clock Generator Operation When Power Supply Voltage Is Turned On	
	Modification of [Option byte setting] in 5.6.1 Example of setting high-speed on-chip oscillator	
	Modification of Figure 5-15. CPU Clock Status Transition	
	Modification of Table 5-3. CPU Clock Transition and SFR Setting Examples (2/5) and (3/5)	
	Modification of Figure 6-1. Entire Configuration of Timer Array Unit	CHAPTER 6 TIMER ARRAY UNIT
	Modification of Figure 6-2. Internal Block Diagram of Channels 0, 2, 4, 6 of Timer Array Unit to Figure 6-6. Internal Block Diagram of Channels 7 of Timer Array Unit	
	Modification of Figure 7-1. High Accuracy Real-time Clock Diagram	CHAPTER 7 HIGH ACCURACY REAL- TIME CLOCK
	Modification of Figure 7-4. Format of Operation Speed Mode Control Register (OSMC)	

(7/9)

	T	(7/9)
Edition	Description	Chapter
Rev.1.00	Modification of Figure 8-3. Format of Operation Speed Mode Control Register (OSMC)	CHAPTER 8 SUBSYSTEM CLOCK FREQUENCY MEASUREMENT CIRCUIT
	Modification of Figure 9-3. Format of Operation Speed Mode Control Register (OSMC)	CHAPTER 9 12-BIT INTERVAL TIMER
	Addition of Operation Speed Mode Control Register (OSMC)	CHAPTER 10 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER
	Modification of cautions 1 and 2 in Figure 12-3. Format of A/D Converter Mode Register 0 (ADM0)	CHAPTER 12 A/D CONVERTER
	Modification of caution 1 in Table 12-3. A/D Conversion Time Selection	
	Modification of Figure 12-5. A/D Converter Sampling and A/D Conversion Timing (Example for Software Trigger Mode)	
	Modification of Figure 12-18. Conversion Operation of A/D Converter (Software Trigger Mode)	
	Modification of Figure 12-20. Example of Software Trigger Mode (Sequential Conversion Mode) Operation Timing to Figure 12-25. Example of Hardware Trigger Wait Mode (One-Shot Conversion Mode) Operation Timing	
	Modification of Table 13-1. Comparator Specifications	CHAPTER 13 COMPARATOR
	Modification of Figure 13-1. Comparator Block Diagram	
	Modification of note 4 and addition of notes 5 to 7 in Figure 13-3 . Format of Comparator Mode Setting Register (COMPMDR)	
	Addition of 13.3 (6) LCD Port Function Register 3 (PFSEG3)	
	Modification of Table 13-4. Procedure for Setting Comparator Associated Registers	
	Modification of Figure 13-12 Comparator i (i = 0 or 1) Digital Filter and Edge Detection Configuration	
	Addition of <1> to 13.4.3 Comparator i Output (i = 0 or 1)	
	Addition of caution to 13.4.4 Stopping or Supplying Comparator Clock	
	Modification of Maximum transfer rate to 14.1.1 3-wire serial I/O (CSI00) and 14.5 Operation of 3-Wire Serial I/O (CSI00) Communication	CHAPTER 14 SERIAL ARRAY UNIT
	Modification of Figure 14-1. Block Diagram of Serial Array Unit 0 and Figure 14-2. Block Diagram of Serial Array Unit 1	
	Modification of transfer rate to 14.5.1 Master transmission , 14.5.2 Master reception and 14.5.3 Master transmission /reception	
	Addition of caution 3 to 14.6.3 SNOOZE mode function	
	Modification of Figure 15-1. Block Diagram of Serial Interface IICA0	CHAPTER 15 SERIAL INTERFACE IICA

Edition	Description	Chapter
Rev.1.00	Modification of Table 17-1. Number of LCD Display Function Pins	CHAPTER 17 LCD CONTROLLER/DRIVER
	Modification of 17.1 Functions of LCD Controller/Driver	
	Modification of Table 17-2. Maximum Number of Pixels	
	Modification of Table 17-3. Configuration of LCD Controller/Driver	
	Modification of Figure 17-1. Block Diagram of LCD Controller/Driver	
	Modification of Figure 17-2. Format of LCD Mode Register 0 (LCDM0) (1/2)	
	Modification of Table 17-4. Combinations of Display Waveform, Time Slices, and Bias Method	
	Modification of Figure 17-3. Format of LCD Mode Register 1 (LCDM1)	
	Modification of Figure 17-4. Format of Operation Speed Mode Control Register (OSMC)	
	Modification of 17.3 (4) LCD clock control register 0 (LCDC0)	
	Modification of caution 2 and addition of caution 3 in Figure 17-5. Format of LCD Clock Control Register 0 (LCDC0) (2/2)	
	Modification of Figure 17-6. Format of LCD Boost Level Control Register (VLCD)	
	Modification of 17.3 (7) LCD port function registers 0 to 6 (PFSEG0 to PFSEG6)	
	Modification of Figure 17-10. Format of LCD Port Function Registers 0 to 6	
	Modification of Table 17-7. Segment Output Pins in Each Product and Correspondence with PFSEG Register (PFSEG Bits)	
	Modification of Table 17-11. Relationship Between LCD Display Data Register Contents and Segment/Common Outputs	
	Modification of caution in 17.5 Selection of LCD Display Register	
	Modification of caution 2 in 17.6 Setting the LCD Controller/Driver	
	Modification of Figure 17-20. Operation Stop Procedure	
	Modification of <example calculation="" frame="" frequency="" lcd="" of=""> in Figure 17-23. Common Signal Waveforms</example>	
	Modification of Figure 17-24. Voltages and Phases of Common and Segment Signals (3/3)	
	Modification of Figure 17-37. Four-Time-Slice LCD Drive Waveform Examples Between SEG12 and Each Common Signals (1/3 Bias Method) (2/2)	
	Modification of Figure 17-43. Eight-Time-Slice LCD Drive Waveform Examples Between SEG4 and Each Common Signals (1/4 Bias Method)	
	Modification of Figure 18-9. Timing Diagram of Multiply-Accumulation (signed) Operation $(2\times 3+(-4)=2\rightarrow 32767\times (-1)+(-2147483647)=-2147516414 \text{ (overflow occurs.))}$	CHAPTER 18 MULTIPLIER AND DIVIDER/MULTIPLY-
	Modification of Table 20.4 Intervent Course Lint	ACCUMULATOR
	Modification of Table 20-1. Interrupt Source List	CHAPTER 20 INTERRUPT FUNCTIONS
	Modification of Table 20-2. Flags Corresponding to Interrupt Request Sources (2/3)	
	Modification of Figure 20-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L) (1/2)	
	Modification of Figure 20-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L)	
	Modification of Figure 20-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L) (2/2)	

(9/9)

Edition	Description	Chapter
Rev.1.00	Modification of high-accuracy real-time clock and clock output/buzzer output in Table 21-1. Operating Statuses in HALT Mode (2/2)	CHAPTER 21 STANDBY FUNCTION
	Modification of Table 21-2. Operating Statuses in STOP Mode	
	Modification of description and addition of caution 2 in this page	CHAPTER 22 RESET FUNCTION
	Modification of LCD controller/driver in Table 22-2 . Hardware Statuses After Reset Acknowledgment (4/5)	
	Modification of 23.1 Functions of Power-on-reset Circuit	CHAPTER 23 POWER-ON-RESET CIRCUIT
	Modification of 23.3 Operation of Power-on-reset Circuit	
	Modification of Figure 23-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector	
	Addition of caution to Table 24-1. LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H) (1/2)	CHAPTER 24 VOLTAGE DETECTOR
	Addition of cautions 1 and 2 to Table 24-1. LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H) (2/2)	
	Modification of Figure 24-5. Timing of Voltage Detector Internal Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 0, 1)	
	Modification of Figure 24-6. Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0)	
	Addition of (3) and (4) to 24.5 Cautions for Voltage Detector	
	Modification of Figure 25-1. Format of Flash Memory CRC Control Register (CRC0CTL)	CHAPTER 25 SAFETY FUNCTIONS
	Modification of Figure 25-10. Invalid access detection area	
	Addition of cautions 2 to 4 to Figure 25-17. Format of Port Mode Select Register (PMS)	
	Modification of cautions 2 and 3 in 28.6 Flash Memory Programming by Self- Programming	CHAPTER 28 FLASH MEMORY
	Modification of 28.6.2 Flash shield window function	
	Modification of Table 28-14. Relationship between Flash Shield Window Function	
	Setting/Change Methods and Commands	
	Modification of throughout the document	CHAPTER 32 ELECTRICAL SPECIFICATIONS

R7F0C003M2DFB, R7F0C004M2DFB User's Manual: Hardware

Publication Date: Rev.2.00 Mar 25, 2014

Rev.2.20 Jun 30, 2024

Published by: Renesas Electronics Corporation

$R7F0C003M2DFB,\,R7F0C004M2DFB$

