

Preliminary User's Manual

ERTEC 400

Enhanced Real-Time Ethernet Controller 32-Bit RISC CPU Core

Hardware

μPD800232F1-012-HN2

NOTES FOR CMOS DEVICES —

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

4 STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

All other product, brand, or trade names used in this publication are the trademarks or registered trademarks of their respective trademark owners.

Product specifications are subject to change without notice. To ensure that you have the latest product data, please contact your local NEC Electronics sales office.

- The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.
- Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes
 in semiconductor product operation and application examples. The incorporation of these circuits, software and
 information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC
 Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of
 these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
 The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics products depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M5D 02.11-1

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office

Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex

Tel: 01-3067-5800

Sucursal en España Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

NEC Electronics Shanghai Ltd. Room 2511-2512, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai P.R. China P.C:200120 Tel: 021-5888-5400 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G07.1

Preface

Readers This manual is intended for users who want to understand the functions of the

ERTEC 400.

Purpose This manual presents the hardware manual of ERTEC 400.

Organization This user's manual describes the following sections:

Pin function

CPU function

Internal peripheral function

Test function

Legend Symbols and notation are used as follows:

Weight in data notation: Left is high-order column, right is low order column

Active low notation : N (capital letter N before or after signal name)

Memory map address: : High order at high stage and low order at low stage

Note : Explanation of (Note) in the text

Caution : Item deserving extra attention

Remark : Supplementary explanation to the text

Numeric notation : Binary... xxx_b

Decimal... xxxx

Hexadecimal... xxxxH or 0x xxxx

Prefixes representing powers of 2 (address space, memory capacity)

 $k \text{ (kilo): } 2^{10} = 1024$

M (mega): $2^{20} = 1024^2 = 1.048.576$ G (giga): $2^{30} = 1024^3 = 1.073.741.824$

Data Type: Word... 32 bits

Halfword... 16 bits

Byte... 8 bits

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

5	5 (1)
Document Name	Document No.
ERTEC 400 Preliminary Data Sheet	A17364EE1V1DS00
ERTEC 400 Preliminary User's Manual - Boot Mode Description	TPS-HE-A-1065
CB-12 Family L/M Type Block Library	A15353EJ4V0BL00
CB-12 Family L/M Type Product Data	A14937EJ3V0DM00
ARM946E-S Technical Reference Manual	DDI0201C ^{Note}
ARM9E-S (Rev. 1) Technical Reference Manual	DDI0165B ^{Note}
ARM AMBA Specification Rev. 2.0	IHI0011A ^{Note}
AHB-PCI-Bridge Rev.2.5, 2002, Fujitsu Siemens Computers	-
ARM PrimeCell UART (PL010) Technical Reference Manual	DDI0139B ^{Note}
ARM PrimeCell Synchronous Serial Port (PL021) Technical Reference Manual	DDI0171B ^{Note}
ARM Embedded Trace Macrocell Architecture Specification	IHI0014J ^{Note}
ARM Multi ICE System Design Considerations Application Note 72	DAI0072A ^{Note}

Note: These documents are available from ARM Limited (www.arm.com).

Table of Contents

Chapter '		
1.1	General	
1.2	Device Features	
1.3	Ordering Information	
1.4	Pin Configuration	
1.5	Pin Identification	
1.6	Configuration of Functional Blocks	
	1.6.1 Block Diagram of ERTEC 400	
	1.6.2 On-chip Units	30
Chapter 2	2 Pin Functions	22
2.1	List of Pin Functions	
2.1	Pin Characteristics	
2.3	Pin Status and Recommended Connections	
2.0	The Status and Resonantinuou Somicononis Transfer Transfer	
Chapter 3	3 CPU Function	47
3.1	Structure of The ARM946E-S Processor System	
3.2	Cache Structure of ARM946E-S	
3.3	Tightly Coupled Memories	
3.4	Memory Protection Unit (MPU)	49
3.5	Bus Interface of ARM946E-S	49
3.6	ARM946E-S Embedded Trace Macrocell (ETM9)	49
3.7	ARM946E-S Registers	50
Chapter 4		
4.1	Multilayer AHB Bus	51
4.2	APB I/O Bus	52
Chapter !		
5.1	Memory Partitioning of ERTEC 400	
5.2	Detailed Memory Map Description	
5.3	Memory Map Example	56
O l 1 1	0 Fortonia I Managama Interferent/FMIF)	50
Chapter (
6.1 6.2	Address Assignment of EMIF Registers	
6.3	Detailed EMIF Register Description	
6.4	External Memory Connection Example	
0.4	External Memory Connection Example	
Chapter 7	7 Interrupt Controller	73
7.1	Prioritization of Interrupts	
7.2	Trigger Modes	
7.3	Masking the Interrupt Inputs	
7.4	Software Interrupts for IRQ	
7.5	Nested Interrupt Structure	75
7.6	EOI End-Of-Interrupt	76
7.7	IRQ Interrupts as FIQ Interrupt Sources	76
7.8	Interrupt Control Register Summary	77
7.9	Detailed ICU Register Description	79
Chapter 8		
8.1	PCI Functionality	
	8.1.1 PCI Interrupt Handling	
	8.1.2 PCI Power Management	
	8.1.3 Accesses to the AHB Bus	98

8		ERTEC 400 Applications with PCI	
	8.	ERTEC 400 as a Station on the Local PCI Bus	99
8	3.3	Address Assignment of PCI Registers	100
Chapte	er 9	Local Bus Unit (LBU)	103
9		Page Size Setting	
_		Page Offset Setting	
		LBU Address Mapping Example	
_		Page Control Setting Host Accesses to ERTEC 400	
		Address Assignment of LBU Registers	
		Detailed LBU Register Description.	
		·	
		D Boot ROM	
-		Booting from External ROM	
		Booting via SPI	
		Booting via UART1Booting via PCI or LBU	
J	0.4	Booting via FCI of LBO	110
Chapte	er 11	1 General Purpose I/O (GPIO)	119
_		Address Assignment of GPIO Registers	
1	1.2	Detailed GPIO Register Description	121
Chante	or 12	2 UART1/UART2	127
		Detailed UART1/2 Register Description	
1	2.3	GPIO Register Initialization for UART Usage	140
Chapte	er 13	Synchronous Serial Interface SPI	141
-		Address Assignment of SPI Registers	
1		Detailed SPI Register Description	
1	3.3	GPIO Register Initialization for SPI Usage	150
Chapte	er 14	4 External PHY Interface	151
•			
1		2-Channel MII Operation	
Chante	1F	F FRIFC 400 Timere	455
•		5 ERTEC 400 Timers	
		5.1.1 Operation Mode of Timers	
		5.1.2 Timer Interrupts	
		5.1.3 Timer Prescaler	
	15	5.1.4 Cascading of Timers	
		5.1.5 Address Assignment of Timer 0/1 Registers	
		5.1.6 Detailed Description of Timer 0/1 Registers	
1		F-Timer	
		5.2.1 Functional Description of the F-Timer	
		5.2.2 Address Assignment of F-Timer Registers	
O l- 4	46	·	
-		6 Watchdog Timers	
=		Address Assignment of Watchdog Registers	
_		Detailed Watchdog Register Description.	
-	-	σ σ του φου στο	
~ ! .	47	7 System Control Registers	175

	17.1	Address Assignment of System Control Registers	175
	17.2		
Cha	pter 18	B ERTEC 400 Clock Supply	. 195
		Clock Supply in ERTEC 400	
	18.2		
Cha	pter 19	P Reset Logic of ERTEC 400	. 199
	19.1		
	19.2	Watchdog Reset	200
	19.3		
	19.4	PCI Bridge Reset	
	19.5	Actions when HW Reset is Active	
Cha	pter 20	O Address Space and Timeout Monitoring	. 203
		AHB Bus Monitoring	
	20.2		
	20.3	_	
	20.4	PCI Slave Monitoring	
Cha	pter 2	1 Test and Debugging	. 205
		ETM9 Embedded Trace Macrocell	
	21.2	ETM9 Registers	
	21.3	Trace Interface	
	21.4	JTAG Interface	
	21.5		

List of Figures

Figure 1-1:	Pin Configuration of ERTEC 400 - 304-Pin Plastic FBGA (19 mm × 19 mm)	
Figure 1-2:	Internal Block Diagram	29
Figure 3-1:	ARM 946E-S Processor System in ERTEC 400	47
Figure 6-1:	Revision_Code_and_Status Register	
Figure 6-2:	Async_Wait_Cycle_Config Register	62
Figure 6-3:	SDRAM_Bank_Config Register (1/2)	63
Figure 6-4:	SDRAM_Refresh_Control Register	65
Figure 6-5:	Async_Bank(3:0)_Config Registers (1/2)	66
Figure 6-6:	Extended_Config Register (1/2)	
Figure 6-7:	Write to External Device ("Active Data Bus")	70
Figure 6-8:	Read from External Device ("Active Data Bus")	70
Figure 6-9:	Write to External Device Using RDY_PER_N ("Active Data Bus")	
Figure 6-10:	32-bit Write to External 8-bit Device ("Active Data Bus")	71
Figure 6-11:	External Memory Connection Example	
Figure 7-1:	IRVEC IRQ Interrupt Vector Register	
Figure 7-2:	FIVEC FIQ Interrupt Vector Register	
Figure 7-3:	LOCKREG IRQ Interrupt Priority Lock Register	
Figure 7-4:	FIQ1SREG Interrupt Select Register	
Figure 7-5:	FIQ2SREG Interrupt Select Register	
Figure 7-6:	IRQACK IRQ Interrupt Acknowledge Register	
Figure 7-7:	FIQACK FIQ Interrupt Acknowledge Register	
Figure 7-8:	IRCLVEC IRQ Interrupt Request Clear Register	
Figure 7-9:	MASKALL Mask All IRQ Interrupt Request Register	
Figure 7-10:	IRQEND End of IRQ Interrupt Signaling Register	
Figure 7-11:	FIQEND End of FIQ Interrupt Signaling Register	
Figure 7-12:	FIQPR07 FIQ Interrupt Priority Register	
Figure 7-13:	FIQISR FIQ Interrupt In-Service Register	
Figure 7-14:	FIQIRR FIQ Interrupt Request Register	
Figure 7-15:	FIQ_MASKREG FIQ Interrupt Mask Register	
Figure 7-16:	IRREG IRQ Interrupt Request Register	
Figure 7-17:	MASKREG IRQ Interrupt Mask Register	
Figure 7-18:	ISREG IRQ Interrupt In-Service Register	
Figure 7-19:	TRIGREG IRQ Trigger Mode Select Register	
Figure 7-20:	EDGEREG IRQ Trigger Edge Select Register	
Figure 7-21:	SWIRREG Software IRQ Interrupt Register	
Figure 7-22:	PRIOREG0-15 IRQ Interrupt Priority Register	
Figure 8-1:	PCI Interrupt Handling	
Figure 9-1:	· · · · · · · · · · · · · · · · · · ·	108
Figure 9-2:	LBU Read from ERTEC 400 with Separate Read Control Line	
Figure 9-3:	LBU Write to ERTEC 400 with Separate Write Control Line	
Figure 9-4:	LBU Read from ERTEC 400 with Common Read/Write Control Line	
Figure 9-5:	LBU Write to ERTEC 400 with Common Read/Write Control Line	
Figure 9-6:	LBU Page Range Register Low (LBU_Pn_RG_L)	
Figure 9-7:	LBU Page Range Register High (LBU_Pn_RG_H)	
Figure 9-8:	LBU Page Offset Register Low (LBU_Pn_OF_L)	
Figure 9-9:	LBU Page Offset Register High (LBU_Pn_OF_H)	
Figure 9-10:	LBU Page Configuration Register (LBU_Pn_CFG)	
Figure 11-1:	GPIO Cells of ERTEC 400	
Figure 11-2:	GPIO_IOCTRL Register	
Figure 11-3:	GPIO_OUT Register	
Figure 11-4:	GPIO_IN Register	
Figure 11-5:	GPIO_PORT_MODE_L Register	
Figure 11-6:	GPIO_PORT_MODE_H Register	
Figure 12-1:	UART1/2 Macro Block Diagram	
Figure 12-2:	UARTDR1/2 Data Register	
9	c z z z z z z z z z z z z	

Figure 12-3:	UARTRSR/UARTECR1/2 Registers	
Figure 12-4:	UARTLCR_H1/2 Registers (1/2)	
Figure 12-5:	UARTLCR_M1/2 Register	
Figure 12-6:	UARTLCR_L1/2 Register	
Figure 12-7:	UARTCR1/2 Registers (1/2)	
Figure 12-8:	UARTFR1/2 Registers (1/2)	
Figure 12-9:	UARTIIR/UARTICR1/2 Registers	
Figure 13-1:	Block Diagram of SPI Interface	
Figure 13-2:	SSPCR0 SPI Control Register 0 (1/2)	
Figure 13-3:	SSPCR1 SPI Control Register 1 (1/2)	
Figure 13-4:	SSPDR SPI Rx/Tx FIFO Data Register	
Figure 13-5:	SSPSR SPI Status Register	
Figure 13-6:	SSPCPSR SPI Clock Prescale Register	
Figure 13-7:	SSPIIR/SSPICR SPI Interrupt Identification and Clear Register	
Figure 13-8:	Connection of Serial Flash Memory to ERTEC 400 SPI Interface	
Figure 14-1:	PHY Connection via RMII Example	
Figure 15-1:	Simplified Block Diagram of Timers 0 and 1	
Figure 15-2:	Control/Status Register 0 (CTRL_STAT0) (1/2)	
Figure 15-3:	Control/Status Register 1 (CTRL_STAT1) (1/2)	
Figure 15-4:	Reload Register for Timer 0 (RELD0)	
Figure 15-5:	Reload Register for Timer 1 (RELD1)	
Figure 15-6:	Control Register for Prescaler 0 and 1 (CTRL_PREDIV) (1/2)	
Figure 15-7:	Reload Register for Prescaler 0 and 1 (RELD_PREDIV)	
Figure 15-8:	Current Timer Value Register for Timer 0 (TIM0)	
Figure 15-9:	Current Timer Value Register for Timer 1 (TIM1)	
Figure 15-10:	F-Timer Block Diagram	
Figure 15-11:	F-Timer Counter Value Register (F-Counter-Val)	
Figure 15-12:	F-Timer Counter Reset Register (F-Counter-Res)	
Figure 16-1:	Watchdog Timer Block DiagramWatchdog Timer Output Timing	
Figure 16-2:		
Figure 16-3:	Watchdog Control/Status Register (CTRL/STATUS) (1/2)	
Figure 16-4:	Reload Register Low for Watchdog 0 (RELD0_LOW)	
Figure 16-5: Figure 16-6:	Reload Register Low for Watchdog 1 (RELD1_LOW)	
Figure 16-6.	Reload Register High for Watchdog 1 (RELD1_HIGH)	
Figure 16-7.	Counter Register for Watchdog 0 (WDOG0)	
Figure 16-6.	Counter Register for Watchdog 1 (WDOG1)	
-	Device Identification Register (ID_REG)	
Figure 17-1: Figure 17-2:	Boot Mode Pin Register (BOOT_REG)	
Figure 17-2:	Config Pin Register (CONFIG_REG)	
Figure 17-3:	Reset Control Register (RES_CTRL_REG) (1/2)	
Figure 17-5:	Reset Status Register (RES_STAT_REG)	
Figure 17-5:	PLL Status Register (PLL_STAT_REG) (1/3)	
Figure 17-7:	Clock Control Register (CLK_CTRL_REG)	
Figure 17-8:	PCI Power State Request Register (PM_STATE_REQ_REG)	
Figure 17-9:	PCI Power State Acknowledge Register (PM_STATE_ACK_REG)	
Figure 17-10:	PME Register (PME_REG)	
Figure 17-11:	AHB Timeout Address Register (QVZ_AHB_ADR)	184
Figure 17-12:	AHB Timeout Control Signal Register (QVZ_AHB_CTRL)	
Figure 17-13:	AHB Timeout Master Register (QVZ_AHB_M)	
Figure 17-14:	APB Timeout Address Register (QVZ_APB_ADR)	
Figure 17-15:	EMIF Timeout Address Register (QVZ_EMIF_ADR)	
Figure 17-16:	PCI Reset Request Register (PCI_RES_REQ)	
Figure 17-17:	PCI Reset Acknowledge Register (PCI_RES_ACK)	
Figure 17-18:	Memory Swap Register (MEM_SWAP)	
Figure 17-19:	PCI Interrupt Control Register (PCI_INT_CTRL)	190
Figure 17-20:	AHB Master Lock Control Register (M_LOCK_CTRL)	
Figure 17-21:	<u> </u>	

Figure 17-22:	ARM9 Control Write Enable Register (ARM9_WE)	193
-	Detailed Representation of Clock Unit	
•	Clock Supply of Ethernet Interface	
•	PLL Power-up Phase	
•	JTAG Connector Pin Assignment	

List of Tables

Table 1-1:	Pin Configuration of ERTEC 400	
Table 1-2:	Pin Identification	
Table 2-1:	External Memory Interface Pin Functions	
Table 2-2:	PCI Interface Pin Functions	
Table 2-3:	Local Bus Interface Pin Functions	
Table 2-4:	RMII Interface Pin Functions	
Table 2-5:	MII Interface Pin Functions	
Table 2-6:	General Purpose I/O Pin Functions	
Table 2-7:	UART1 and UART2 Pin Functions	
Table 2-8:	SPI Pin Functions	
Table 2-9:	MC_PLL Pin Functions	
Table 2-10:	Clock and Reset Pin Functions	40
Table 2-11:	JTAG and Debug Interface Pin Functions	
Table 2-12:	Trace Port Pin Functions	41
Table 2-13:	Power Supply Pin Functions	41
Table 2-14:	Pin Characteristics	
Table 2-15:	Pin Status During Reset and Recommended Connections	44
Table 3-1:	CP15 Coprocessor Registers	50
Table 4-1:	Possible AHB Master/slave Combinations	52
Table 5-1:	Memory Area Partitioning	53
Table 5-2:	Detailed Description of Memory Segments	
Table 5-3:	Memory Map and Used Address Range Example	56
Table 6-1:	External Memory Interface Pin Functions	59
Table 6-2:	External Memory Interface Control Registers	61
Table 7-1:	FIQ Interrupt Sources	73
Table 7-2:	IRQ Interrupt Sources	74
Table 7-3:	Interrupt Control Registers	77
Table 8-1:	PCI Interface Pin Functions	95
Table 8-2:	PCI Interrupt Routing	97
Table 8-3:	Address Assignment of PCI Registers	100
Table 9-1:	Local Bus Interface Pin Functions	
Table 9-2:	Page Size Settings	105
Table 9-3:	Page Offset Setting Examples	106
Table 9-4:	Local Bus Unit Address Mapping Example	107
Table 9-5:	LBU Register Initialization Example	
Table 9-6:	32-bit Accesses in Various Address Ranges	109
Table 9-7:	Possible Host Accesses to ERTEC 400	
Table 9-8:	Address Assignment of LBU Registers	113
Table 10-1:	Supported Download Modes	
Table 11-1:	GPIO Pin and Related Drive Capabiliy	119
Table 11-2:	Address Assignment of GPIO Registers	120
Table 11-3:	Alternative Functions of GPIO pins	125
Table 12-1:	UART1/UART2 Pin Functions	127
Table 12-2:	Baud Rates and Tolerances for 50 MHz UART Operation Clock	129
Table 12-3:	Address Assignment of UART1/2 Registers	130
Table 12-4:	GPIO Register Initialization Example for Two-wire UARTs	
Table 12-5:	GPIO Register Initialization Example for Five-wire UARTs	140
Table 13-1:	SPI Pin Functions	
Table 13-2:	Address Assignment of SPI Registers	143
Table 13-3:	GPIO Register Initialization Example for External Serial Flash Memory	
Table 14-1:	RMII Interface Pin Functions	
Table 14-2:	MII Interface Pin Functions	
Table 15-1:	Address Assignment of Timer 0 and Timer 1 Registers	
Table 15-2:	F-Timer Pin Functions	165
Table 15-3:	Address Assignment of F-Timer Registers	

Table 16-1:	Address Assignment of Watchdog Registers	169
Table 17-1:	Address Assignment of System Control Registers	175
Table 18-1:	Overview of ERTEC 400 Clocks	195
Table 19-1:	BOOT(2:0) Pin Functions	201
Table 19-2:	CONFIG(4:0) Pin Functions	201
Table 21-1:	Memory Map Decode Regions in ETM9 on ERTEC 400	205
Table 21-2:	Trace Port Pin Functions	206
Table 21-3:	JTAG and Debug Interface Pin Functions	207

1.1 General

ERTEC 400 is a powerful communication block for development of industrial Ethernet devices.

ERTEC 400 contains a 32-bit RISC processor, an external memory interface with SDRAM and SRAM controller, a PCI/LBU interface, a 4-channel real-time Ethernet interface, synchronous and asynchronous serial ports, and general purpose I/Os. Its robust construction, specific automation functions, and openness to the IT world are distinguishing features. The ERTEC 400 is housed in a 304-pin plastic FBGA package (19 mm \times 19 mm).

(1) ARM946E-S Processor

ERTEC 400 uses an ARM946E-S processor with configurable clock frequencies of 50, 100 or 150 MHz. This processor however, is based on the ARM9E-S core that supports the ARM5vTE instruction set architecture with 32-bit wide normal instructions and the 16-bit wide THUMB instruction set.

It includes support for separate instruction and data caches as well as tightly coupled memory. In case of ERTEC 400 8 kBytes of instruction cache (I-cache) and 4 kBytes of data cache (D-cache) are available. The tightly coupled memory (TCM) has a size of 4 kBytes and can be accessed with full CPU speed.

An integrated memory protection unit (MPU) allows to restrict access permission to eight programmable portions of the ERTEC 400 address space.

The processor core is extended with two on-chip interrupt controllers, one of which is connected to the core's FIQ input while the other one is connected to the IRQ input. The IRQ interrupt controller handles up to 16 interrupt sources that can be prioritized; the FIQ interrupt controller can handle up to 8 sources. Most interrupt sources are assigned to internal peripheral units, however GPIO pins can be used as interrupt sources as well.

For easy debugging, ERTEC 400 is equipped with an ETM9 debug and trace module. In addition to the on-chip debug capabilities of the ARM946E-S core, the ETM9 module allows instruction and data trace. The ETM9 cell can be operated in full rate mode, as long as the CPU core frequency is 50 or 100 MHz; otherwise, half-rate mode must be selected.

(2) Bus System

ERTEC 400's internal bus structure is made up of a multilayer AHB bus and an APB bus. Both run at a maximum speed of 50 MHz.

The multilayer AHB bus offers multimaster capability and up to three simultaneous bus communication processes between masters and slaves. Thus a very high availability of the AHB bus is achieved. Potential bus masters are the ARM core, the PCI/LBU interface and the IRT switch; slaves are the external memory interface, the PCI interface, the IRT switch, interrupt controller, on-chip SRAM and the AHB-to-APB bridge.

The APB bus connects to the less demanding peripherals like UARTs, SPI, GPIOs etc.

(3) On-chip Memories

ERTEC 400 has two categories of on-chip memories: the caches and the data TCM that are regarded as belonging to the core and SRAM as well as ROM that are on-chip, but off-core. The on-chip SRAM has a size of 8 kBytes and an 32-bit organization. It is connected as an AHB slave to the multilayer AHB bus and can be accessed with the full bus clock without wait states.

Additionally there are 8 kBytes of boot ROM that are implemented as an APB peripheral. The boot ROM content is pre-defined and cannot be altered by the user. It contains a boot loader program with the ability to choose among various other boot sources, if desired.

(4) External Memory Interface

The memory controller on ERTEC 400 supports synchronous DRAM as well as static memories like SRAM or Flash. Additionally, static peripherals can be connected.

For SDRAM a data bus width of 16 or 32 bits can be configured; the addressing capabilities allow connection of up to 256 MBytes of SDRAM. SDRAM is accessed with the clock speed of the multilayer AHB bus, therefore the maximum SDRAM speed is 50 MHz with a CAS-latency of 2. For static devices 4 chip selects with an address range of 16 MBytes each are prepared. They are independently configurable to 8-, 16- or 32-bit bus width and to individual access timings. Slow peripherals are supported with a ready signal input and a timeout function. Static chip select 0 can be used for an external boot device - typically a flash memory - as an alternative to using the boot loader in the on-chip ROM.

(5) IRT Switch

The IRT switch block provides 4 Ethernet channels for 10 or 100 Mbps respectively half or full duplex operation. The IRT switch is connected to the multilayer AHB bus as a master and a slave and to the external world via a 4-channel RMII interface, that can be re-configured to 2-channel MII operation. A large internal Communication SRAM with 192 kBytes in size helps to support RT and IRT data communication over Ethernet.

(6) PCI Interface

For easy integration into a PC-style environment respectively for easy connection to PC peripherals, ERTEC 400 has a 32-bit/66 MHz PCI interface that conforms to the PC specification R2.2 and to the PCI Power Management specification V1.1. The PCI interface can be master or slave to the multilayer AHB bus and master or target to the PCI bus. Host bridge functionality is implemented and the interface can work in 3.3 V and 5 V environments.

(7) Local Bus Unit

The PCI interface shares its pins with the Local Bus unit (LBU), that allows to run ERTEC 400 as a peripheral to an external host controller. The LBU is a master to the multilayer AHB bus and has separate address (21-bit) and data (16-bit) buses to the external world. Seen with the eyes of the external host, the LBU opens a total of four configurable windows into the ERTEC 400, that allow to configure ERTEC 400 and to access all internal resources.

(8) Other Peripherals

The ERTEC 400 has several additional communication interfaces that can be accessed over the AHB-to-APB bridge and the subsequent APB bus. These are two widely 16550-compatible UARTs, an SPI channel, two timers, a watchdog, an additional fail-safe timer (F-timer) and a GPIO block with up to 32 individually configurable I/Os. The interfaces share their pins with the GPIOs, so that depending on the selected configuration a reduced number of GPIOs is available. 4 GPIOs can be used as interrupt sources.

(9) Clock and Power Supply

The ERTEC 400 can be operated with a single, external 12.5 MHz crystal. An internal oscillator and PLL generate all required clocks for the ARM946E-S, the IRT block, the internal buses and other peripherals. Alternatively, an external reference clock of 50 MHz can be supplied. Two supply voltages are required for operation of ERTEC 400: The internal logic is running at 1.5 V and I/Os are operating at 3.3 V. The PCI interface has 5 V compatible I/Os.

1.2 Device Features

ARM946E-S Processor

- Adjustable operating frequency (50/100/150 MHz)
- System control co-processor (CP15)
- 4 kBytes of Data-TCM
- Interface with "Write buffer" on 32-bit multilayer AHB bus
- 8 kBytes I-cache and 4 kBytes D-cache with lock functionality
- Memory Protection Unit
- Cacheability attribute setting for regions
- Read/write access rights for certain modes only
- 2 interrupt controllers with 16 inputs for IRQ and 8 inputs for FIQ
- Debug/trace functionality by ETM9 module via JTAG interface
- Trace in full rate mode at operating frequencies of 50 and 100 MHz
- Trace in half rate mode at an operating frequency of 150 MHz
- 4-/8-bit trace data width selectable
- Trace can be restricted to selected address ranges and memory regions

• External Memory Interface (EMIF)

- SDRAM memory controller
 - Adjustable 16-/32-bit data bus width
 - PC100 SDRAM-compatible (50 MHz clock frequency)
 - Maximum of 256 MBytes/32-bit or 128 Mbytes/16-bit SDRAM
 - Adjustable RAS/CAS latency (2, 3 for Write; 1, 2 for Read)
 - 2-bit bank address (1/2/4 banks) via address bits A1 and A0
 - 8-/9/-10-/11-bit column address A13, A(11:2)
 - Maximum 13-bit row address A(14:2)
- Asynchronous memory controller for SRAM, Flash, I/O
 - Adjustable 8-/16-/32-bit data bus width
 - 4 chip selects with individual timing control for each chip select
 - Default setting for boot operation timing is "slow"
 - Maximum of 16 Mbytes can be addressed for each chip select
 - Chip select CS_PERO_N can be used for boot memory
 - Data bus width of boot ROM at CS_PER0_N is selectable via BOOT(2:0) pins
 - Adjustable timeout monitoring
 - DTR_N (direction) and OE_DRIVER_N (enable) control signals for direct control of an external driver for chip select signals CS_PER(3:0)_N

IRT Switch

- 4 Fast Ethernet ports
- 10/100 Mbps and full duplex/half duplex mode support
- Supports RT and IRT data traffic
- Autonegotiation
- Broadcast filter
- IEEE 1588 time stamping
- 192 kBytes of Communication SRAM

PCI Interface

- Host bridge functionality
- Master/target functions
- 32-bit/66 MHz PCI bus
- 32-bit AHB bus
- PCI configuration registers (can be initialized from ARM946E-S side)
- Power Management V1.1
- PCI interrupt outputs INTA N, INTB N and SERR N
- PCI segment of max. 2 GBytes can be addressed
- 3.3 V interface (5 V compatible)
- Fully compatible with PCI Local Bus Specification 2.2

Local Bus Unit (LBU)

- 16-bit data bus width, 21-bit address bus width
- Host access to LBU paging registers via chip select signal LBU_CS_R_N
- Host access to any address area of ERTEC 400 via chip select signal LBU_CS_M_N
- Maximum of 4 pages can be addressed
- Adjustable page-range and page-offset for each page; reconfigurable at any time

Other I/O Interfaces

- 32-bit General Purpose I/O (GPIO)
 - Input/outputs can be assigned on a bit-by-bit basis
 - All GPIO equipped with internal pull-up resistor
 - 4 GPIO inputs are interruptible (active Low level is not a supported interrupt level)
 - GPIOs can be assigned up to 4 different functions (see Table 2-6)
 - 8-/16-/32-bit access to registers is possible
- UART 1 and 2
 - Based on ARM PrimeCell UART PL010 and widely 16550 compatible
- SPI
 - Supports Motorola SPI, TI SSI and National Instruments microwire modes
 - Programmable data frame size and bit rate
 - Master and slave mode capability
 - Send and Receive FIFOs with 8 16-bit entries
 - Group and overrun error interrupts

Timers

- Two 32-bit down counters with load/reload capability
- Start, stop, continue functions and interrupts
- Cascadable to a 64-bit timer and additional 8-bit prescaler selectable
- Timers run on 50 MHz internal clock
- Additional 32-bit fail-safe F-Timer
- Runs from external clock F CLK

Watchdog

- 32-bit count-down watchdog 0 with output pin WDOUT0_N
- 36-bit count-down watchdog 1
- Load/reload function
- Write protection for watchdog
- Watchdog interrupt on the FIQ interrupt controller

1.3 Ordering Information

Device	Part Number	Package
ERTEC 400	μPD800232F1-012-HN2	P-FBGA304, 19 × 19 mm
LICIEO 400	μPD800232F1-012-HN2-A	1 1 50 /1004, 13 × 13 mm

Remark: Products with -A at the end of the part number are lead-free products.

1.4 Pin Configuration

Figure 1-1: Pin Configuration of ERTEC 400 - 304-Pin Plastic FBGA (19 mm × 19 mm)




Table 1-1: Pin Configuration of ERTEC 400 (1/5)

Pin Number	Pin Name	Pin Number	Pin Name
A2	AD01/LBU_DB01	A21	GND IO
A3	VDD IO	B1	A0
A4	AD07/LBU_DB07	B2	AD02/LBU_DB02
A5	VDD IO	B3	AD03/LBU_DB03
A6	AD12/LBU_DB12	B4	AD05/LBU_DB05
A7	GND IO	B5	AD08/LBU_DB08
A8	VDD IO	B6	AD10/LBU_DB10
A9	PERR_N/LBU_RD_N	B7	AD14/LBU_DB14
A10	IRDY_N/LBU_AB03	B8	CBE1_N/LBU_BE1_N
A11	VDD IO	B9	SERR_N/LBU_POL_RDY
A12	FRAME_N/LBU_AB04	B10	DEVSEL_N/LBU_AB01
A13	CBE2_N/LBU_AB05	B11	VDD Core
A14	AD19/LBU_AB09	B12	AD16/LBU_AB06
A15	VDD IO	B13	AD17/LBU_AB07
A16	CBE3_N/LBU_AB15	B14	AD21/LBU_AB11
A17	AD27/LBU_AB19	B15	AD23/LBU_AB13
A18	VDD IO	B16	AD25/LBU_AB17
A19	REQ_N/LBU_CS_M_N	B17	AD29/LBU_SEG_0
A20	VDD IO	B18	AD31/LBU_CS_R_N

Table 1-1: Pin Configuration of ERTEC 400 (2/5)

Pin Number	Pin Name	Pin Number	Pin Name
B19	CLK_PCI	E15	P5V_PCI
B20	INTB_N/LBU_IRQ1_N	E16	GND IO
B21	RXD_P3(1)/RXD_P1(3)	E17	RES_PCI_N
B22	RXD_P3(0)/RXD_P1(2)	E18	VDD Core
C1	A2	E19	VDD Core
C2	A1	E21	RX_ER_P3/COL_P1
C21	TXD_P3(1)/TXD_P1(3)	E22	RXD_P2(1)/RXD_P1(1)
C22	TXD_P3(0)/TXD_P1(2)	F1	A7
D1	A4	F2	A6
D2	A3	F4	A16/BOOT0
D4	AD00/LBU_DB00	F5	A15
D5	AD04/LBU_DB04	F6	VDD Core
D6	VDD Core	F7	GND IO
D7	CBE0_N/LBU_BE0_N	F8	P5V_PCI
D8	AD09/LBU_DB09	F9	AD15/LBU_DB15
D9	VDD Core	F10	GND Core
D10	STOP_N/LBU_AB00	F13	GND IO
D11	TRDY_N/LBU_AB02	F14	AD24/LBU_AB16
D12	P5V_PCI	F15	AD28/LBU_AB20
D13	IDSEL/LBU_AB14	F16	GND Core
D14	AD30/LBU_SEG_1	F17	VDD Core
D15	VDD Core	F18	GND IO
D16	PME_N/LBU_RDY_N	F19	CRS_DV_P3/RX_DV_P1
D17	GNT_N/LBU_CFG	F21	RXD_P2(0)/RXD_P1(0)
D18	INTA_N/LBU_IRQ0_N	F22	AVDD_PCI
D19	M66EN	G1	A9
D21	TX_EN_P3/TX_ERR_P1	G2	A8
D22	VDD IO	G4	A17/BOOT1
E1	VDD IO	G5	GND IO
E2	A5	G6	GND Core
E4	A14	G17	GND Core
E5	VDD Core	G18	CRS_DV_P2/CRS_P1
E6	GND Core	G19	CRS_DV_P1/RX_DV_P0
E7	AD06/LBU_DB06	G21	AGND_PCI
E8	AD11/LBU_DB11	G22	TXD_P2(1)/TXD_P1(1)
E9	AD13/LBU_DB13	H1	A11
E10	PAR/LBU_WR_N	H2	A10
E11	AD18/LBU_AB08	H4	VDD Core
E12	AD20/LBU_AB10	H5	A20/CONFIG1
E13	AD22/LBU_AB12	H6	A19/CONFIG0
E14	AD26/LBU_AB18	H17	leave open

Table 1-1: Pin Configuration of ERTEC 400 (3/5)

Pin Number	Pin Name	Pin Number	Pin Name
H18	RX_CLK_P1	N2	D0
H19	CRS_DV_P0/CRS_P0	N4	D18
H21	TXD_P2(0)/TXD_P1(0)	N5	VDD Core
H22	TX_EN_P2/TX_EN_P1	N6	D16
J1	A13	N17	GPIO4
J2	A12	N18	SMI_MDIO
J4	A18/BOOT2	N19	VDD Core
J5	A22/CONFIG3	N21	TXD_P0(1)/TXD_P0(1)
J6	A21/CONFIG2	N22	RXD_P0(0)/RXD_P0(0)
J17	TX_CLK_P1	P1	D1
J18	RX_ER_P2/RX_ER_P1	P2	D2
J19	VDD Core	P4	VDD Core
J21	RXD_P1(1)/RXD_P0(3)	P5	D19
J22	VDD IO	P6	GND IO
K1	RAS_SDRAM_N	P17	leave open
K2	CS_SDRAM_N	P18	VDD Core
K4	VDD Core	P19	GPIO5
K5	A23/CONFIG4	P21	TX_EN_P0/TX_EN_P0
K6	GND Core	P22	TXD_P0(0)/TXD_P0(0)
K17	TX_CLK_P0	R1	VDD IO
K18	RX_ER_P0/RX_ER_P0	R2	D3
K19	RX_CLK_P0	R4	D21
K21	RXD_P1(0)/RXD_P0(2)	R5	D22
K22	GND IO	R6	D20
L1	VDD IO	R17	GND IO
L2	CLK_SDRAM	R18	VDD Core
L4	CAS_SDRAM_N	R19	GPIO6
L5	BE2_DQM2_N	R21	RES_PHY_N
L18	GND Core	R22	REF_CLK
L19	VDD Core	T1	D4
L21	TXD_P1(1)/TXD_P0(3)	T2	D5
L22	TXD_P1(0)/TXD_P0(2)	T4	BE3_DQM3_N
M1	GND IO	T5	D23
M2	WE_SDRAM_N	T6	GND IO
M4	VDD Core	T17	GND Core
M5	D17	T18	GND IO
M18	SMI_MDC	T19	GPIO7
M19	TX_EN_P1/TX_ERR_P0	T21	GPIO0
M21	RXD_P0(1)/RXD_P0(1)	T22	VDD IO
M22	RX_ER_P1/COL_P0	U1	GND Core
N1	BE0_DQM0_N	U2	D6

Table 1-1: Pin Configuration of ERTEC 400 (4/5)

Pin Number	Pin Name	Pin Number	Pin Name
U4	VDD Core	W7	VDD Core
U5	GND Core	W8	VDD Core
U6	VDD Core	W9	GPIO28
U7	GND Core	W10	GPIO27
U8	DTR_N	W11	AVDD
U9	GND Core	W12	CLKP_B
U10	AGND	W13	GPIO12/CTS1_N/ ETMEXTOUT
U13	GND Core	W14	VDD Core
U14	GND Core	W15	VDD Core
U15	GPIO14/RXD2	W16	GPIO15/DCD2_N/WDOUT0_N
U16	GND IO	W17	VDD Core
U17	VDD Core	W18	TDI
U18	GND Core	W19	тск
U19	TMS	W21	DBGREQ
U21	GPIO1	W22	GPIO18/SSPRXD
U22	GND IO	Y1	VDD IO
V1	BE1_DQM1_N	Y2	D10
V2	D7	Y21	PIPESTA0
V4	D24	Y22	GPIO23/SCLKIN/DBGACK
V5	VDD Core	AA1	D11
V6	CS_PER3_N	AA2	D13
V7	GND IO	AA3	D15
V8	OE_DRIVER_N	AA4	D26
V9	GND Core	AA5	D28
V10	GPIO29	AA6	D30
V11	GPIO30	AA7	CS_PER1_N
V12	GPIO31	AA8	RDY_PER_N
V13	GND IO	AA9	WR_N
V14	VDD Core	AA10	GPIO25/TGEN_OUT1_N
V15	GPIO13/TXD2	AA11	GPIO24/PLL_EXT_IN_N
V16	TDO	AA12	F_CLK
V17	GND Core	AA13	CLKP_A
V18	VDD Core	AA14	GPIO17/CTS2_N/SSPOE
V19	TRST_N	AA15	RESET_N
V21	GPIO3	AA16	GPIO22/SFRMIN/TRACEPKT7
V22	GPIO2	AA17	GPIO20/SCLKOUT/TRACEPKT5
W1	D8	AA18	GPIO11/DSR1_N/TRACEPKT3
W2	D9	AA19	GPIO10/DCD1_N/TRACEPKT2
W4	D12	AA20	GPIO8/TXD1/TRACEPKT0
W5	D25	AA21	PIPESTA2
W6	CS_PER2_N	AA22	PIPESTA1

Table 1-1: Pin Configuration of ERTEC 400 (5/5)

Pin Number	Pin Name	Pin Number	Pin Name
AB2	D14	AB12	TAP_SEL
AB3	VDD IO	AB13	GND IO
AB4	D27	AB14	GPIO16/DSR2_N/SSPCTLOE/ETMEXTIN1
AB5	D29	AB15	VDD IO
AB6	D31	AB16	TRACECLK
AB7	VDD IO	AB17	GPIO21/SFRMOUT/TRACEPKT6
AB8	CS_PER0_N	AB18	GPIO19/SSPTXD/TRACEPKT4
AB9	RD_N	AB19	VDD IO
AB10	GPIO26	AB20	GPIO9/RXD1/TRACEPKT1
AB11	VDD IO	AB21	TRACESYNC

1.5 Pin Identification

Table 1-2: Pin Identification (1/2)

A(23:0)	: Address bus	PAR	: PCI parity
D(31:0)	: Data bus	SERR_N	: PCI system error
WR_N	: Write strobe	PERR_N	: PCI parity error
RD_N	: Read strobe	STOP_N	: PCI stop
CLK_SDRAM	: Clock to SDRAM	DEVSEL_N	: PCI device select
BE(3:0)_DQM(3:0)_N	: Byte enable	TRDY_N	: PCI target ready
CS_SDRAM_N	: Chip select to SDRAM	IRDY_N	: PCI initiator ready
RAS_SDRAM_N	: Row address strobe to SDRAM	FRAME_N	: PCI cycle frame
CAS_SDRAM_N	: Column address strobe to SDRAM	LBU_AB(20:0)	: LBU address bus
WE_SDRAM_N	: RD/WR SDRAM	LBU_DB(15:0)	: LBU data bus
CS_PER(3:0)_N	: Chip select	LBU_WR_N	: LBU write control
RDY_PER_N	: Ready signal	LBU_RD_N	: LBU read control
DTR_N	: Direction signal for external driver or scan clock	LBU_BE(1:0)_N	: LBU byte enable
OE_DRIVER_N	: Enable signal for external driver or scan clock	LBU_SEG_(1:0)	: LBU page selection
BOOT(2:0)	: Boot mode	LBU_IRQ_(1:0)_N	: LBU interrupt request
CONFIG(4:0)	: System configuration	LBU_RDY_N	: LBU ready signal
GPIO(31:0)	: GPIO pins	LBU_CS_M_N	: LBU chip select to ERTEC 400 internal resources
TXD(2:1)	: UART transmit data output	LBU_CS_R_N	: LBU chip select to page configuration registers
RXD(2:1)	: UART receive data input	LBU_CFG	: LBU separate RD/WR
DCD(2:1)_N	 : UART carrier detection signal 	LBU_POL_RDY	: LBU polarity selection for pin LBU_RDY_N
DSR(2:1)_N	: UART data set ready signal	SSPRXD	: SPI receive data
CTS(2:1)_N	: UART transmit enable signal	SSPTXD	: SPI transmit data
AD(31:0)	: PCI address data bits	SCLKOUT	: SPI clock out
IDSEL	: PCI initialization device select	SFRMOUT	: SPI serial frame output
CBE(3:0)_N	: PCI byte enable	SFRMIN	: SPI serial frame input
PME_N	: PCI power management	SCLKIN	: SPI clock in
REQ_N	: PCI request	SSPCTLOE	: SPI clock and serial frame output enable
GNT_N	: PCI grant	SSPOE	: SPI output enable
CLK_PCI	: PCI clock	TXD_P(3:0) 0	: (R)MII transmit data bit 0
RES_PCI_N	: PCI reset	TXD_P(3:0) 1	: (R)MII transmit data bit 1
INTA_N	: PCI interrupt INTA_N	TXD_P(1:0) 2	: MII transmit data bit 2
INTB_N	: PCI interrupt INTB_N	TXD_P(3:0) 3	: MII transmit data bit 3
M66EN	: PCI clock selection	RXD_P(3:0) 0	: (R)MII receive data bit 0

Table 1-2: Pin Identification (2/2)

RXD_P(3:0) 1	: (R)MII receive data bit 1	TRST_N	: JTAG reset
RXD_P(1:0) 2	: MII receive data bit 2	TCK	: JTAG clock
RXD_P(1:0) 3	: MII receive data bit 3	TDI	: JTAG data in
TX_EN_P(3:0)	: (R)MII transmit enable	TMS	: JTAG test mode select
TX_ERR_P(1:0)	: MII transmit error	TDO	: JTAG data out
CRS_DV_P(3:0)	: RMII carrier sense/data valid	DBGREQ	: Debug request to ARM9
RX_ER_P(3:0)	: (R)MII receive error	DBGACK	: Debug acknowledge
CRS_P(1:0)	: MII carrier sense	TAP_SEL	: Select TAP controller
RX_DV_P(1:0)	: MII receive data valid	CLKP_A	: Quartz connection
COL_P(1:0)	: MII collision	CLKP_B	: Quartz connection
RX_CLK_P(1:0)	: MII receive clock	REF_CLK	: Reference clock input
TX_CLK_P(1:0)	: MII transmit clock	F_CLK	: Clock for F-counter
SMI_MDC	: (R)MII SMI clock	RESET_N	: HW reset
SMI_MDIO	: (R)MII SMI input/output	WDOUT0_N	: Watchdog output
RES_PHY_N	: Reset to PHY	VDD Core	: Power supply for core, 1.5 V
PLL_EXT_IN_N	MC_PLL input signal	GND Core	: GND for core
TGEN_OUT1_N	MC_PLL output signal	VDD IO	: Power supply for IO 3.3 V
TRACEPKT(7:0)	: Trace pins of ETM	GND IO	: GND for IO
ETMEXTOUT	: ETM output signal	P5V_PCI	: Power supply for PCI 5 V
ETMEXTIN1	: ETM input signal	AVDD	: Analog power Supply for PLL, 1.5 V
PIPESTA(2:0)	: Trace pipeline status	AGND	: Analog GND for PLL
TRACESYNC	: Trace sync signal	AVDD_PCI	: Analog power supply for PLL in PCI I/F, 1.5 V
TRACECLK	: ETM trace or scan clock	AGND_PCI	: Analog GND for PLL in PCI I/F

1.6 Configuration of Functional Blocks

1.6.1 Block Diagram of ERTEC 400

PCI/Local Bus

12.5 MHz REF_CLK | | | | | JTAG / Debug External Memory Interface **1** 74 Reset Clock witz HW C ARM946E-S BSwith External TAP ARM I-Cache (8 kBytes) Memory SRAM Interrupt D-Cache (4 kBytes) Interface (8 kBytes) Controller D-TCM (4 kBytes) ETM (EMIF) 50/100/150 MHz Boot Slave Slave Slave Master APB (8 kBytes) (32 bit, 50 MHz) AHB/APB sidge Multilayer AHB (32 bit, 50 MHz) 2 x UART Ports (UART, SPI, WDT) 32 Peripheral Ports 2 x Timer, Master Master Slave Watchdog F-Timer PCI Communi-Local Bridge Switch Control **Bus Unit** SRAM (192 kBytes System 32 bit, 66 MHz) (LBU) Control Master/Target-(16 bit) Register capable Ethernet Ethernet Ethernet Ethernet **IRT** MC_PLL Channel (Port 0) Channel (Port 1) Channel (Port 2) Channel (Port 3) Switch Macro SMI -52 REF_CLK 2 x MII

Figure 1-2: Internal Block Diagram

1.6.2 On-chip Units

(1) CPU (ARM946E-S)

ERTEC 400 uses an ARM946E-S 32-bit RISC processor core running at a maximum speed of 150 MHz. This core processes 32-bit instructions according to the ARM5v5TE instruction set architecture as well as 16-bit wide THUMB instructions. Instruction throughput is increased using a five-stage pipeline, 8 kBytes of I-cache, 4 kBytes of D-cache and 4 kBytes of D-TCM.

(2) Multilayer AHB Bus

The Multilayer AHB bus is the data highway within ERTEC 400. It connects all major functional blocks with a 32-bit, 50 MHz segmented bus structure, that is able to run three bus transfers in parallel without blocking.

(3) External Memory Interface

Access to external memories is provided with a double memory controller that supports 256 MBytes of standard SDRAM with an access speed of 50 MHz and a total of 64 MBytes of static memory with one dynamic and four static chip select signals. The static chip select signals can be used for SRAM, Flash and peripheral devices. External bus width is configurable to 16-/32-bit for SDRAM and 8-/16-/32-bit for the static portion of the interface. Access timings are individually selectable for each chip select.

(4) Internal SRAM

ERTEC 400 provides 8 kBytes of internal SRAM in a 32-bit organization; the SRAM can be accessed with the multilayer AHB speed, i.e. 50 MHz.

(5) Interrupt Controller

The ARM processor core on ERTEC 400 has a "normal" interrupt input (IRQ) and a fast interrupt input (FIQ). With the on-chip interrupt controller, the interrupt processing capabilities are extended to 16 IRQs and 8 FIQs with prioritization and vectorization. These interrupts are partly assigned to internal resources and partly accessible to the external world via GPIO pins.

(6) IRT Switch

The IRT switch block on ERTEC 400 provides four 10/100 Mbps Ethernet channels; due to special control features and the large Communication SRAM of 192 kBytes, all channels support real-time and isochronous real-time communication. Connection to an Ethernet network is realized with external PHYs that are either wired to four RMII interfaces (4-channel operation) or two MII interfaces (2-channel operation).

(7) PCI Interface

ERTEC 400 has a 32-bit, 66 MHz PCI R2.2 compatible interface; host bridge functionality is provided and the PCI clock is applied externally. On the PCI- bus side the interface can act as a master or a target; on the AHB-side it can act as master or slave. The PCI configuration register set can be programmed from PCI or AHB bus (i.e. ARM946E-S) side. The interface supports PCI power management according to the V1.1 specification; 3.3 V and 5V PCI environments can be used.

(8) Local Bus Interface

The PCI interface pins are shared with a local bus interface (LBU) to an external host controller; it offers 21 address bits and 16 data bits. ERTEC 400 is a slave with respect to this interface. The external host can look through four configurable (in size and position) windows into ERTEC 400's address space. Read/write control is either done with separate read and write lines or with a common read/write line.

(9) AHB to APB Bridge

The slower peripherals of ERTEC 400 are connected to an internal 32-bit/50 MHz APB bus that can be accessed via an AHB-to-APB bridge from the AHB side. From the programmers point of view, these peripherals are memory mapped like any other.

(10) Boot ROM

ERTEC 400 has 8 kBytes of 32-bit wide boot ROM; it is pre-defined with a boot-loader program that supports various external boot sources: external Flash via EMIF, serial Flash or EEPROM via SPI, PCI/LBU with an external host and UART1. Selection of boot sources is done via the BOOT(2:0) configuration pins.

(11) GPIO Block

ERTEC 400 has a total of 32 GPIO pins that are individually programmable as input or output. Four of these GPIOs can be used as interrupts. 16 of these GPIOs are shared with the UARTs and the SPI.

(12) UART

Two identical UARTs can be used for asynchronous, serial communication. They are based on the ARM prime cell PL010 and are widely 16550-compatible. 2 data lines and 3 handshake lines are used. The internal 50 MHz clock is used for the UART operation and with a baud rate generator standard baud rates up to 115 kbps can be selected.

(13) SPI

The SPI is used for synchronous serial communication according to Motorola, TI and National quasi-standards. Frame size, protocol and speed are software programmable. The maximum transmission speed is 25 MHz in master mode and 4.16 MHz in slave mode. The SPI is based on the ARM prime cell PL021.

(14) Timers, Watchdog

ERTEC 400 has three timers and two watchdogs. Two of the timers are driven with the internal 50 MHz clock and based on 32-bit respectively 36-bit down counters that are cascadable and that can be configured with an additional 8-bit prescaler. The third timer, the F-timer, runs under the control of an external clock.

The watchdog timers are also based on 32-bit and 36-bit down-counters. Watchdog 0 (32-bit) is generating an output signal on the WDOUT0_N pin; watchdog 1 (36-bit) generates a reset.

(15) System Control Registers

A bundle of specific system control registers help to configure the processor and to analyse internal problems like access right and/or address range violations or timeouts.

[MEMO]

Chapter 2 Pin Functions

2.1 List of Pin Functions

Table 2-1: External Memory Interface Pin Functions

Pin Name	I/O	Function	Alternate Function
A(23:19)	I/O ^{Note}	External memory address bus (23:19)	CONFIG(4:0)Note
A(18:16)	I/O ^{Note}	External memory address bus (18:16)	BOOT(2:0)Note
A(15:0)	0	External memory address bus (15:0)	-
D(31:0)	I/O	External memory data bus (31:0)	-
WR_N	0	Write strobe signal	-
RD_N	0	Read strobe signal	-
CLK_SDRAM	0	Clock to SDRAM	-
CS_SDRAM_N	0	Chip select to SDRAM	-
RAS_SDRAM_N	0	Row address strobe to SDRAM	-
CAS_SDRAM_N	0	Column address strobe to SDRAM	-
WE_SDRAM_N	0	RD/WR signal to SDRAM	-
CS_PER(3:0)_N	0	Chip select to static memories/peripherals	-
BE(3:0)_DQM(3:0)_N	0	Byte enable to static memories/peripherals and SDRAM	-
RDY_PER_N	I	Ready signal from static peripherals	-
DTR_N	0	Direction signal for external driver or scan clock	-
OE_DRIVER_N	0	Enable signal for external driver or scan clock	-

Note: The BOOT(2:0) and CONFIG(4:0) pins used as inputs and read into the Boot_REG respectively Config_REG system configuration registers during the active RESET phase. After a reset, these pins are available as normal function pins and used as outputs

Table 2-2: PCI Interface Pin Functions

Pin Name	I/O ^{Note}	Function	Alternate Function ^{Note}
AD31	I/O	PCI address/data bit	LBU_CS_R_N
AD(30:29)	I/O	PCI address/data bits	LBU_SEG_(1:0)
AD(28:24)	I/O	PCI address/data bits	LBU_AB(20:16)
AD(23:16)	I/O	PCI address/data bits	LBU_AB(13:6)
AD(15:0)	I/O	PCI address data bits	LBU_DB(15:0)
IDSEL	I	PCI initialization device select	LBU_AB14
CBE3_N	I/O	PCI byte enable	LBU_AB15
CBE2_N	I/O	PCI byte enable	LBU_AB5
CBE1_N	I/O	PCI byte enable	LBU_BE1_N
CBE0_N	I/O	PCI byte enable	LBU_BE0_N
PME_N	I/O	PCI power management	LBU_RDY_N
REQ_N	0	PCI request	LBU_CS_M_N
GNT_N	I	PCI grant	LBU_CFG
CLK_PCI	I	PCI clock	-
RES_PCI_N	I	PCI reset	-
INTA_N	0	PCI INTA_N	LBU_IRQ0_N
INTB_N	0	PCI INTB_N	LBU_IRQ1_N
M66EN	I/O	PCI clock selection	-
PAR	I/O	PCI parity	LBU_WR_N
SERR_N	I/O	PCI system error	LBU_POL_RDY
PERR_N	I/O	PCI parity error	LBU_RD_N
STOP_N	I/O	PCI stop	LBU_AB0
DEVSEL_N	I/O	PCI device select	LBU_AB1
TRDY_N	I/O	PCI target ready	LBU_AB2
IRDY_N	I/O	PCI initiator ready	LBU_AB3
FRAME_N	I/O	PCI cycle frame	LBU_AB4

Note: PCI pins are alternatively used as local bus interface pins; in this table the I/O type is listed for the PCI function.

Table 2-3: Local Bus Interface Pin Functions

Pin Name	I/O ^{Note}	Function	Alternate Function ^{Note}
LBU_AB(20:16)	I	LBU address bits	AD(28:24)
LBU_AB15	I	LBU address bit	CBE3_N
LBU_AB14	I	LBU address bit	IDSEL
LBU_AB(13:6)	I	LBU address bits	AD(23:16)
LBU_AB5	I	LBU address bit	CBE2_N
LBU_AB4	I	LBU address bit	FRAME_N
LBU_AB3	I	LBU address bit	IRDY_N
LBU_AB2	I	LBU address bit	TRDY_N
LBU_AB1	I	LBU address bit	DEVSEL_N
LBU_AB0	I	LBU address bit	STOP_N
LBU_DB(15:0)	I/O	LBU data bits	AD(15:0)
LBU_WR_N	I	LBU write control signal	PAR
LBU_RD_N	I	LBU read control signal	PERR_N
LBU_BE(1:0)_N	I	LBU byte enable	CBE(1:0)_N
LBU_SEG_(1:0)	I	LBU page selection signal	AD(30:29)
LBU_IRQ_1_N	0	LBU interrupt request signal	INTB_N
LBU_IRQ_0_N	0	LBU interrupt request signal	INTA_N
LBU_RDY_N	0	LBU ready signal	PME_N
LBU_CS_M_N	I	LBU chip select for ERTEC 400 internal resources	REQ_N
LBU_CS_R_N	I	LBU chip select for page configuration registers	AD31
LBU_CFG	I	LBU RD/WR control selection	GNT_N
LBU_POL_RDY	I	LBU polarity selection for LBU_RDY_N pin	SERR_N

Note: Local bus interface pins are alternatively used as PCI pins; in this table the I/O type is listed for the local bus function.

Table 2-4: RMII Interface Pin Functions

Pin Name ^{Note}	I/O	Function	Alternate Function ^{Note}
SMI_MDC	0	SMI clock	SMI_MDC
SMI_MDIO	I/O	SMI input/output	SMI_MDIO
RES_PHY_N	0	Reset PHY	RES_PHY_N
TXD_P0(1:0)	0	Transmit Data Port 0 bits	TXD_P0(1:0)
RXD_P0(1:0)	I	Receive Data Port 0 bits	RXD_P0(1:0)
TX_EN_P0	0	Transmit Enable Port 0	TX_EN_P0
CRS_DV_P0	I	Carrier Sense/Data Valid Port 0	CRS_P0
RX_ER_P0	ļ	Receive Error Port 0	RX_ER_P0
TXD_P1(1:0)	0	Transmit Data Port 1 bits	TXD_P0(3:2)
RXD_P1(1:0)	I	Receive Data Port 1 bits	RXD_P0(3:2)
TX_EN_P1	0	Transmit Enable Port 1	TX_ERR_P0
CRS_DV_P1	I	Carrier Sense/Data Valid Port 1	RX_DV_P0
RX_ER_P1	I	Receive Error Port 1	COL_P0
TXD_P2(1:0)	0	Transmit Data Port 2 bits	TXD_P1(1:0)
RXD_P2(1:0)	ļ	Receive Data Port 2 bits	RXD_P1(1:0)
TX_EN_P2	0	Transmit Enable Port 2	TX_EN_P1
CRS_DV_P2	I	Carrier Sense/Data Valid Port 2	CRS_P1
RX_ER_P2	I	Receive Error Port 2	RX_ER_P1
TXD_P3(1:0)	0	Transmit Data Port 3 bits	TXD_P1(3:2)
RXD_P3(1:0)	I	Receive Data Port 3 bits	RXD_P1(3:2)
TX_EN_P3	0	Transmit Enable Port 3	TX_ERR_P1
CRS_DV_P3	I	Carrier Sense/Data Valid Port 3	RX_DV_P1
RX_ER_P3	I	Receive Error Port 3	COL_P1

Note: The alternate functions of RMII pins are MII pins; therefore some pin names are identical for both configurable functions. In this table I/O types are listed for the RMII configuration.

Table 2-5: MII Interface Pin Functions

Pin Name ^{Note}	I/O	Function	Alternate Function ^{Note}
SMI_MDC	0	Serial management interface clock	SMI_MDC
SMI_MDIO	I/O	Serial management interface data input/output	SMI_MDIO
RES_PHY_N	0	Reset signal to PHYs	RES_PHY_N
TXD_P0(3:2)	0	Transmit data port 0 bits	TXD_P1(1:0)
TXD_P0(1:0)	0	Transmit data port 0 bits	TXD_P0(1:0)
RXD_P0(3:2)	I	Receive data port 0 bits	RXD_P1(1:0)
RXD_P0(1:0)	I	Receive data port 0 bits	RXD_P0(1:0)
TX_EN_P0	0	Transmit enable port 0	TX_EN_P0
CRS_P0	I	Carrier sense port 0	CRS_DV_P0
RX_ER_P0	I	Receive error port 0	RX_ER_P0
TX_ERR_P0	0	Transmit error port 0	TX_EN_P1
RX_DV_P0	1	Receive data valid port 0	CRS_DV_P1
COL_P0	I	Collision port 0	RX_ER_P1
RX_CLK_P0	I	Receive clock port 0	-
TX_CLK_P0	I	Transmit clock port 0	-
TXD_P1(3:2)	0	Transmit data port 1 bits	TXD_P3(1:0)
TXD_P1(1:0)	0	Transmit data port 1 bits	TXD_P2(1:0)
RXD_P1(3:2)	I	Receive data port 1 bits	RXD_P3(1:0)
RXD_P1(1:0)	1	Receive data port 1 bits	RXD_P2(1:0)
TX_EN_P1	0	Transmit enable port 1	TX_EN_P2
CRS_P1	I	Carrier sense port 1	CRS_DV_P2
RX_ER_P1	I	Receive error port 1	RX_ER_P2
TX_ERR_P1	0	Transmit error port 1	TX_EN_P3
RX_DV_P1	I	Receive data valid port 1	CRS_DV_P3
COL_P1	I	Collision port 1	RX_ER_P3
RX_CLK_P1	1	Receive clock port 1	-
TX_CLK_P1	I	Transmit clock port 1	-

Note: The alternate functions of MII pins are RMII pins; therefore some pin names are identical for both configurable functions. In this table I/O types are listed for the MII configuration

Table 2-6: General Purpose I/O Pin Functions

Pin Name	I/O ^{Note}	Function	Alternate Function ^{Note}
GPIO(31:26)	I/O	General purpose I/O signal	-
GPIO25	I/O	General purpose I/O signal	TGEN_OUT1_N
GPIO24	I/O	General purpose I/O signal	PLL_EXT_IN_N
GPIO23	I/O	General purpose I/O signal	SCLKIN, DBGACK
GPIO22	I/O	General purpose I/O signal	SFRMIN, TRACEPKT7
GPIO21	I/O	General purpose I/O signal	SFRMOUT, TRACEPKT6
GPIO20	I/O	General purpose I/O signal	SCLKOUT, TRACEPKT5
GPIO19	I/O	General purpose I/O signal	SSPTXD, TRACEPKT4
GPIO18	I/O	General purpose I/O signal	SSPRXD
GPIO17	I/O	General purpose I/O signal	CTS2_N, SSPOE
GPIO16	I/O	General purpose I/O signal	DSR2_N, SSPCTLOE, ETMEXTIN1
GPIO15	I/O	General purpose I/O signal	DCD2_N, WDOUT0_N
GPIO14	I/O	General purpose I/O signal	RXD2
GPIO13	I/O	General purpose I/O signal	TXD2
GPIO12	I/O	General purpose I/O signal	CTS1_N, ETMEXTOUT
GPIO11	I/O	General purpose I/O signal	DSR1_N, TRACEPKT3
GPIO10	I/O	General purpose I/O signal	DCD1_N, TRACEPKT2
GPIO9	I/O	General purpose I/O signal	RXD1, TRACEPKT1
GPIO8	I/O	General purpose I/O signal	TXD1, TRACEPKT0
GPIO(7:0)	I/O	General purpose I/O signal	-

Note: Function and alternative functions are selected with the GPIO_PORT_MODE_H and GPIO_PORT_MODE_L registers. In this table the I/O types are listed for the GPIO function.

Table 2-7: UART1 and UART2 Pin Functions

Pin Name	I/O ^{Note}	Function	Alternate Function ^{Note}
TXD1	0	UART1 transmit data output	GPIO8, TRACEPKT0
RXD1	I	UART1 receive data input	GPIO9, TRACEPKT1
DCD1_N	I	UART1 carrier detection signal	GPIO10, TRACEPKT2
DSR1_N	I	UART1 data set ready signal	GPIO11, TRACEPKT3
CTS1_N	I	UART1 transmit enable signal	GPIO12, ETMEXTOUT
TXD2	0	UART2 transmit data output	GPIO13
RXD2	I	UART2 receive data input	GPIO14
DCD2_N	I	UART2 carrier detection signal	GPIO15, WDOUT0_N
DSR2_N	I	UART2 data set ready signal	GPIO16, SSPCTLOE, ETMEXTIN1
CTS2_N	I	UART2 transmit enable signal	GPIO17, SSPOE

Note: Function and alternative functions are selected with the GPIO_PORT_MODE_H and GPIO_PORT_MODE_L registers. In this table the I/O types are listed for the UART1 and UART2 function.

Table 2-8: SPI Pin Functions

Pin Name	I/O ^{Note}	Function	Alternate Function ^{Note}
SSPRXD	I	SPI receive data input	GPIO18
SSPTXD	0	SPI transmit data output	GPIO19, TRACEPKT4
SCLKOUT	0	SPI clock output	GPIO20, TRACEPKT5
SFRMOUT	0	SPI serial frame input signal	GPIO21, TRACEPKT6
SFRMIN	I	SPI serial frame output signal	GPIO22, TRACEPKT7
SCLKIN	I	SPI clock input	GPIO23, DBGACK
SSPCTLOE	0	SPI clock and serial frame output enable	GPIO16, DSR2_N, ETMEXTIN1
SSPOE	0	SPI output enable	GPIO17, CTS2_N

Note: Function and alternative functions are selected with the GPIO_PORT_MODE_H register. In this table the I/O types are listed for the SPI function.

Table 2-9: MC_PLL Pin Functions

Pin Name	I/O ^{Note 1}	Function	Alternate Function ^{Note 1}
PLL_EXT_IN_N	1	MC_PLL input signal	GPIO24
TGEN_OUT1_N	0	MC_PLL output signal Note 2	GPIO25

- **Notes: 1.** Function and alternative functions are selected with the GPIO_PORT_MODE_H register. In this table the I/O types are listed for the MC_PLL function.
 - 2. For a PROFINET IRT application, GPIO25 must be configured as TGEN_OUT1_N output pin. A synchronous clock signal is then output at this pin; during certification of a PROFINET IO device with IRT support this signal must be accessible from the outside.

Table 2-10: Clock and Reset Pin Functions

Pin Name	I/O	Function Alternate Fu			
TRACECLK	0	ETM trace or scan clock	-		
CLKP_A	I	Quartz connection	-		
CLKP_B	0	Quartz connection	-		
F_CLK	I	F_CLK for F-counter	-		
REF_CLK	I	Reference clock	-		
RESET_N	I	Hardware reset	-		

Table 2-11: JTAG and Debug Interface Pin Functions

Pin Name	I/O ^{Note}	Function	Alternate Function ^{Note}
TRST_N	Ţ	JTAG reset signal	
TCK	I	JTAG clock signal	
TDI	I	JTAG data input signal	
TMS	I	JTAG test mode select signal	
TDO	0	JTAG data output signal	
DBGREQ	I	Debug request signal	
DBGACK	0	Debug acknowledge signal	GPIO23/SCLKIN
TAP_SEL	1	TAP controller select signal	

Note: The DBGACK pin is alternatively used as GPIO or SPI pin; the function is selected with the GPIO_PORT_MODE_H register. In this table the I/O type is listed for the DBGACK function.

Table 2-12: Trace Port Pin Functions

Pin Name	I/O ^{Note}	Function Alternate Function	
TRACEPKT7	0	Trace packet bit	GPIO22/SFRMIN
TRACEPKT6	0	Trace packet bit	GPIO21/SFRMOUT
TRACEPKT5	0	Trace packet bit	GPIO20/SCLKOUT
TRACEPKT4	0	Trace packet bit	GPIO19/SSPTXD
TRACEPKT3	0	Trace packet bit	GPIO11/DSR1_N
TRACEPKT2	0	Trace packet bit	GPIO10/DCD1_N
TRACEPKT1	0	Trace packet bit	GPIO9/RXD1
TRACEPKT0	0	Trace packet bit	GPIO8/TXD1
PIPESTA(2:0)	0	CPU pipeline status	-
TRACESYNC	0	Trace sync signal	-
ETMEXTIN1	I	External input to the ETM	GPIO16/DSR2_N/SSPCTLOE
ETMEXTOUT	0	Output signal from the ETM	GPIO12/CTS1_N

Note: Several trace port pins are alternatively used as GPIO, UART or SPI pins; the function is selected with the GPIO_PORT_MODE_H and GPIO_PORT_MODE_L registers. In this table the I/O types are listed for the trace port pin functions.

Table 2-13: Power Supply Pin Functions

Pin Name	Function
VDD Core	Power supply for core, 1.5 V
GND Core	GND for core
VDD IO	Power supply for IO, 3.3 V
GND IO	GND for IO
P5V_PCI	Power supply for PCI, 5V Note
AVDD	Analog power supply for PLL, 1.5 V
AGND	Analog GND for PLL
AVDD_PCI	Analog power supply for PLL in PCI I/F, 1.5 V
AGND_PCI	Analog GND for PLL in PCI I/F

Note: In PCI mode the P5V_PCI pins must be connected to the PCI bus supply pins +V_{IO} (name according to PCI specification). In LBU mode the P5V_PCI pins must be connected to VDD IO.

2.2 Pin Characteristics

Table 2-14: Pin Characteristics (1/2)

Pin Name	I/O	Input type	Output type	Internal pull	Drive capability		
Fill Name	1/0	input type	Output type	up/down	Іон	l _{OL}	
A(23:16)	I/ONote 1	SchmittNote 1	3.3 V CMOS	-	9 mA	9 mA	
A(15:0)	0	-	3.3 V CMOS	-	9 mA	9 mA	
D(31:0)	I/O	Schmitt	3.3 V CMOS	50 kΩ pull up	9 mA	9 mA	
WR_N	0	-	3.3 V CMOS	-	9 mA	9 mA	
RD_N	0	-	3.3 V CMOS	-	9 mA	9 mA	
CLK_SDRAM	0	-	3.3 V CMOS	-	9 mA	9 mA	
CS_SDRAM_N	0	1	3.3 V CMOS	-	9 mA	9 mA	
RAS_SDRAM_N	0	1	3.3 V CMOS	-	9 mA	9 mA	
CAS_SDRAM_N	0	1	3.3 V CMOS	-	9 mA	9 mA	
WE_SDRAM_N	0	1	3.3 V CMOS	-	9 mA	9 mA	
CS_PER(3:0)_N	0	-	3.3 V CMOS	-	6 mA	6 mA	
BE(3:0)_DQM(3:0)_N	0	-	3.3 V CMOS	-	9 mA	9 mA	
RDY_PER_N	I	Schmitt	-	50 kΩ pull up	-	-	
DTR_N	0	-	3.3 V CMOS	-	9 mA	9 mA	
OE_DRIVER_N	0	-	3.3 V CMOS	-	9 mA	9 mA	
AD(31:0)	I/O	PCI ^{Note 2}	PCI ^{Note 2}	-			
IDSEL	I	PCI ^{Note 2}	-	-			
CBE(3:0)_N	I/O	PCI ^{Note 2}	PCI ^{Note 2}	-	-		
PME_N	I/O	PCI ^{Note 2}	PCI ^{Note 2}	-			
REQ_N	0	-	PCI ^{Note 2}	-	501	Note 2	
GNT_N	I	PCI ^{Note 2}	-	-	- PCI	1010 2	
CLK_PCI	I	PCI ^{Note 2}	-	-			
RES_PCI_N	I	PCI ^{Note 2}	-	-			
INTA_N	0	-	PCI ^{Note 2}	-			
INTB_N	0	-	PCI ^{Note 2}	-			
M66EN	I	Schmitt	-	-	-	-	
PAR	I/O	PCI ^{Note 2}	PCI ^{Note 2}	-			
SERR_N	I/O	PCI ^{Note 2}	PCI ^{Note 2}	-			
PERR_N	I/O	PCI ^{Note 2}	PCI ^{Note 2}	-	PCI ^{Note 2}		
STOP_N	I/O	PCI ^{Note 2}	PCI ^{Note 2}	-			
DEVSEL_N	I/O	PCI ^{Note 2}	PCI ^{Note 2}	-			
TRDY_N	I/O	PCI ^{Note 2}	PCI ^{Note 2}	-	1		
IRDY_N	I/O	PCI ^{Note 2}	PCI ^{Note 2}	-	1		
FRAME_N	I/O	PCI ^{Note 2}	PCI ^{Note 2}	-	1		
					1		

Notes: 1. The address pins A(23:16) are used as inputs only during the active reset phase.

2. PCI I/Os can be either 3.3 V PCI (if the PCI interface is operated with 3.3 V) or 5 V tolerant PCI (if the PCI interface is configured to 5 V tolerant operation). Drive capability complies to the PCI specification R2.2.

Table 2-14: Pin Characteristics (2/2)

Pin Name	I/O	Input type	Output type	Internal pull	Drive capability	
riii Naiile	1/0	input type	Output type	up/down	I _{OH}	I _{OL}
PIPESTA(2:0)	0	-	3.3 V CMOS	-	9 mA	9 mA
TRACESYNC	0	-	3.3 V CMOS	-	9 mA	9 mA
SMI_MDC	0	-	3.3 V CMOS	-	6 mA	6 mA
SMI_MDIO	I/O	Schmitt	3.3 V CMOS	-	6 mA	6 mA
RES_PHY_N	0	-	3.3 V CMOS	-	6 mA	6 mA
TXD_Pn(1:0)Note 1	0	-	3.3 V CMOS	-	6 mA	6 mA
RXD_Pn(1:0) ^{Note 1}	I	Schmitt	-	50 kΩ pull down	-	-
TX_EN_Pn ^{Note 1}	0	-	3.3 V CMOS	-	6 mA	6 mA
CRS_DV_PnNote 1	I	Schmitt	-	50 kΩ pull down	-	-
RX_ER_Pn ^{Note 1}	I	Schmitt	-	50 kΩ pull down	-	-
TXD_Pn(3:0)Note 2	0	-	3.3 V CMOS	-	6 mA	6 mA
RXD_Pn(3:0)Note 2	I	Schmitt	-	50 kΩ pull down	-	-
TX_EN_PnNote 2	0	-	3.3 V CMOS	-	6 mA	6 mA
CRS_PnNote 2	ı	Schmitt	-	50 kΩ pull down	-	-
RX_ER_Pn ^{Note 2}	ı	Schmitt	-	50 kΩ pull down	-	-
TX_ERR_Pn ^{Note 2}	0	-	3.3 V CMOS	-	6 mA	6 mA
RX_DV_Pn ^{Note 2}	I	Schmitt	-	50 kΩ pull down	-	-
COL_PnNote 2	ı	Schmitt	-	50 kΩ pull down	-	-
RX_CLK_Pn ^{Note 2}	ı	Schmitt	-	50 kΩ pull down	-	-
TX_CLK_PnNote 2	ı	Schmitt	-	50 kΩ pull down	-	-
GPIO(31:23)	I/O	Schmitt	3.3 V CMOS	50 kΩ pull up	6 mA	6 mA
GPIO(22:19)	I/O	Schmitt	3.3 V CMOS	50 kΩ pull up	9 mA	9 mA
GPIO(18:12)	I/O	Schmitt	3.3 V CMOS	50 kΩ pull up	6 mA	6 mA
GPIO(11:0)	I/O	Schmitt	3.3 V CMOS	50 kΩ pull up	9 mA	9 mA
TRACECLK	0	-	3.3 V CMOS	-	18 mA	18 mA
CLKP_A	1	Osc. in	-	-	-	-
CLKP_B	0	-	Osc. out	-	6 mA	6 mA
F_CLK	1	3.3 V CMOS	-	-	-	-
REF_CLK	1	3.3 V CMOS	-	-	-	-
RESET_N	1	Schmitt	-	50 kΩ pull up	-	-
TRST_N	I	Schmitt	-	-	-	-
TCK	I	Schmitt	-	50 kΩ pull up	-	-
TDI	I	Schmitt	-	50 kΩ pull up	-	-
TMS	I	Schmitt	-	50 kΩ pull up	-	-
TDO	0	-	3.3 V CMOS	-	6 mA	6 mA
DBGREQ	I	Schmitt	-	50 kΩ pull down	-	-
TAP_SEL	I	Schmitt	-	50 kΩ pull up	-	-

Notes: 1. The number "n" can take the integer values 0 to 3 and refers to the RMII ports.

2. The number "n" can take the integer values 0 and 1 and refers to the MII ports.

Remark: Shared pins are not listed with all possible pin names. Please check Tables 2-1 to 2-12 for possible pin names first, before looking up pin characteristics in Table 2-14.

2.3 Pin Status and Recommended Connections

Table 2-15: Pin Status During Reset and Recommended Connections (1/3)

Pin Name	I/O	Internal pull up/down	I/O during reset	Level during reset	External pull up/down required
A(23:16)	I/O ^{Note 1}	-	Note 1	-	Note 1
A(15:0)	0	-	0	L	-
D(31:0)	I/O	50 kΩ pull up	I	Н	-
WR_N	0	-	0	Н	-
RD_N	0	-	0	Н	-
CLK_SDRAM	0	-	0	L	-
CS_SDRAM_N	0	-	0	Н	-
RAS_SDRAM_N	0	-	0	Н	-
CAS_SDRAM_N	0	-	0	Н	-
WE_SDRAM_N	0	-	0	Н	-
CS_PER(3:0)_N	0	-	0	Н	-
BE(3:0)_DQM(3:0)_N	0	-	0	Н	-
RDY_PER_N	I	50 kΩ pull up	1	Н	-
DTR_N	0	-	0	Н	-
OE_DRIVER_N	0	-	0	Н	-
AD(31:0)	I/O	-	I	-	Pull up ^{Note 2}
IDSEL	ı	-	I	-	Pull up ^{Note 2}
CBE(3:0)_N	I/O	-	I	-	Pull up ^{Note 2}
PME_N ^{Note 3}	I/O	-	I	Н	Pull up ^{Note 4}
REQ_N ^{Note 3}	0	-	tri-state	-	Pull up ^{Note 2, 4}
GNT_N ^{Note 3}	I	-	I	-	Pull up ^{Note 2, 4}
CLK_PCI ^{Note 3}	I	-	I	-	Pull down ^{Note 2, 5}
RES_PCI_N	I	-	I	-	Pull up ^{Note 2, 4, 5}
INTA_N ^{Note 3}	0	-	tri-state	Н	Pull up ^{Note 4}
INTB_N ^{Note 3}	0	-	tri-state	Н	Pull up ^{Note 4}
M66EN ^{Note 3}	I	-	I	-	Pull down ^{Note 2, 5}
PAR Note 3	I/O	-	I	-	Pull up ^{Note 2}
SERR_N ^{Note 3}	I/O	-	I	Н	Pull up ^{Note 2, 4}
PERR_N ^{Note 3}	I/O	-	I	-	Pull up ^{Note 2, 4}
STOP_N ^{Note 3}	I/O	-	I	-	Pull up ^{Note 2, 4}

Notes: 1. The address pins A(23:16) are used as inputs only during the active reset phase in order to read the device's proper start up configurations. A(23:16) must therefore be equipped with external pull up/down resistors according to the desired start up configuration. Please consult the user's manual for details.

- 2. These resistors are required, when neither the PCI interface nor the LBU interface are used. In this case ERTEC 400 must be configured to LBU mode (CONFIG2 = 0_b).
- 3. The reset signal, that affects these pins, is RES_PCI_N.
- 4. These pull-up resistors are required, when the interface is operated in PCI mode.
- 5. These resistors are required, when the interface is operated in LBU mode.

44

Table 2-15: Pin Status During Reset and Recommended Connections (2/3)

Pin Name	I/O	Internal pull up/down	I/O during reset	Level during reset	External pull up/down required
DEVSEL_N ^{Note 1}	I/O	-	I	-	Pull up ^{Note 2, 4}
TRDY_N ^{Note 1}	I/O	-	I	-	Pull up ^{Note 2, 4}
IRDY_N ^{Note 1}	DY_N ^{Note 1} I/O -		I	-	Pull up ^{Note 2, 4}
FRAME_N ^{Note 1}	I/O	-	I	-	Pull up ^{Note 4}
PIPESTA(2:0)	0	-	0	L	-
TRACESYNC	0	-	0	L	-
SMI_MDC	0	-	0	L	-
SMI_MDIO	I/O	-	I	Н	Pull up
RES_PHY_N	0	-	0	L	-
TXD_Pn(1:0)Note 3	0	-	0	L	-
RXD_Pn(1:0) ^{Note 3}	- 1	50 kΩ pull down	I	L	-
TX_EN_Pn ^{Note 3}	0	-	0	L	-
CRS_DV_PnNote 3	I	50 kΩ pull down	I	L	-
RX_ER_PnNote 3	I	50 kΩ pull down	I	L	-
TXD_Pn(3:0)Note 5	0	-	0	L	-
RXD_Pn(3:0)Note 5	I	50 kΩ pull down	I	L	-
TX_EN_PnNote 5	0	-	0	L	-
CRS_Pn ^{Note 5}	I	50 kΩ pull down	I	L	-
RX_ER_PnNote 5	I	50 kΩ pull down	I	L	-
TX_ERR_PnNote 5	0	-	0	L	-
RX_DV_Pn ^{Note 5}	I	50 kΩ pull down	I	L	-
COL_Pn ^{Note 5}	I	50 kΩ pull down	I	L	-
RX_CLK_PnNote 5	I	50 kΩ pull down	I	L	-
TX_CLK_PnNote 5	I	50 kΩ pull down	I	L	-
GPIO(31:0)	I/O	50 kΩ pull up	I	Н	-
TRACECLK	0	-	0	L	-
CLKP_A	1	-	I	-	-
CLKP_B	0	-	0	-	-
F_CLK	1	-	I	-	-
REF_CLK	ı	-	I	-	-
RESET_N	I	50 kΩ pull up	I	LNote 6	-

Notes: 1. The reset signal, that affects these pins is RES_PCI_N.

- 2. These resistors are required, when neither the PCI interface nor the LBU interface are used. In this case ERTEC 400 must be configured to LBU mode (CONFIG2 = 0_b).
- 3. The number "n" can take the integer values 0 to 3.
- 4. These pull-up resistors are required, when the interface is operated in PCI mode.
- 5. The number "n" can take the integer values 0 and 1.
- 6. RESET_N must be externally driven low in order to reset the device.

Chapter 2 Pin Functions

Table 2-15: Pin Status During Reset and Recommended Connections (3/3)

Pin Name	I/O	Internal pull up/down	I/O during reset	Level during reset	External pull up/down required
TRST_N	T_N I -		I	H ^{Note 1}	Pull up
TCKNote 2	1	50 kΩ pull up	I	Н	-
TDI ^{Note 2}	1	50 kΩ pull up	I	Н	-
TMS ^{Note 2}	1	50 kΩ pull up	I	Н	-
TDO ^{Note 2}	0	-	0	L	-
DBGREQ	I	50 kΩ pull down	I	L	-
TAP_SEL I		50 kΩ pull up	I	Н	-

Notes: 1. High level is generated from external pull up resistor and not by internal device circuitry.

2. The reset signal, that affects these pins, is TRST_N.

Remark: Shared pins are not listed with all possible pin names. Please check Tables 2-1 to 2-13 for possible pin names first, before looking up reset characteristics and recommended connections in Table 2-15.

Chapter 3 CPU Function

3.1 Structure of The ARM946E-S Processor System

An ARM946E-S processor system is used in ERTEC 400. Figure 3-1 shows the structure of the processor. In addition to the ARM9E-S processor core, the system contains a data cache, an instruction cache, a memory protection unit (MPU), a system control co-processor, and a tightly coupled data memory. The processor system has an interface to the integrated AHB bus.




Figure 3-1: ARM 946E-S Processor System in ERTEC 400

The ARM946E-S processor system is a member of the ARM9 Thumb family. It has a processor core with Harvard architecture. Compared to the standard ARM9 family, the ARM946E-S has an enhanced 5vTE architecture permitting faster switching between ARM and Thumb code segments and an enhanced multiplier structure. In addition, the processor has an integrated JTAG interface.

The processor can be operated at 50 MHz, 100 MHz or 150 MHz. The operating frequency is set during the reset phase via the CONFIG3 and CONFIG4 configuration pins. Communication with the components of the ERTEC 400 takes place via the AHB bus at a frequency of 50 MHz.

3.2 Cache Structure of ARM946E-S

The following caches are integrated in the ARM946E-S processor system:

- 8 kBytes of instruction cache (I-cache) with lock function
- 4 kBytes of data cache (D-cache) with lock function

Both caches are 4-way set associative and have 1-kByte segments. Each segment consists of 32 lines with 32 Bytes (8 x 4 Bytes). The D-cache has a write buffer with write-back function.

The lock function enables the user to "freeze" the contents of the cache segments. This function allows the code for fast routines to be kept permanently in the I-cache. This mechanism can only be implemented on a segment-specific basis in the ARM946E-S.

Both caches are locked after a reset. The caches can be enabled only if the memory protection unit is enabled at the same time. The I-cache can be enabled by setting Bit 12 of the CP15 control register; the D-cache can be enabled by setting Bit 2 of the CP15 control register. Access to this area is blocked if the cache is not enabled. When enabled, the caches can be accessed with the full CPU speed, i.e. with a maximum of 150 MHz.

3.3 Tightly Coupled Memories

A 4-kBytes data TCM (D-TCM) is implemented in the ARM946E-S processor of ERTEC 400. A TCM is a (mostly) small portion of memory that is close to the core, that can be accessed with full CPU speed, but that is not subjected to automatic control mechanisms like a cache. It is typically used to keep the data for time-critical routines.

The D-TCM is locked after a reset; it can be mapped to various positions in the address space of the ARM946E-S and must be used together with a region of the memory protection unit. The D-TCM can be enabled by setting Bit 16 of the CP15 control register. In addition, the address position of the D-TCM must be set in the Tightly-Coupled Memory Region register.

3.4 Memory Protection Unit (MPU)

The memory protection unit enables the user to partition the address space of the ARM946E-S processor into several regions and to assign various attributes to these regions.

A maximum of 8 regions of variable size can be set. If regions overlap, the attributes of the higher region number apply. The possible settings for each region are as follows:

- · Base address of region
- · Size of region
- Cache and "write buffer" configuration
- · Read/write access enable for privileged users/users

They have to be made in the following registers of the ARM946E-S:

- · Register 2: Cache configuration register"
- Register 3: Write buffer control register"
- · Register 5: Access permission register"
- Register 6: Protection region/base size register"

The base address defines the start address of the region. It must always be a multiple of the size of the region.

Example: The region size is 4 kBytes. The starting address is then always a multiple of 4 kBytes.

Before the MPU is enabled, at least one region must have been specified. Otherwise, the ARM946E-S can enter a state that can only be cancelled by a reset. The MPU can be enabled by setting Bit 0 of the CP15 control register. If the MPU is locked, neither the I-cache nor the D-cache can be accessed even if they are enabled.

3.5 Bus Interface of ARM946E-S

The ARM946E-S uses an AHB bus master interface to the multilayer AHB bus for opcode fetches and data transfers. The interface operates at a fixed frequency of 50 MHz, independently of the CPU frequency. The two uni-directional data buses and the address bus each have a width of 32 bits. The AHB bus supports burst transfers that are typically used during cache operations.

To improve system performance, the AHB bus master interface contains a write buffer that reduces CPU stall times during data cache misses. The write buffer operation is normally transparent, however there is indirect control over the write buffer using the MPU. If a memory region is specified as non-cacheable and non-bufferable in the MPU, the write buffer is effectively bypassed.

3.6 ARM946E-S Embedded Trace Macrocell (ETM9)

An ETM9 module is connected at the ARM946E-S. This module permits debugging support for data and instruction traces in the ERTEC 400. The module contains all signals required by the processor for the data and instruction traces. The ETM9 module is operated by means of the JTAG interface. The trace information is provided outwards to the trace port via a FIFO memory. A more detailed description is in section 21.1.

3.7 ARM946E-S Registers

Beside the working registers that are part of the ARM9E-S core architecture, the ARM946E-S processor system includes a CP15 coprocessor with a register set for system control. These registers are used for functions like

- Cache type and cache memory area configuration
- · Tightly coupled memory area configuration
- · Memory protection unit setting for various regions and memory types
- Assignment of system option parameters
- Configuration of "Little Endian" or "Big Endian" operation

Table 3-1 summarizes the function of the CP15 coprocessor registers and their access options.

Register Access type Comment Notes ID code register 0 R Cache type register 1 Tightly coupled memory size register R/W Control register 1 2 R/W 2 Cache configuration register R/W 3 Write buffer control register 4 _ Reserved 3 5 R/W Access permission register 2 R/W Protection region base/size register 1 6 7 W Cache operation register 3 8 Reserved Cache lock-down register 9 R/W 1,2 Tightly coupled memory region Reserved 3 10 11 Reserved 3 12 Reserved 3 R/W Trace process ID register 13 14 Reserved 3 RAM/TAG-BIST test register Test state register R/W 15 1 Cache debug index register Trace control register

Table 3-1: CP15 Coprocessor Registers

Notes: 1. These register locations provide access to several registers that are selected with the "opcode 2" or "CRm" field of the ARM register access instructions.

- 2. Separate registers implemented for instruction and data.
- 3. Undefined, when read: do not write!

Remark: Details about the ARM946E-S processor system and its components can be found in the related ARM documents (see page 6).

Chapter 4 ERTEC 400 Bus System

ERTEC 400 has two internal buses respectively bus systems:

- High-performance communication bus (multilayer AHB bus)
- I/O bus (APB bus)

The following functional blocks are directly connected to the multilayer AHB bus:

- ARM946E-S processor system (master interface)
- IRT switch (master/slave interface)
- · Local bus unit (master interface)
- PCI (master/slave interface)
- Interrupt controller (slave interface)
- Local SRAM (slave interface)
- External memory interface (slave interface)
- AHB-to-APB bridge (slave interface)

The current AHB master can access the remaining I/O devices that are connected to the APB bus via an AHB-to-APB bridge. PCI and LBU masters must be used exclusively; i. e. only one can be active. The selection is made during reset using the CONFIG2 input pin.

4.1 Multilayer AHB Bus

The multilayer AHB bus in ERTEC 400 is characterized by high bus availability and data throughput. The multilayer AHB bus is a 32-bit wide bus with multiple master capability. It runs at a frequency of 50 MHz and has the functionality of the ARM AHB bus (see documents listed on page 6). By combination of multiple AHB segments to the multilayer AHB bus, three AHB masters can access various AHB slaves simultaneously. PCI and LBU masters must be used exclusively; i. e. only one can be active. The selection is made during reset using the CONFIG2 input pin.

(1) AHB Arbiters

Arbiters control the access when multiple AHB masters try to access a slave simultaneously. Each of the AHB arbiters uses the same "round robin" arbitration scheme. The round robin arbitration scheme prevents mutual blocking of the AHB masters over a long period on the multilayer AHB bus.

(2) AHB Master-Slave Coupling

As can be seen in the block diagram in Figure 1-2, not every AHB master is connected to an arbitrary AHB slave. Table 4-1 shows the possible AHB master/slave communication combinations.

Table 4-1: Possible AHB Master/slave Combinations

AHB slaves

					AHB s	slaves					
		AHB master priority	AHB-to- APB	External memory interface	PCI	IRT	SRAM	Interrupt controller			
4115	ARM	high	Х	Х	х	х	х	х			
AHB masters	IRT	medium	-	х	х	-	х	-			
	PCI/LBU	low	Х	Х	-	х	Х	-			

Remark: "x" stands for "possible; "-" stands for "impossible"

For closed-loop control applications, attention must be paid that AHB masters do not block each other over a long period. This would be possible if, for example, a PCI master and ARM master want to access the same IRT slave with a time lag. In this case, the ARM master would have to pause in a "Wait" until the PCI master enables the IRT slave again. To prevent this situation, monitoring is integrated into the AHB master interfaces of PCI/LBU and IRT switch, which enables the slave momentarily via an IDLE state after 8 consecutive data transfers (burst or single access). In this phase, another AHB master can access this slave.

In case of simultaneous accesses of two AHB masters to the same address, the characteristics of the higher priority master's access are stored in several system control registers (see Chapter 20.1 for details).

4.2 APB I/O Bus

All less demanding peripherals are connected to the ARM946E-S processor system via the multilayer AHB bus, an AHB-to-APB bridge and an APB bus. The APB bus itself has a width of 32 bits and operates at a frequency of 50 MHz. All registers in the peripheral I/O blocks are memory mapped into the address space of the ARM946E-S processor system.

Remark: A detailed specification of the internal bus systems of ERTEC 400 can be found in the related ARM documents (see page 6).

Chapter 5 ERTEC 400 Memory Map

This section presents a detailed description of the memory areas of all integrated function blocks. The memory map depends on the device configuration selected during reset, on register settings and finally on the block that actually accesses the memory.

5.1 Memory Partitioning of ERTEC 400

The memory partitioning is explained from the position of the multilayer AHB bus. Basically, the AHB bus has an 32-bit address range that corresponds to 4 GBytes of memory. Every potential master on the multilayer AHB bus has its own perception of the memory range. These different perceptions are summarized in Table 5-1.

Table 5-1: Memory Area Partitioning

	i	i	i	 	
Start address	Segment	ARM946E-S	IRT Switch	PCI/LBU	
End address	o o go.n.	,		,	
0000 0000H	0	Internal boot ROM or	Internal boot ROM or	Internal boot ROM or	
0FFF FFFFH	U	internal SRAM	internal SRAM	internal SRAM	
1000 0000H	1	IRT-Switch	Not used	IRT-Switch	
1FFF FFFFH	ı	IKI-SWICH	Not used	IK I-SWILCII	
2000 0000H	2	External memory inter-	External memory inter-	External memory inter-	
2FFF FFFFH	2	face (CS_SDRAM_N)	face (CS_SDRAM_N)	face (CS_SDRAM_N)	
3000 0000H	3	External memory inter-	External memory inter-	External memory interface (CS_PER(3:0)_N)	
3FFF FFFFH	3	face (CS_PER(3:0)_N)	face (CS_PER(3:0)_N)		
4000 0000H	4	AHB-to-APB bridge	Not used	AHB-to-APB bridge	
4FFF FFFFH	4	Allb-to-AFB blidge	Not useu		
5000 0000H	5	Interrupt controller	Not used	Not used	
5FFF FFFFH	3	interrupt controller	Not used	Not used	
6000 0000H	6	Internal SRAM	Internal SRAM	Internal SRAM	
6FFF FFFFH	0	Internal SKAIVI	Internal SKAW	Internal SKAIVI	
7000 0000H	7	External memory	Not used	External memory	
7FFF FFFFH	,	interface registers	Not useu	interface registers	
8000 0000H	8-15	PCI	PCI	Not used	
FFFF FFFFH	0-10	FOI	FOI		

5.2 Detailed Memory Map Description

Table 5-2 below presents a more detailed description of the memory segments. Memories in address ranges, that are handled by external chip select signals, are mirrored over the complete address range of the respective chip select. However mirrored segments should not be used for addressing to ensure compatibility in case of future memory expansions.

When a locked I-cache or D-cache and D-TCM are used, they can only be addressed by the ARM946E-S and not by PCI or IRT. When the I-cache is used, it cross-fades the first 4 kBytes (addresses 0000 0000H to 0000 0FFFH) of the memory area. The D-TCM memory can be positioned flexibly in the address space of the ARM946E-S with the Tightly-Coupled Memory Region register of the CP15 system control coprocessor.

Table 5-2: Detailed Description of Memory Segments (1/2)

Segment	Contents	Address range	Size	Comment		
	Boot ROM			After reset: Boot ROM (8 kBytes, physical) Note 1		
0	Internal SRAM	0000 0000H - 0FFF FFFFH	256 MBytes	After memory swap using MEM_SWAP register: Internal SRAM (8 kBytes, physical) ^{Note 1}		
				1000 0000H - 100F FFFFH for registers Note 2		
1	IRT switch	1000 0000H - 1FFF FFFFH	256 MBytes	1010 0000H - 101F FFFFH for Communication SRAM (192 kBytes, physical) ^{Note 2}		
2	EMIF (SDRAM)	2000 0000H - 2FFF FFFFH	256 MBytes	Smaller external memory ranges are mirrored over the entire 256 MByte range.		
	I/O Bank 0	3000 0000H - 30FF FFFFH	16 MBytes			
	I/O Bank 1	3100 0000H - 31FF FFFFH	16 MBytes	Smaller external memory ranges are mirrored over the entire		
3	I/O Bank 2	3200 0000H - 32FF FFFFH	16 MBytes	16 MByte range.		
	I/O Bank 3	3300 0000H - 33FF FFFFH	16 MBytes			
	Not used	3400 0000H - 3FFF FFFFH	192 MBytes			
	Internal boot ROM	4000 0000H - 4000 1FFFH	8 kBytes	8 kBytes, physical		
	Timers	4000 2000H - 4000 20FFH	256 Bytes	32 Bytes, physical ^{Note 1}		
	Watchdog	4000 2100H - 4000 21FFH	256 Bytes	28 Bytes, physical Note 1		
	SPI	4000 2200H - 4000 22FFH	256 Bytes	256 Bytes, physical		
4	UART1	4000 2300H - 4000 23FFH	256 Bytes	256 Bytes, physical		
4	UART2	4000 2400H - 4000 24FFH	256 Bytes	256 Bytes, physical		
	GPIO	4000 2500H - 4000 25FFH	256 Bytes	32 Bytes, physical Note 1		
	System Control Registers	4000 2600H - 4000 26FFH	256 Bytes	164 Bytes, physical General register block ^{Note 1}		
	F-Counter	4000 2700H - 4000 27FFH	256 Bytes	8 Bytes, physical Note 1		
	Not used	4000 2800H - 4FFF FFFFH				
5	Interrupt controller	5000 0000H - 5FFF FFFFH	256 MBytes	ARM interrupt controller 128 Bytes, physical Note 1		

Table 5-2: Detailed Description of Memory Segments (2/2)

Segment	Contents	Address range	Size	Comment
6	Internal SRAM	6000 0000H - 6FFF FFFFH	256 MBytes	Mirror area of internal SRAM 8 kBytes, physical Note 1
7	External memory interface register	7000 0000H - 7FFF FFFFH	256 MBytes	Control registers for external memory interface 64 Bytes, physical Note 1
8-15	PCI-Bus	8000 0000H - FFFF FFFFH	2 GBytes	 Access from AHB to PCI area: Maximum of 4 out of 5 regions 64 kBytes to internal registers 16 MBytes to PCI configuration registers (in other PCI devices) up to 1GByte prefetchable PCI memory up to 1GByte non-prefetchable PCI memory up to 1GByte PCI I/O Note: Details can be found in the related AHB-to-PCI bridge document (see page 6)

- Notes: 1. Memories respectively register sets are mirrored over the complete partial segment size; the address distance of the mirrored blocks corresponds to an integer power of two, that is greater or equal to the physically implemented size. For example for the watchdog timers, 28 Bytes are physically implemented. The next higher power of two is 32 Bytes and thus, the watchdog registers are mirrored every 32 Bytes over a 256 Byte range.

 Accesses to the gaps in this address area do not activate the bus monitoring circuitry, that is described in Chapter 20.1; read and write accesses to these addresses result in undefined data.
 - 2. IRT registers and Communication SRAM may only be accessed at the first 2 MBytes of memory segment 1. Accesses to the gaps in this address area do not activate the bus monitoring circuitry, that is described in Chapter 20.1; read and write accesses to these addresses result in undefined data.
 These 2 MBytes are mirrored every 8 MByte over the complete 256 MByte range of segment 1.

5.3 Memory Map Example

In this chapter a memory map example for a stripped down memory system consisting of 64 MBytes of external SDRAM and 4 MBytes of external parallel Flash memory connected to chip select CS_PERO_N is shown. The representation in Table 5-3 is somewhat different than in the previous tables, as the last two columns illustrate the actually used address ranges, to which programmers should limit their addressing operations. Users are discouraged from using mirrors of the addressing ranges shown in Table 5-3 in order to avoid the risk of future software compatibility problems.

Table 5-3: Memory Map and Used Address Range Example (1/2)

Segment	Contents	Avail	able	Us	ed		
Segment	Contents	Address range	Size	Address range	Size		
0	Boot ROM / Internal SRAM	0000 0000H - 0FFF FFFFH	256 MBytes	0000 0000H - 0000 1FFFH	8 kBytes		
	Internal SIVAIVI	0111111111		Not	used		
		1000 0000H -	1 MBytes	Not disclosed	Not disclosed		
		100F FFFFH	1 WBytos	Not	used		
1	IRT switch	1010 0000H - 1FFF FFFFH	255 MBytes	1010 0000H - 1012 FFFFH	192 kBytes		
				Not	used		
2	SDRAM	2000 0000H - 2FFF FFFFH	256 MBytes	2000 0000H - 23FF FFFFH	64 MBytes		
		2111 111111		Not used			
3	Parallel Flash	3000 0000H - 3FFF FFFFH	256 MBytes	3000 0000H - 303F FFFF	4 MBytes		
		3111111111		Not	used		
	Internal boot ROM	4000 0000H - 4000 1FFFH	8 kBytes	4000 0000H - 4000 1FFFH	8 kBytes		
	Timers	4000 2000H - 4000 20FFH	256 Bytes	4000 2000H - 4000 201FH 32 Bytes			
		4000 201111		Not used			
	Watchdog	4000 2100H - 4000 21FFH	256 Bytes	4000 2100H - 4000 211BH	28 Bytes		
		4000 2111111		Not used			
4	SPI	4000 2200H - 4000 22FFH	256 Bytes	4000 2200H - 4000 22FFH	256 Bytes		
	UART1	4000 2300H - 4000 23FFH	256 Bytes	4000 2300H - 4000 23FFH	256 Bytes		
	UART2	4000 2400H - 4000 24FFH	256 Bytes	4000 2400H - 4000 24FFH	256 Bytes		
	GPIO	4000 2500H - 4000 25FFH	256 Bytes	4000 2500H - 4000 251FH	32 Bytes		
		7000 231 1 11		Not	used		

Chapter 5 ERTEC 400 Memory Map

Table 5-3: Memory Map and Used Address Range Example (2/2)

Cogmont	Contents	Avai	lable	Used			
Segment	Contents	Address range	Size	Address range	Size		
	System Control Registers	4000 2600H - 4000 26FFH	256 Bytes	4000 2600H - 4000 26A3H	164 Bytes		
	registers	4000 201111		Not	used		
4 (cntd.)	F-Counter	4000 2700H - 4000 27FFH	256 Bytes	4000 2700H - 4000 2707H	8 Bytes		
		4000 271111		Not	used		
	Not used	4000 2800H - (almost) 4FFF FFFFH 256 MBytes		Not used			
5	Interrupt controller	5000 0000H - 5FFF FFFFH	256 MBytes	5000 0000H - 5000 007F	128 Bytes		
	controller	SELE ELLEU		Not used			
6	Internal SRAM	6000 0000H - 6FFF FFFFH	256 MBytes	6000 0000H - 6000 1FFFH	8 kBytes		
		0111 111111		Not used			
7	External memory interface register	7000 0000H - 7FFF FFFFH	256 MBytes	7000 0000H - 7000 003FH	64 Bytes		
	interiace register	/CEE EEEEA		Not used			
8-15	PCI-Bus	8000 0000H - FFFF FFFFH	2 GBytes	Configuration dependent			

[MEMO]

Chapter 6 External Memory Interface (EMIF)

In order to access external memory areas, an External Memory Interface (EMIF) is incorporated in ERTEC 400. The interface contains an SDRAM memory controller for standard SDRAM and an SRAM memory controller for asynchronous memories and peripherals. Both interfaces can be configured separately as "active interfaces". That is, the data bus is driven actively to high level at the end of each access. The internal pull-up resistors keep the data bus actively at high level; external pull-up resistors are not required. When writing, this occurs after the end of the strobe phase. When reading, this occurs after a specified time has elapsed after the end of the strobe phase to avoid driving against the externally read block. For the SDRAM controller, this time is equivalent to one AHB bus cycle. For the asynchronous controller, the time is equivalent to the time required for the hold phase to elapse, which corresponds to the time from the rising edge of RD_N to the rising edge of the chip select signal. By default, the active interface is switched on.

The following signal pins are available for the EMIF on ERTEC 400:

Table 6-1: External Memory Interface Pin Functions

Pin Name	I/O	Function	Number of pins
A(23:16)	I/O ^{Note}	External memory address bus (23:16)	8
A(15:0)	0	External memory address bus (15:0)	16
D(31:0)	I/O	External memory data bus (31:0)	32
WR_N	0	Write strobe signal	1
RD_N	0	Read strobe signal	1
CLK_SDRAM	0	Clock to SDRAM	1
CS_SDRAM_N	0	Chip select to SDRAM	1
RAS_SDRAM_N	0	Row address strobe to SDRAM	1
CAS_SDRAM_N	0	Column address strobe to SDRAM	1
WE_SDRAM_N	0	RD/WR signal to SDRAM	1
CS_PER(3:0)_N	0	Chip select to static memories/peripherals	4
BE(3:0)_DQM(3:0)_N	0	Byte enable to static memories/peripherals and SDRAM	4
RDY_PER_N	I	Ready signal from static peripherals	1
DTR_N	0	Direction signal for external driver or scan clock	1
OE_DRIVER_N	0	Enable signal for external driver or scan clock	1
total			74

Note: The pins A(23:16) are used as inputs BOOT(2:0) and CONFIG(4:0) and read into the Boot_REG respectively Config_REG system configuration registers during the active RESET phase. After a reset, these pins are available as normal function pins and used as address outputs.

The external memory interface supports all transfer types, transfer sizes, and burst operations as described in the ARM AMBA specification (see page 6), except for the "Split" and "Retry" functions. All AHB burst accesses to asynchronous blocks are divided into individual accesses on the external bus. All AHB burst accesses with a non-specified length to the SDRAM controller are divided into 8-beat burst accesses on the external bus.

Chapter 6 External Memory Interface (EMIF)

The SDRAM controller has the following features:

- 16-bit or 32-bit data bus width selectable
- PC100 SDRAM-compatible (at 50 MHz SDRAM clock frequency)
- Up to 256 MBytes of SDRAM for 32-bit data bus width
- Up to 128 MBytes of SDRAM for 16-bit data bus width
- Supports various SDRAMs with the following properties:
 - CAS latency 2 or 3 clock cycles
 - 1/2/4 internal banks can be addressed (A1: 0)
 - 8-/9-/10-/11-bit column address (A13, 11:2)
 - Maximum of 13 row addresses (A14:2)

SDRAMs with a maximum of 4 banks are supported. The SDRAM controller can keep all 4 banks open simultaneously. In terms of addresses, these four banks correspond to one quarter of the SDRAM address area on the AHB bus. As long as the alternating accesses are in the respective page, no page miss can occur.

The asynchronous memory controller has the following features:

- 8-bit, 16-bit, or 32-bit data bus width can be selected
- 4 chip select signals
- · Maximum of 16 MBytes per chip select can be addressed
- · Different access timing can be assigned for each chip select
- · Ready signal can be assigned differently for each chip select
- Chip select CS_PER0_N can be used for boot operations from external memory
- Data bus width of the external boot memory selected via the BOOT(2:0) input pins
- Default setting "Slow timing" for boot operation
- · Timeout monitoring can be assigned
- Supports the following asynchronous devices
 - ŚŔAM
 - Flash memory
 - ROM
 - External I/O devices

Care must be taken when configuring the asynchronous access timing: The maximum asynchronous access duration must not exceed the time between two refresh cycles, because otherwise an SDRAM refresh may get lost. It must also be taken into account that a 32-bit access to an 8-bit external device requires four sequential accesses that are not interruptible for an SDRAM refresh.

6.1 Address Assignment of EMIF Registers

The EMIF registers are 32-bits wide. The registers can be written to with 32-bit accesses only. Table 6-2 gives an overview of all external memory interface control registers.


Table 6-2: External Memory Interface Control Registers

Address	Register Name	Size	R/W	Initial value	Description
7000 0000H	Revision_Code_and_Status	32-bit	R	0000 0000H	Contains revision code and status register information
7000 0004H	Async_Wait_Cycle_Config	32-bit	R/W	4000 0080H	Configures number of wait cycles for asynchronous accesses
7000 0008H	SDRAM_Bank_Config	32-bit	R/W	0000 20A0H	Sets SDRAM bank configuration, number of row and column addresses and latency
7000 000CH	SDRAM_Refresh_Control	32-bit	R/W	0000 0190H	Sets refresh rate, indication for timeout
7000 0010H	Async_BANK0_Config	32-bit	R/W	3FFF FFF2H	Configures access timing and
7000 0014H	Async_BANK1_Config	32-bit	R/W	3FFF FFF2H	data bus width for asynchronous
7000 0018H	Async_BANK2_Config	32-bit	R/W	3FFF FFF2H	chip selects CS_PER(3:0)_N
7000 001CH	Async_BANK3_Config	32-bit	R/W	3FFF FFF2H	individually
7000 0020H	Extended_Config	32-bit	R/W	0303 0000H	Sets miscellaneous other functionalities

Note: Reserved bits in all registers are undefined when read; always write the initial (reset) values to these bits.

6.2 Detailed EMIF Register Description

Figure 6-1: Revision_Code_and_Status Register



Bit position	Bit name	R/W	Function
(31:16)	-	-	Reserved
(15:8)	Major_ Revision	R	Major revision code (initial value: 00H)
(7:0)	Minor_ Revision	R	Minor revision code (initial value: 00H)

Chapter 6 External Memory Interface (EMIF)

Figure 6-2: Async_Wait_Cycle_Config Register

					, ,	juic	U <i>L.</i>	7.5	y 110_	_ , , u	ı_Oy	0.0_	00	<i>'</i> 9 '`	cgio		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
res.	WP							rese	rved							7000 0004H	4000 0080H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			rese	rved	·		·			М	ax_E	xt_W	ait				

Bit position	Bit name	R/W		Function
31	-	-	Reserved	
			Wait polarity Selects if RDY_PER_I	N signal is interpreted as active high or active low.
30	WP	R/W	WP	Wait polarity
			0 _b Wait, i	f RDY_PER_N is low
			1 _b Wait, i	f RDY_PER_N is high (initial value)
(29:8)	-	-	Reserved	
			memory or peripheral	
			Max_Ext_Wait(7:0)	Wait cycle setting
(7:0)	Max_Ext_ Wait	R/W	n = 0H FFH	This value multiplied by 16 is equivalent to the number of AHB clock cycles that the asynchronous controller waits for RDY_PER_N before access is terminated with timeout IRQ. The initial setting is 80H, corresponding to 2048 AHB cycles or 40.96 µs in case of 50 MHz AHB clock.

Figure 6-3: SDRAM_Bank_Config Register (1/2)

															. – ,		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
						reserved								7000 0008H	0000 20A0H		
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
res.	WB	CL	rese	rved	ROWS			res.	I	BANI	<	res.	Pa	age si	ze		

CAS latency CAS latency	Bit position	Bit name	R/W	V Function								
Selects between single writes and burst writes. WB	(31:15)	-	-	Reserved								
14Note WB R/W Ob Use burst length as programmed in Extended_Config register (initial value) 1b Single write (not permitted, if 16-bit wide SDRAM bank has been selected) CAS latency CL CAS latency Ob CAS latency Number of used row address lines												
The register (initial value) 1 Single write (not permitted, if 16-bit wide SDRAM bank has been selected) CAS latency CL CAS latency Ob CAS latency CL CAS latency 13Note CL CAS latency 1b CAS latency 2 1b CAS latency 3 (initial value) (12:11) - Reserved Row address select Configures the number of used row address lines ROWS(2:0) Number of used row address lines				WB	Write burst type							
CAS latency CL R/W CL CAS latency 2 13Note CL R/W CAS latency 2 1	14 ^{Note}	WB	R/W	0 _b								
CL R/W CAS latency 2 13Note CL R/W O _b CAS latency 2 1 _b CAS latency 3 (initial value) (12:11) - Reserved Row address select Configures the number of used row address lines ROWS(2:0) Number of used row address lines				1 _b								
13Note CL R/W 0 _b CAS latency 2 1 _b CAS latency 3 (initial value) (12:11) - Reserved Row address select Configures the number of used row address lines ROWS(2:0) Number of used row address lines				CAS latency								
1 _b CAS latency 3 (initial value) (12:11) - Reserved Row address select Configures the number of used row address lines ROWS(2:0) Number of used row address lines				CL	CAS latency							
(12:11) - Reserved Row address select Configures the number of used row address lines ROWS(2:0) Number of used row address lines	13 ^{Note}	CL	R/W	0 _b	CAS latency 2							
Row address select Configures the number of used row address lines ROWS(2:0) Number of used row address lines				1 _b	CAS latency 3 (initial value)							
Row address select Configures the number of used row address lines ROWS(2:0) Number of used row address lines												
Configures the number of used row address lines ROWS(2:0) Number of used row address lines	(12:11)	-	-									
000 _b 8 row address lines (initial value)				ROWS(2:0)	Number of used row address lines							
				000 _b	8 row address lines (initial value)							
001 _b 9 row address lines				001 _b	9 row address lines							
(10:8)Note ROWS R/W 010 _b 10 row address lines	(10:8) ^{Note}	ROWS	R/W	010 _b	10 row address lines							
011 _b 11 row address lines				011 _b	11 row address lines							
100 _b 12 row address lines				100 _b	12 row address lines							
101 _b 13 row address lines				101 _b	13 row address lines							
others Reserved				others	Reserved							
7 - Reserved	7	-	-	- Reserved								

Note: Writing to the SDRAM_Bank_Config register executes the Mode Register Set command on the SDRAM if Bit 29 (init_done) is set in the SDRAM_Refresh_Control register (i.e., the SDRAM power-up sequence has been executed).

Chapter 6 External Memory Interface (EMIF)

Figure 6-3: SDRAM_Bank_Config Register (2/2)

Bit position	Bit name	R/W	R/W Function								
			Ir	nternal SDRAM ba	ank setup						
				IBANK(2:0)	Number of internal SDRAM banks						
(6.4)	IBANK	R/W		000 _b	1 bank						
(6:4)	IDAINN	R/VV		001 _b	2 banks						
	010 _b 4 ba		010 _b	4 banks (initial value)							
				others	Reserved						
3	-	-	R	Reserved							
			C	Page size Configures the SDRAM page size by selection of the number of columr address lines							
				Page size(2:0)	Number of column address lines						
(2:0)	Page size	R/W		000 _b	8 column address lines (initial value)						
(2:0)	rage size	IN/VV		001 _b	9 column address lines						
				010 _b 10 column address lines							
				011 _b	11 column address lines						
				others	Reserved						
					•						

Figure 6-4: SDRAM_Refresh_Control Register

		rigure 0-4: SDRAIM_Reiresii_Control Register															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
res.	at	init_ done		reserved											7000 000CH	0000 0190H	
15	14	13	12	12 11 10 9 8 7 6 5 4 3 2 1 0									0				
re	serve	ed		refresh_rate													

Bit position	Bit name	R/W	Function								
31	-	-	Reserved								
			Asynchronous timeout Indicates whether the interval, that is specified with the Async_Wait_Cycle_Control register has elapsed								
			at Asynchronous timeout								
30	at	R	O _b Interval, that is specified with the Async_Wait_Cycle_Control register has not yet elapsed (initial value)	-							
			1 _b Interval, that is specified with the Async_Wait_Cycle_Control register has elapsed								
			SDRAM initialization done Indicates, if the SDRAM initialization sequence is completed.								
			init_done SDRAM initialization done								
29	init_done	R	O _b SDRAM initialization sequence is not completed (initial value)								
			1 _b SDRAM initialization sequence is completed								
(28:13)	-	-	Reserved								
(12:0)	refresh_rate	R/W	Refresh rate Specifies the number of AHB clock cycles between 2 SDRAM refresh cycles; the initial setting of 190H corresponds to a refresh cycle of 8µs (with 50 MHz SDRAM clock)								

Chapter 6 External Memory Interface (EMIF)

Figure 6-5: Async_Bank(3:0)_Config Registers (1/2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18		16	Address	Initial value
res.	ew		W_	_su				w_st	trobe			٧	v_hol	d	r_su	7000 001xH	3FFF FFF2H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	r_su				r_st	robe				r_hold	t	rese	rved	as	ize		

Bit position	Bit name	R/W	Function							
31	-	-	Reserved							
		R/W	Extended wait m Decides, if the R	ode DY_PER_N signal is ignored or not.						
			ew	Extended wait mode						
30	ew		O _b I	D _b Ignore RDY_PER_N signal (initial value)						
			1 _b	Check timeout condition based on Async_Wait_Cycle Config register setting and generate IRQ if required						
			Write strobe setup cycles Determines the number of AHB clock cycles between valid address, data, and chip select and falling edge of the write signal WR_N. w_su(3:0) Write strobe setup cycles							
(29:26)	w_su	R/W								
			n = 0HEH	, , ,						
			FH	16 AHB cycles (initial value)						
(25:20)	w_strobe	R/W	Write strobe duration cycles Determines the number of AHB clock cycles between falling and rising edg of the write signal WR_N. w_strobe(5:0) Write strobe duration cycles n = 0H3EH (n+1) AHB cycles 3FH 64 AHB cycles (initial value)							
(19:17)	w_hold	R/W	Write strobe hold cycles Determines the number of AHB clock cycles between rising edge of the w signal WR_N and change of address, data and chip select. W_hold(2:0) Write strobe hold cycles n = 0H6H (n+1) AHB cycles 7H 8 AHB cycles (initial value)							

Figure 6-5: Async_Bank(3:0)_Config Registers (2/2)

Bit position	Bit name	R/W	Function							
				cycles mber of AHB clock cycles between valid address and chip dge of the read signal RD_N.						
(16:13)	r_su	R/W	r_su(3:0)	Read strobe setup cycles						
			n = 0HEH	(n+1) AHB cycles						
			FH	16 AHB cycles (initial value)						
(12:7)	r_strobe	R/W	of the read signal F	mber of AHB clock cycles between falling and rising edges RD_N.						
(12.7)	1_811000	R/VV	r_strobe(5:0)	Read strobe duration cycles						
			n = 0H3EH	(n+1) AHB cycles						
			3FH	64 AHB cycles (initial value)						
(6:4)	r_hold	R/W	Read strobe hold cycles Determines the number of AHB clock cycles between rising edge of the read signal RD_N and change of address and chip select. r_hold(2:0) Read strobe hold cycles n = 0H6H (n+1) AHB cycles 7H 8 AHB cycles (initial value)							
(3:2)		_	Reserved							
(3.2)	-	-	Data bus width Defines the assum	ed width of the data bus for each chip select individually.						
			asize(1:0)	Data bus width						
(1:0)	asize	R/W	00 _b	8-bit data bus						
(1.0)	40120	10,00	01 _b	16-bit data bus						
			10 _b	32-bit data bus (initial value)						
			11 _b	32-bit data bus						

Remark: An AHB clock cycle normally has a length of 20 ns.

Chapter 6 External Memory Interface (EMIF)

Figure 6-6: Extended_Config Register (1/2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
res.	test_1	test_2	re	eserve	ed	abd	asdb		rese	rved		test_3	res.	burst_	length	7000 0020H	0303 0000H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
res.	trcd/ tcd		re	eserve	ed		sd size	atirq		reserved							

Bit position	Bit name	R/W	V Function								
31	-	-	Reserved								
			Test mode 1								
			test_1	Test mode 1							
30	test_1	R/W	0 _b	200 µs delay after system reset (SDRAM power-up) (initial value)							
			1 _b	Delay after system reset is immediately terminated							
			Test mode 2	2							
22		D 44/	test_2	Test mode 2							
29	test_2	R/W	0 _b	Normal function (initial value)							
			1 _b	All SDRAM accesses are misses.							
(28:26)	-	-	Reserved								
			With an acti	Active data bus (for SDRAM accesses) With an active data bus, the data bus is driven actively to high level after each access to the SDRAM in order to support the integrated pull-up resistors.							
25	adb	R/W	adb	Active data bus (for SDRAM)							
			0 _b	No active data bus after SDRAM accesses							
			1 _b	Active data bus after SDRAM accesses (initial value)							
			Active data bus (for asynchronous accesses) With an active data bus, the data bus is driven actively to high level access to an asynchronous device in order to support the integrate resistors.								
24	asdb	R/W	asdb Active data bus (for asynchronous accesses)								
			0 _b	No active data bus after asynchronous accesses							
			1 _b	Active data bus after asynchronous accesses (initial value)							

Figure 6-6: Extended_Config Register (2/2)

Bit position	Bit name	R/W	Function								
(23:20)	-	-	Reserved								
			Test mode 3								
40			test_3		Test mode 3						
19	test_3		O _b No	ormal func	tion (initial value)						
			1 _b D	DTR_N is test output							
18	-	-	Reserved								
			SDRAM burst I	length							
			burst_lengt	th(1:0)	SDRAM burst length						
			00 _b	1							
(17:16)	burst_length	R/W	01 _b	2							
			10 _b	F	ull Page, Read INCR_S burst length = 4						
			11 _b		ull Page, Read INCR_S burst length = 8 nitial value)						
15	-	-	Reserved								
			Time between the SDRAM commands Activate and read/write, pre-charge and activate								
14	trcd/tcd	R/W	trcd/tcd	Т	Time between two SDRAM commands						
14	tred/tea	R/VV	0 _b 2 A	2 AHB clocks between SDRAM commands (initial value)							
			1 _b 1 A	1 AHB clock between SDRAM commands							
(13:9)		_	Reserved								
(10.0)			SDRAM bank s	size							
			sdsize		SDRAM bank size						
8	sdsize	R/W		2-bit data h	ous (initial value)						
				6-bit data b							
			ъ								
			Asynchronous access timeout enable After the watchdog expires (256 AHB clock cycles), an interrupt is trigge Setting Bit 7 to 0 deletes the interrupt request.								
7	atirq	R/W	atirq		Asynchronous access timeout enable						
	aurq			meout wate nitial value)	chdog for asynchronous accesses disabled						
	1 _b T				chdog for asynchronous accesses enabled						
(6:0)	-	-	Reserved	Reserved							

6.3 Asynchronous Access Timing Examples

The following Figures 6-7 to 6-10 illustrate the access timing for asynchronous devices like SRAM that are connected to the ERTEC 400 external memory interface. The accesses, that are asynchronous from the external viewpoint are internally synchronized to the 50 MHz clock signal CLK_50 that is shown in the subsequent timing diagrams for reference.

Below timings are based on a specific setting of the Async_Bank(3:0)_Config registers and vary of course on the individual setting of these registers.





Figure 6-7: Write to External Device ("Active Data Bus")





CLK_50 (int.)

A(23:0)

valid address

D(31:0)

Valid data

W_SU(3:0) = 0001_b


W_STROBE(5:0) = 00 0001_b

WR_N

RDY_PER_N

Figure 6-9: Write to External Device Using RDY_PER_N ("Active Data Bus")





6.4 External Memory Connection Example

Figure 6-11 shows an example for a memory system consisting of two external SDRAMs with 16M \times 16 bit organization and an additional parallel boot Flash memory of 2M \times 16 bit. In a typical application the code is copied from the boot Flash memory to SDRAM during the system startup phase and subsequently executed from SDRAM for optimized system performance.




Figure 6-11: External Memory Connection Example

The interrupt controller (ICU) on ERTEC 400 supports the FIQ and IRQ interrupt levels of the ARM946E-S processor. An interrupt controller with 8 interrupt inputs is implemented for FIQ. Six FIQ interrupt inputs are assigned to internal peripherals of the ERTEC 400 and two interrupt inputs are available for external events. Table 7-1 summarizes the possible FIQ interrupt sources.

Table 7-1: FIQ Interrupt Sources

Int. No.	Function Block	Signal name	Default setting	Comment
0	Watchdog		Rising edge	
1	APB bus		Rising edge	Access to a non-existing address at the APB bus Note 1
2	Multilayer AHB bus		Rising edge	Access to a non-existing address at the AHB bus Note 1
3	PLL-Status- Register		Rising edge	Group interrupt of several blocks Note 2 EMIF: I/O QVZ PCI: Slave QVZ PLL: Loss state PLL: Lock state
4	IRT-Switch	IRQ_IRT_END	Rising edge	End of the IRT phase (cannot be masked in IRT)
5	IRT-Switch	IRQ_LOW_WATER	Rising edge	"Low water mark" is violated
6	Selectable	Configurable from IRQ	Rising edge	Default: IRQ0_SP
7	Selectable	Configurable from IRQ	Rising edge	User-programmable by IRQ

- **Notes: 1.** Access to a non-existing address is detected by the individual function blocks of ERTEC 400 and triggers an interrupt pulse with duration $T_P = 2/50$ MHz. For evaluation of this interrupt, the connected FIQ input must be specified as an edge-triggered input.
 - 2. See PLL_Stat_Reg register description in Chapter 17.2.

An interrupt controller for 16 interrupt inputs is implemented for IRQ. Of the 16 IRQ inputs, 2 IRQ sources can be selected for processing as fast interrupt requests. The assignment is made by specifying the IRQ number of the relevant interrupt input in the FIQ1REG / FIQ2REG register. The interrupt inputs selected as FIQ must be disabled for the IRQ logic. All other interrupt inputs can continue to be processed as IRQs.

Twelve IRQ interrupt inputs are assigned to internal peripherals of the ERTEC 400 and four IRQ interrupt inputs are available for external events as they are routed to GPIO pins. Table 7-2 summarizes the possible IRQ interrupt sources.

Int. No.	Function Block	Signal name	Default setting	Comment
0	Timer	TIM_INT0	Rising edge	Timer 0 interrupt
1	Timer	TIM_INT1	Rising edge	Timer 1 interrupt
3:2	GPIO	GPIO(1:0)	Configurable	External input ERTEC 400 GPIO(1:0)
5:4	GPIO	GPIO(31:30)	Configurable	External input ERTEC 400 GPIO(31:30)
6	ARM-CPU	COMM_Rx	Rising edge	Debug receive communications channel interrupt
7	ARM-CPU	COMM_Tx	Rising edge	Debug transmit communications channel interrupt
8	UART_1	UART_INTR1	High level	Group interrupt UART1
9	UART_2	UART_INTR2	High level	Group interrupt UART2
10	SPI	SSP_INTR	Rising edge	Group interrupt SPI
11	SPI	SSP_ROR_INTR	Rising edge	Receive overrun interrupt SPI
12	IRT-Switch	IRQ0_SP	Rising edge	High-priority IRT interrupt
13	IRT-Switch	IRQ1_SP	Rising edge	Low-priority IRT interrupt
14	IRT-Switch	IRQ_IRT_API_ERR	Rising edge	Synchronization error in IRT API (cannot be masked in IRT)
15	PCI	AHB_INT_L	Rising edge	AHB PCI bridge

Table 7-2: IRQ Interrupt Sources

The interrupt controller is operated at a clock frequency of 50 MHz. Interrupt request signals that are generated at a higher clock frequency must be extended accordingly for error-free detection.

7.1 Prioritization of Interrupts

It is possible to set priorities for the IRQ and FIQ interrupts. Priorities 0 to 15 can be assigned to IRQ interrupts while priorities 0 to 7 can be assigned to FIQ interrupts. The highest priority is 0 for both interrupt levels. After a reset, all IRQ interrupt inputs are set to priority 15 and all FIQ interrupt inputs are set to priority 7. A priority register is associated with each interrupt input. PRIOREG0 to PRIOREG15 are for the IRQ interrupts and FIQPR0 to FIQPR7 are for the FIQ interrupts. A priority must not be assigned more than once. The interrupt control logic does not check for assignment of identical priorities. All interrupt requests with a lower or equal priority can be blocked at any time in the IRQ priority resolver by assigning a priority in the LOCKREG register. If an interrupt that is to be blocked is requested at the same time as the write access to the LOCKREG register, an IRQ signal is output. However, the signal is revoked after two clock cycles. If an acknowledgement is to be generated nonetheless, the transferred interrupt vector is the default vector.

7.2 Trigger Modes

Edge-trigger or level-trigger modes are available for each interrupt input. The trigger type is defined by means of the assigned bit in the TRIGREG register. For the edge-trigger mode setting, differentiation can be made between a positive and negative edge evaluation. This is set in the EDGEREG register. Edge-trigger with positive edge is the default trigger mode assignment for all interrupts. The active level in level-trigger mode is always "high".

The interrupt input signal must be present for at least one clock cycle in edge-trigger mode. The input signal must be present until confirmation of the ARM946E-S CPU in level-trigger mode. Shorter signals result in loss of the event.

7.3 Masking the Interrupt Inputs

Each IRQ interrupt can be enabled or disabled individually. The MASKREG register is available for this purpose. The interrupt mask acts only after the IRREG interrupt request register. That is, an interrupt is entered in the IRREG register in spite of the block in the MASKREG register. After a reset, all mask bits are set and, thus, all interrupts are disabled. At a higher level, all IRQ interrupts can be disabled globally via a command. When IRQ interrupts are enabled globally via a command, only those IRQ interrupts that are enabled by the corresponding mask bit in the MASKREG register are enabled.

For the FIQ interrupts, only selective masking by the mask bits in the FIQ_MASKREG register is possible. After a reset, all FIQ interrupts are disabled. A detected FIQ interrupt request is entered in the FIQ interrupt request register. If the interrupt is enabled in the mask register, processing takes place in the priority logic. If the interrupt request is accepted by the ARM946E-S CPU and an entry is made in the in-service request register (ISR), the corresponding bit is reset in the IRREG register. Each bit that is set in the IRREG register can be deleted via software. For this purpose, the number of the bit to be reset in the IRCLVEC register is transferred to the interrupt controller.

7.4 Software Interrupts for IRQ

Each IRQ interrupt request can be triggered by setting the bit corresponding to the input channel in the SWIRREG software interrupt register. Multiple requests can also be entered in the 16-bit SWIRREG register. The software interrupt requests are received directly in the IRREG register and, thus, treated like a hardware IRQ. Software interrupts can only be triggered by the ARM946E-S processor because only this processor has access rights to the interrupt controller.

7.5 Nested Interrupt Structure

When enabled by the interrupt priority logic, an IRQ interrupt request causes an IRQ signal to be output. Similarly, an FIQ interrupt request causes the FIQ signal to be output to the CPU. If the request is accepted by the CPU (in the IRQACK or FIQACK register), the bit corresponding to the physical input is set in the ISREG or FIQISR register. The IRQ/FIQ signal is revoked. The ISR bit of the accepted interrupt remains set until the CPU returns an "End-of-interrupt" command to the interrupt controller. As long as the ISR bit is set, interrupts with lower priority in the priority logic of the interrupt controller are disabled. Interrupts with a higher priority are allowed by the priority logic to pass and generate an IRQ/FIQ signal to the CPU. As soon as the CPU accepts this interrupt, the corresponding ISR bit in the ISREG or FIQISR register is also set. The CPU then interrupts the lower-priority interrupt routine and executes the higher interrupt routine first. Lower-priority interrupts are not lost. They are entered in the IRREG register and are processed at a later time when all higher-priority interrupt routines have been executed.

7.6 EOI End-Of-Interrupt

A set ISR bit is deleted by the End-of-Interrupt command. The CPU must use the EOI command to communicate this to the interrupt controller after the corresponding interrupt service routine is processed. To communicate the EOI command to the interrupt controller, the CPU writes any value to the IRQEND/FIQEND register. The interrupt controller autonomously decides which ISR bit is reset with the EOI command. If several ISR bits are set, the interrupt controller deletes the ISR bit of the interrupt request with the highest priority at the time of the EOI command. The interrupt controller regards the interrupt cycle as ended when all of the set ISR bits have been reset by the appropriate number of EOI commands. Afterwards, low priority interrupts that occurred in the meantime and were entered in the IRREG register can be processed in the priority logic.

During one or more accepted interrupts, the priority distribution of the IRQ/FIQ interrupt inputs must not be changed because the ICU can otherwise no longer correctly assign the EOI commands. An IRQ/FIQ request is accepted by the CPU by reading the IRVEC/FIVEQ register. This register contains the binary-coded vector number of the highest priority interrupt request at the moment. Each of the two interrupt vector registers can be referenced using two different addresses. The interrupt controller interprets the reading of the vector register with the first address as an "interrupt acknowledge". This causes the sequences for this interrupt to be implemented in the ICU logic. Reading of the vector register with the second address is not linked to the "acknowledge function". This is primarily useful for the debugging functions in order to read out the content of the interrupt vector register without starting the acknowledge function of the interrupt controller.

7.7 IRQ Interrupts as FIQ Interrupt Sources

The interrupts of the FIQ interrupt controller are used for debugging, monitoring of address space accesses, and high-priority switch functions.

High-priority IRT interrupt IRQ0_SP can be used as an FIQ by means of interrupt input FIQ 6. Selection of the high-priority interrupt source is specified in the IRQ0_SP interrupt controller of the IRT switch. IRQ interrupts No. 6 and 7 are the interrupts of embedded ICE RT communication. The UART can also be used as a debugger in place of the ICE. An effective real-time debugging is possible if the IRQ interrupt sources of the UART or the ICE communication channel are mapped to the FIQs with numbers 6 or 7. This enables debugging of interrupt routines.

7.8 Interrupt Control Register Summary

The interrupt control registers are used to specify all aspects of control, prioritization, and masking of the IRQ/FIQ interrupt controllers; they are located at address 5000 0000H and beyond in the 32-bit AHB address space. Interrupt control registers can only be accessed by the ARM946E-S CPU; table 7-3 summarizes these registers.

Table 7-3: Interrupt Control Registers (1/2)

Address	Register Name	Size	R/W	Initial value	Description
5000 0000H	IRVEC	32 bit	R	FFFF FFFFH	Interrupt vector register
5000 0004H	FIVEC	32 bit	R	FFFF FFFFH	Fast interrupt vector register
5000 0008H	LOCKREG	32 bit	R/W	0000 0000H	Priority lock register
5000 000CH	FIQ1SREG	32 bit	R/W	0000 0000H	Fast int. request 1 select register (FIQ6 on FIQ interrupt controller)
5000 0010H	FIQ2SREG	32 bit	R/W	0000 0000H	Fast int. request 2 select register (FIQ7 on FIQ interrupt controller)
5000 0014H	IRQACK	32 bit	R	FFFF FFFFH	Interrupt vector register with IRQ acknowledge
5000 0018H	FIQACK	32 bit	R	FFFF FFFFH	Fast interrupt vector register with FIQ acknowledge
5000 001CH	IRCLVEC	32 bit	V	undefined	Interrupt request clear vector
5000 0020H	MASKALL	32 bit	R/W	0000 0001H	Mask for all interrupts
5000 0024	IRQEND	32 bit	W	0x	End of IRQ interrupt
5000 0028H	FIQEND	32 bit	W	0x	End of FIQ interrupt
5000 002CH	FIQPR0	32 bit	R/W	0000 0007H	
5000 0030H	FIQPR1	32 bit	R/W	0000 0007H	
5000 0034H	FIQPR2	32 bit	R/W	0000 0007H	
5000 0038H	FIQPR3	32 bit	R/W	0000 0007H	FIQ priority registers for inputs FIQ0 to FIQ7 of the FIQ interrupt
5000 003CH	FIQPR4	32 bit	R/W	0000 0007H	controller
5000 0040H	FIQPR5	32 bit	R/W	0000 0007H	
5000 0044H	FIQPR6	32 bit	R/W	0000 0007H	
5000 0048H	FIQPR7	32 bit	R/W	0000 0007H	
5000 004CH	FIQISR	32 bit	R	0000 0000H	FIQ in-service register
5000 0050H	FIQIRR	32 bit	R	0000 0000H	FIQ request register
5000 0054H	FIQ_MASKREG	32 bit	R/W	0000 00FFH	FIQ interrupt mask register
5000 0058H	IRREG	32 bit	R	0000 0000H	Interrupt request register
5000 005CH	MASKREG	32 bit	R/W	0000 FFFFH	Interrupt mask register
5000 0060H	ISREG	32 bit	R	0000 0000H	In-service register
5000 0064H	TRIGREG	32 bit	R/W	0000 0000H	Trigger select register
5000 0068H	EDGEREG	32 bit	R/W	0000 0000H	Edge select register
5000 006CH	SWIRREG	32 bit	R/W	0000 0000H	Software interrupt register

Table 7-3: Interrupt Control Registers (2/2)

Address	Register Name	Size	R/W	Initial value	Description
5000 0070H	PRIOREG0	32 bit	R/W	0000 000FH	
5000 0074H	PRIOREG1	32 bit	R/W	0000 000FH	
5000 0078H	PRIOREG2	32 bit	R/W	0000 0000H	
5000 007CH	PRIOREG3	32 bit	R/W	0000 000FH	
5000 0080H	PRIOREG4	32 bit	R/W	0000 000FH	
5000 0084H	PRIOREG5	32 bit	R/W	0000 0000H	
5000 0088H	PRIOREG6	32 bit	R/W	0000 000FH	
5000 008CH	PRIOREG7	32 bit	R/W	0000 000FH	IRQ priority registers for inputs IRQ0 to IRQ15 of the IRQ
5000 0090H	PRIOREG8	32 bit	R/W	0000 0000H	interrupt controller
5000 0094H	PRIOREG9	32 bit	R/W	0000 000FH	
5000 0098H	PRIOREG10	32 bit	R/W	0000 000FH	
5000 009CH	PRIOREG11	32 bit	R/W	0000 0000H	
5000 00A0H	PRIOREG12	32 bit	R/W	0000 0000H	
5000 00A4H	PRIOREG13	32 bit	R/W	0000 000FH	
5000 00A8H	PRIOREG14	32 bit	R/W	0000 000FH	
5000 00ACH	PRIOREG15	32 bit	R/W	0000000FH	

Note: Reserved bits in all registers are undefined when read; always write the initial (reset) values to these bits.

7.9 Detailed ICU Register Description

Figure 7-1: IRVEC IRQ Interrupt Vector Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							Vect	or ID								5000 0000H	FFFF FFFFH
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	Vector ID										IRV	'EC					

Bit position	Bit name	R/W		Function
			Vector ID(27:0) Differentiates valid	IRQ interrupt vectors from the default IRQ vector.
(31:4)	Vector ID	R	Vector ID(27:0)	IRQ interrupt vector identification
			000 0000H	Valid IRQ interrupt vector pending
			FFF FFFFH	Default interrupt vector (initial value)
			priority	ently pending, valid IRQ interrupt vector with the highest
(3:0)	IDV/EC	Ь	` ,	Interrupt vector number
(3.0)	IKVEC	K	0000 _b	Valid IRQ0 with highest priority pending
			1111 _b	Valid IRQ15 with highest priority pending or default vector (initial value)
(3:0)	IRVEC	R		Valid IRQ15 with highest priority pending or

Figure 7-2: FIVEC FIQ Interrupt Vector Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Address Initia	
31 30 29 20 27 20 23 24 23 22 21 20 19 10 17 10 Address Illida	l value
Vector ID 5000 0004H FFFF	FFFFH
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
Vector ID FIVEC	

Bit position	Bit name	R/W			Function
				ector ID(28:0) differentiates valid	FIQ interrupt vectors from the default FIQ vector.
(31:3)	Vector ID	R		Vector ID(28:0)	FIQ interrupt vector identification
, ,				0000 0000H	Valid FIQ interrupt vector pending
				1FFF FFFFH	Default interrupt vector (initial value)
			Ν	IVEC(2:0) lumber of the curr riority	ently pending valid FIQ interrupt vector with the highest
				FIVEC(2:0)	Interrupt vector number
(2:0)	FIVEC	R		000 _b	Valid FIQ0 with highest priority pending
				111 _b	Valid FIQ7 with highest priority pending or default vector (initial value)
					•

Figure 7-3: LOCKREG IRQ Interrupt Priority Lock Register

				rigi	ure /	<i>-</i> 3.	LU		GII	זע וו	iterr	upt r	-1101	ity L	OCK	Register	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	erved								5000 0008H	0000 0000H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_	
			rese	rved				8 7 6 5 4 3 2 1 0									

Bit position	Bit name	R/W			Function
(31:8)	-	-	Reserv	ed	
				NABLE s or disables loc	k mechanism
7	LOCKENABLE	R/W	L	OCKENABLE	Interrupt locking mechanism enable
				0 _b	Interrupt locking disabled (initial value)
				1 _b	Interrupt locking enabled
(6:4)	-	-	Reserv	ed	
			LOCKE	PRIO(3:0)	
			Specific priority.		ry for blocking interrupt requests of lower and equa
			priority.		y for blocking interrupt requests of lower and equa
(3:0)	LOCKPRIO	R/W	priority.		
(3:0)	LOCKPRIO	R/W	priority.	OCKPRIO(3:0)	Blocked interrupt priority Interrupts with priority 0 or lower can be

Figure 7-4: FIQ1SREG Interrupt Select Register

												-			-		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 000CH	0000 0000H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_	
			rese	erved				FIQ1S ENA- BLE		serve	ed	ı	FIQ1	SREG	;		

Bit position	Bit name	R/W		Function
(31:8)	-	-	Reserved	
			FIQ1SENABLE Enables or disables	the re-routing of an IRQ interrupt to FIQ6
7	FIQ1SENABLE	R/W	FIQ1SENABLE	Interrupt re-routing mechanism enable
			0 _b	Interrupt re-routing to FIQ6 disabled (initial value)
			1 _b	Interrupt re-routing to FIQ6 enabled
(6:4)	-	-	Reserved	
			FIQ1SREG(3:0) Declaration of an IR controller).	Q interrupt as FIQ (input FIQ6 on FIQ interrupt
			FIQ1SREG(3:0)	Interrupt number selection
(3:0)	FIQ1SREG	R/W	0000 _b	IRQ0 interrupt request can be re-routed to FIQ6 (initial value)
			1111 _b	IRQ15 interrupt request can be re-routed to FIQ6

Figure 7-5: FIQ2SREG Interrupt Select Register

						,									- 3		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	erved								5000 0010H	0000 0000H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved							FIQ2S ENA- BLE		eserve	ed	I	FIQ2	SREG	ì		

Bit position	Bit name	R/W			Function
(31:8)	-	-	Reserve	ed	
			FIQ2SE Enables		the re-routing of an IRQ interrupt to FIQ7
7	FIQ2SENABLE	R/W	FIQ	2SENABLE	Interrupt re-routing mechanism enable
,	TIQZOLIVADEL	17/ 77		0 _b	Interrupt re-routing to FIQ7 disabled (initial value)
				1 _b	Interrupt re-routing to FIQ7 enabled
(6:4)	-	-	Reserve	ed	
					Q interrupt as FIQ (input FIQ7 on FIQ interrupt
			FIQ2	2SREG(3:0)	Interrupt number selection
(3:0)	FIQ2SREG	R/W		0000 _b	IRQ0 interrupt request can be re-routed to FIQ7 (initial value)
				1111 _b	IRQ15 interrupt request can be re-routed to FIQ7

Figure 7-6: IRQACK IRQ Interrupt Acknowledge Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Address Initial value Vector ID 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Vector ID Vector ID IRVEC													•				•	J	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
									Vect	or ID								5000 0014H	FFFF FFFFH
																		•	
Vector ID IRVEC		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Vectoria	Ī						Vect	or ID							IRV	ΈC			

			Function					
		Vector ID(27:0) Differentiates valid	IRQ interrupt vectors from the default IRQ vector.					
Vector ID	R	VectorID(27:0)	IRQ interrupt vector identification					
		000 0000H	Valid IRQ interrupt vector pending					
		FFF FFFFH	Default interrupt vector (initial value)					
		Acknowledge of hi associated IRQ inte	ighest-priority pending interrupt request by reading the errupt vector number IRQ Interrupt vector number					
IRVEC	R	0000 _b	Valid IRQ0 with highest priority pending					
		1111 _b	Valid IRQ15 with highest priority pending or default vector (initial value)					
,			Vector ID R VectorID(27:0) 000 0000H FFF FFFFH IRVEC(3:0) Acknowledge of his associated IRQ interest in the second sec					

Figure 7-7: FIQACK FIQ Interrupt Acknowledge Register

				, ,	juic		, , ,	47.01		~ 1110	ciiup	,,,,,		mea	gc .	cgister	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							Vect	or ID								5000 0018H	FFFF FFFFH
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	Vector ID												I	FIVE)		

Bit name	R/W			Function				
		•	•	FIQ interrupt vectors from the default FIQ vector.				
Vector ID	R	Vector I	D(28:0)	FIQ interrupt vector identification				
		00000	H0000	Valid FIQ interrupt vector pending				
		1FFF F	FFFH	Default interrupt vector (initial value)				
		Acknowledg	ge of hig	hest-priority fast interrupt request by reading the rrupt vector number				
EIV/E/C	D	FIVE	C(2:0)	FIQ Interrupt vector number				
FIVEC	K	00	0 _b	Valid FIQ0 with highest priority pending				
		11	1 _b	Valid FIQ7 with highest priority pending or default vector (initial value)				
		Vector ID R	Vector ID R Vector I O000 0 1FFF F FIVEC R FIVEC R FIVEC	Vector ID(28:0) Differentiates valid F Vector ID(28:0) 0000 0000H 1FFF FFFFH FIVEC(2:0) Acknowledge of high associated FIQ interesting in the second control of the second c				

Figure 7-8: IRCLVEC IRQ Interrupt Request Clear Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 001CH	undefined
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved												IRCL	VEC			

Bit position	Bit name	R/W	Function										
(31:4)	-	-	Reserved										
(3:0)	IRCLVEC	W	_	rerrupt vector number to these bits clears the respective of request register (IRREG). IRQ Interrupt vector number to be cleared clears IRQ0 in interrupt request register (IRREG) clears IRQ15 in interrupt request register (IRREG)									

Figure 7-9: MASKALL Mask All IRQ Interrupt Request Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 0020H	0000 0001H
•																	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						re	serve	ed							MAS KALL		

Bit position	Bit name	R/W			Function				
(31:1)	-	-	Re	served					
			Ma		IRQ interrupt requests independent of their individual MASKREG register IRQ interrupt request masking				
0	MASKALL	R/W		O _b	Enable all IRQ interrupt requests that are not individually masked in MASKREG				
			Mask all IRQ interrupt requests independent of individual mask bit setting in MASKREG register tial value)						

Figure 7-10: IRQEND End of IRQ Interrupt Signaling Register

					-									-	-	_	•	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
I								don't	care								5000 0024H	undefined
																	•	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Ī		don't care																

Bit position	Bit name	R/W	Function
(31:0)	1	W	Don't care A write to this register indicates the completion of the interrupt service routine associated with the current IRQ request to the IRQ interrupt controller; the value that is written to this register does not matter.

Figure 7-11: FIQEND End of FIQ Interrupt Signaling Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							don't	care								5000 0028H	undefined
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							don't	care									

Bit position	Bit name	R/W	Function
(31:0)	1	W	Don't care A write to this register indicates the completion of the interrupt service routine associated with the current FIQ request to the FIQ interrupt controller; the value that is written to this register does not matter.

Figure 7-12: FIQPR0...7 FIQ Interrupt Priority Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 00xxH	0000 0007H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
					re	serve	ed						FIC	QPR0	7		

Bit position	Bit name	R/W		Function
(31:3)	-	-	Reserved	
			interrupt controller	fast interrupt request at inputs FIQ0 to FIQ7 of the FIQ
			FIQPR07(2:0)	FIQ Interrupt request priority
(2:0)	FIQPR07	R/W	000 _b	Assigns priority 0 (highest) to FIQ interrupt FIQ07
			111 _b	Assigns priority 7 (lowest) to FIQ interrupt FIQ07 (initial value)

Figure 7-13: FIQISR FIQ Interrupt In-Service Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 004CH	0000 0000H
																1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			rese	rved							FIQ	ISR					

Bit position	Bit name	R/W		Function
(31:8)	-	-	Reserved	
(7:0)	FIQISR	R	FIQISR(7:0) Individual indication of fas the CPU. Bit 0 correspond FIQISRn (n = 0,, 7)	Confirmation of FIQ interrupt request
			0 _b	Fast interrupt request FIQn not confirmed (initial value)
			1 _b	Fast interrupt request FIQn has been confirmed

Figure 7-14: FIQIRR FIQ Interrupt Request Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 0050H	0000 0000H
																-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			rese	rved							FIQ	IRR					

Bit position	Bit name	R/W		Function
(31:8)	-	-	Reserved	
			FIQIRR(7:0) Individual indication of fast the ICU. Bit 0 correspond FIQIRRn (n = 0,, 7)	st interrupt requests that have been recognized by ls to FIQ0 etc. Recognition of FIQ interrupt request
(7:0)	FIQIRR	R	O _b	Fast interrupt request FIQn not recognized by ICU (initial value)
			1 _b	Fast interrupt request FIQn has been recognized by ICU

Figure 7-15: FIQ_MASKREG FIQ Interrupt Mask Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 0054H	0000 00FFH
-																<u>-</u>	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			rese	rved						FIC	Q_MA	SKR	EG				

Bit position	Bit name	R/W		Function
(31:8)	-	-	Reserved	
			FIQ_MASKREG(7:0) Individual masking of fast interrup FIQ_MASKREGn (n = 0,, 7)	t inputs. Bit 0 corresponds to FIQ0 etc. Masking of fast interrupt inputs
(7:0)	FIQ_MASK REG	R/W	0 _b	Fast interrupt request FIQn enabled
			1 _b	Fast interrupt request FIQn masked (initial value)

Figure 7-16: IRREG IRQ Interrupt Request Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 0058H	0000 0000H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							IRF	REG									

Bit position	Bit name	R/W		Function
(31:16)	-	-	Reserved	
(15:0)	IRREG	R	IRREG(15:0) Individual indication of IR the ICU. Bit 0 correspond IRREGn (n = 0,, 15) 0 _b	Recognition of IRQ interrupt request Interrupt request IRQn not recognized by ICU (initial value)
			1 _b	Interrupt request IRQn has been recognized by ICU

Figure 7-17: MASKREG IRQ Interrupt Mask Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 005CH	0000 FFFFH
																<u>.</u>	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							MASI	KREG	;								

Bit position	Bit name	R/W		Function
(31:16)	-	-	Reserved	
			MASKREG(15:0) Individual masking of IRQ interrup MASKREGN (n = 0,, 15)	ot inputs. Bit 0 corresponds to IRQ0 etc. Masking of IRQ interrupt inputs
(15:0)	MASKREG	R/W	0 _b	Interrupt request IRQn enabled
			1 _b	Interrupt request IRQn masked (initial value)

Figure 7-18: ISREG IRQ Interrupt In-Service Register

					_							_				_	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 0060H	0000 0000H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							ISR	EG									

Bit position	Bit name	R/W		Function
(31:16)	-	-	Reserved	
(45.0)	10050		ISREG(15:0) Individual indication of IR the CPU. Bit 0 correspon ISREGn (n = 0,, 15)	
(15:0)	ISREG	R	O _b	Interrupt request IRQn not confirmed (initial value)
			1 _b	Interrupt request IRQn has been confirmed

Figure 7-19: TRIGREG IRQ Trigger Mode Select Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 0064H	0000 0000H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							TRIG	REG									

Bit position	Bit name	R/W		Function
(31:16)	-	-	Reserved	
(45.0)	TDIODEO	DAM	TRIGREG(15:0) Individual selection of edge of Bit 0 corresponds to IRQ0 etc TRIGREGn (n = 0,, 15)	or level trigger mode for each IRQ interrupt input.
(15:0)	TRIGREG	R/W	0 _b	Edge trigger mode for IRQn (initial value)
			1 _b	Level trigger mode for IRQn

Figure 7-20: EDGEREG IRQ Trigger Edge Select Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 0068H	0000 0000H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							EDGI	REG	}								

Bit name	R/W		Function
-	-	Reserved	
EDGEREG	R/W	input. The setting of this bit is	e or negative trigger edge for each IRQ interrupt only relevant, if edge trigger mode has been set sing the TRIGREG register. Bit 0 corresponds to
		EDGEREGn (n = 0,, 15)	Selection of IRQ trigger edge
		0 _b	Positive edge trigger for IRQn (initial value)
		1 _b	Negative edge trigger for IRQn
	-		- Reserved EDGEREG(15:0) Individual selection of positive input. The setting of this bit is for the respective IRQ input us IRQ0 etc. EDGEREG R/W EDGEREGn (n = 0,, 15) 0 _b

Figure 7-21: SWIRREG Software IRQ Interrupt Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								5000 006CH	0000 0000H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							SWIF	RREG	i								

Bit position	Bit name	R/W		Function
(31:16)	-	-	Reserved	
(15:0)	SWIRREG	R/W	SWIRREG(15:0) Generation of individual IRQ i used for debugging purposes. SWIRREGN (n = 0,, 15)	nterrupts by software. This register is primarily Generation of IRQ interrupts
(10.0)	371111123		0 _b	Do not generate interrupt request for IRQn (initial value)
			1 _b	Generate interrupt request for IRQn

				Fig	ure 7	7-22:	PI	RIOR	EG0)-15 l	IRQ I	nteri	rupt	Prio	rity F	Register	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	erved								5000 00xxH	0000 000FH
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
					rese	rved							PRIC	REG	i		

Bit name	R/W		Function
-	-	Reserved	
		corresponds to IRQ0 than one IRQ interru	individual IRQ interrupt requests. PRIOREG0 Detc. It is not allowed to assign equal priorities to more upt request. IRQn interrupt request priority
PRIOREG	R/W	0000 _b	Assigns priority 0 (highest) to IRQ interrupt IRQn
		1111 _b	Assigns priority 15 (lowest) to IRQ interrupt IRQn (initial value)
	-		PRIOREG R/W Reserved PRIOREG(3:0) Specifies priority for corresponds to IRQ than one IRQ interru PRIOREGn(3:0) 0000b

[MEMO]

Chapter 8 PCI Interface

The AHB-PCI bridge of Fujitsu-Siemens is used as the PCI interface. A 2-GBytes segment starting at address 8000 0000H (offset = 2 GBytes) is visible from the perspective of the AHB bus (see also section 4.1). The configuration area of the PCI macro is addressed here. Mapping of addresses of the AHB bus to the address area of the PCI bus can be set in the configuration area. For a detailed description of the PCI bridge, refer to the documents listed on page 6.

ERTEC 400 can be configured to use a PCI bus interface or a local bus interface for connection of an external host μ C; the bus system is selected using the CONFIG2 input pin.

 $CONFIG2 = 1_b$ PCI bus system is active

The 32-bit PCI interface operates at a maximum frequency of 66 MHz and corresponds to the PCI specification R2.2. The following signal pins are available for the PCI interface on ERTEC 400.

Table 8-1: PCI Interface Pin Functions

Pin Name	Pin Name I/O Function		Number of pins
AD(31:0)	I/O	PCI address/data bits	31
IDSEL	I	PCI initialization device select	1
CBE(3:0)_N	I/O	PCI byte enable	4
PME_N	I/O	PCI power management	1
REQ_N	0	PCI request	1
GNT_N	- 1	PCI grant	1
CLK_PCI	- 1	PCI clock	1
RES_PCI_N	I	PCI reset	1
INTA_N	0	PCI INTA_N	1
INTB_N	0	PCI INTB_N	1
M66EN	I/O	PCI clock selection	1
PAR	I/O	PCI parity	1
SERR_N	I/O	PCI system error	1
PERR_N	I/O	PCI parity error	1
STOP_N	I/O	PCI stop	1
DEVSEL_N	I/O	PCI device select	1
TRDY_N	I/O	PCI target ready	1
IRDY_N	I/O	PCI initiator ready	1
FRAME_N	I/O	PCI cycle frame	1
total	•		52

8.1 PCI Functionality

The PCI functions are described in general terms in this chapter. The PCI interface has the following characteristics:

- Compliant with PCI Specification R2.2
- · Host functionality
- · Master/target interface
- · Internal 32-bit AHB interface
- 32-bit PCI interface
- 3.3 V supply (5 V-compatible)
- Maximum operating frequency of 66 MHz
- Loading of PCI configuration registers from ARM946 processor
- 2 PCI interrupt outputs (INTA_N and INTB_N)
- Power Management Version 1.1
- · No PCI interrupt inputs
- · No support of lock transfers

As mentioned above, the PCI interface can operate as PCI master as well as PCI target. As PCI master, the interface has the following capabilities:

- The following accesses are supported:
 - Memory Read
 - Memory Read Line
 - Memory Read Multiple
 - Memory Write Single/Burst
 - Memory Write and Invalidate
- 1 delayed instruction queue
- Write-data FIFO with a depth of 16
- Delayed read-data FIFO with a depth of 16
- Configuration area is loaded from the ARM946 (not from an EPROM)

As PCI target, the interface has the following capabilities:

- The following accesses are supported:
 - Memory Read
 - Memory Read Line
 - Memory Read Multiple

 - Memory WriteMemory Write and Invalidate
 - Configuration Read/Write (Type 0)
 - I/O Read/Write
- 6 ERTEC 400-internal address spaces
- 1 IRT communication function
- 1 delayed instruction queue
- Write-data FIFO with a depth of 16
- · Delayed read-data FIFO with a depth of 16
- Configuration area is loaded from the ARM946 (not from an EPROM)

8.1.1 PCI Interrupt Handling

Interrupt outputs INTA N, INTB N, and SERR N are available at the PCI interface. An interrupt request from the ARM946E-S to the PCI bus takes place by write accessing the interrupt controller integrated in the IRT switch. The interrupts are masked and saved in the IRT switch. This enables operation of a mailbox from the ARM946E-S to the PCI host.

An interrupt request from the PCI bus to the ARM946E-S takes place by write accessing an IRT switchinternal register. The interrupts are masked and saved in the interrupt controller of the ARM946E-S. This enables operation of a mailbox from the PCI host to the ARM946E-S.

When PC-based systems are linked, only INTA_N is used (single function in the PCI bridge); the INTB N output is not used. When an embedded host processor is linked, both INTA N and INTB N can be used. The local ARM processor is linked via the IRQ0 SP and IRQ1 SP interrupts. Both are linked via the internal logic structure of the interrupt controller unit (ICU) to the IRQ input of the ARM946E-S. Optionally, the option exists to link these interrupts to the ARM946E-S by re-routing these interrupts to the FIQ interrupt controller. After reset, IRQ0 SP is by default re-routed to the FIQ6 interrupt (see Table 7-1). Figure 8-1 illustrates the PCI interrupt handling in a ERTEC 400 based system.




Figure 8-1: PCI Interrupt Handling

After a reset, PCI signal SERR N is only generated from the PCI bridge (address parity error). IRT interrupts IRQ0_HP and IRQ_IRT_API_ERR (synchronization problems in the IRT-API) can be enabled according to the setting in the PCI_INT_CTRL register (see Table 8-2). Interrupt output SERR_N is a PCI-synchronous signal. When used, the IRQ0_HP and IRQ_IRT_API_ERR interrupts are synchronized to the PCI clock and kept active for the duration of one PCI clock cycle.

Table 8-2: PCI Interrupt Routing						
PCI_IN	T_CTRL	SERR N	INTB_N			
Bit 1	Bit 0	OLIVI_IV				
0 _b	0 _b	-	IRQ0_HP			
0 _b	1 _b	IRQ0_HP	-			
1 _b	0 _b	IRQ_IRT_API_ERR	IRQ0_HP			
1 _b	1 _b	IRQ0_HP or IRQ_IRT_API_ERR	-			

Chapter 8 PCI Interface

8.1.2 PCI Power Management

Requests to change the power state are made by the PCI host in the PM_Control_Status register in the PCI configuration area The ARM946E-S can read the requested power state in the PM_State_Req register in the system control register area. The current power state is stored in the PM_State_Ack register in the PCI configuration area. If the requested power state differs from the current power state, the PCI macro module issues an interrupt to the interrupt controller of the ARM946E-S. The ARM946E-S can then change the local power state to the requested power state by writing to the PM_State_Ack register. The PCI host can then scan the current state by reading the PM Control Status register in the PCI configuration area.

The output signal PME_N can be activated by writing to the PME_REG register in the system control register area. However, this requires that the PME Enable bit in the PM_Control_Status register in the PCI configuration area is set. ERTEC 400 requires the PCI clock to initiate the PME_N signal. If the power state of ERTEC 400 is not D0, all PCI interrupts in ERTEC 400 must be disabled via the software (according to the PCI specification, PCI interrupts may only be enabled in the D0 state). There is no hardware support for disabling the interrupts.

8.1.3 Accesses to the AHB Bus

When accesses to the AHB bus are not aligned, the AHB-PCI bridge behaves as follows:

- Not-Aligned Posted Writes are separated on the AHB side into 2 individual accesses with a lock.
- Not-Aligned Delayed Reads are issued on the AHB side as full 32-bit accesses.
- All other not-aligned accesses are rejected with Target Abort.

8.2 ERTEC 400 Applications with PCI

8.2.1 ERTEC 400 in a PC System

In PC systems, ERTEC 400 can be integrated into the system on a PC card with host and master functionality. The PC card can be operated on the 32-bit bus at a maximum bus frequency of 66 MHz. Interrupt INTB_N must then be disabled because with respect to the PC interface ERTEC 400 is only a "single function device". However, in order for a low-priority interrupt to be interrupted by a high-priority interrupt from the IRT switch, the IRQ0_HP interrupt can be output on the SERR_N output. In the case of PC processors, this results in an NMI interrupt. Optionally, IRT interrupt IRQ_IRT_API_ERR can also be placed on the SERR_N output.

Power management support is an additional requirement. In such applications, the PC card can be operated in different power modes. The PC card is also able to generate certain events in the host system that "wake up" the host system (WAKE function). If the Wake function is employed for the PC card, it must be ensured that the PC card can still operate at "reduced" function in power-down state and that an interrupt can be generated via the PME_N output.

The following sequence illustrates the functioning of a power management state:

- A power-down state (e.g., D3hot) is requested by the PC host.
- Interrupt is requested at the local processor.
- Current state is backed up with the corresponding registers and the requested state is set by the ERTEC 400.
- · PCI interrupts are disabled.
- · Requested state is confirmed.
- PCI bus is powered down and functions are disabled by the PC host.
- Data traffic is monitored for a certain event by the ERTEC 400.
- The "PME" interrupt is triggered when the monitored event is detected.
- PC host system is powered up when the individual devices request the Power-UP state.
- Backed-up state is restored by the ERTEC 400.
- The last state is established in the PC host system.
- Transition to requested "Power UP" power state occurs.

8.2.2 ERTEC 400 as a Station on the Local PCI Bus

In contrast to PC systems, the configuration can be changed during operation in local PCI systems where a host is active on the PCI system. In systems where a PCI interface is implemented only between several ERTEC 400s, one of the ERTEC 400s can also assume the host function. This enables very simple single master communication to be established between several ERTEC 400s via the PCI bus.

In the case of local on-board PCI bus systems, the IRQ0-HP interrupt (high-priority IRT interrupt) can be switched to the INTB_N output because an independent software structure is provided in this case. For consistent non-aligned accesses where IRT switch data must be accessed, consistency assurance for non-aligned accesses is implemented. The alignment is signalled via accesses to the various mirror areas of the communication RAM. The IRT switch evaluates these mirror areas, thus ensuring consistency for un-aligned 16-bit and 32-bit accesses. This functionality corresponds to that of the LOCK mechanism of the PCI bridge.

8.3 Address Assignment of PCI Registers

The PCI registers are 32 bits wide; the registers can be read or written to with 8-bit, 16-bit, or 32-bit accesses. Table 8-3 gives an overview of the PCI registers. For a detailed description, the reader is referred to the documents listed on page 6.

Table 8-3: Address Assignment of PCI Registers (1/2)

	Register Name						
Address	Bit (31:24)	Bit (23:16)	Bit (15:8)	Bit (7:0)	Size	R/W	Initial value
8000 0000H	Devi	ce_ID	Vendor_ID		32 bit	R	4026110AH
8000 0004H	Sta	atus	Comi	nand	32 bit	R/W	0230 0000H
8000 0008H		Class_Code		Revision_ID	32 bit	R	0000 20A0H
8000 000CH	BIST	Header_Type	Latency_Timer	Cache_Line_ Size	32 bit	R/W	0000 0000H
8000 0010H		PCI_Base_Add	dress_Register0		32 bit	R/W	0000 0000H
8000 0014H		PCI_Base_Add	dress_Register1		32 bit	R/W	0000 0000H
8000 0018H		PCI_Base_Add	dress_Register2		32 bit	R/W	0000 0000H
8000 001CH		PCI_Base_Add	dress_Register3		32 bit	R/W	0000 0000H
8000 0020H		PCI_Base_Add	dress_Register4		32 bit	R/W	0000 0000H
8000 0024H		PCI_Base_Add	dress_Register5		32 bit	R/W	0000 0000H
8000 0028H		Cardbus_0	CIS_Pointer		32 bit	R	0000 0000H
8000 002CH	Subsys	stem_ID	Subsystem	_Vendor_ID	32 bit	R	0000 0000H
8000 0030H	Expa	nsion_ROM_Bas	se_Address (rese	erved)	32 bit	R	0000 0000H
8000 0034H	Reserved Capability_ Pointer				32 bit	R	0000 0048H
8000 0038H		Rese	erved	<u> </u>	32 bit	R	0000 0000H
8000 003CH	Max_Lat	Min_Gnt	Interrupt_Pin	Interrupt_Line	32 bit	R/W	0000 0000H
8000 0040H	Devi	ce_ID	Vend	or_ID	32 bit	R/W	0000 0000H
8000 0044H	Subsys	stem_ID	Subsystem	_Vendor_ID	32 bit	R/W	0000 0000H
8000 0048H	PM_Ca	apability	PM_next_item _ptr	PM_Capabilit y_id	32 bit	R	0002 0001H
8000 004CH	PM_Data	PM_Data PM_CSR_BS PM_Control_Status			32 bit	R/W	0000 0000H
8000 0050H	Р	CI_Base_Addres	s_Mask_Registe	r0	32 bit	R/W	0000 0000H
8000 0054H	Р	CI_Base_Addres	s_Mask_Registe	r1	32 bit	R/W	0000 0000H
8000 0058H	Р	CI_Base_Addres	s_Mask_Registe	r2	32 bit	R/W	0000 0000H
8000 005CH	PCI_Base_Address_Mask_Register3			32 bit	R/W	0000 0000H	
8000 0060H	PCI_Base_Address_Mask_Register4				32 bit	R/W	0000 0000H
8000 0064H	PCI_Base_Address_Mask_Register5				32 bit	R/W	0000 0000H
8000 0068H	PCI_Base_Address_Translation_Register0				32 bit	R/W	0000 0000H
8000 006CH	PCI_Base_Address_Translation_Register1				32 bit	R/W	0000 0000H
8000 0070H	PCI_Base_Address_Translation_Register2				32 bit	R/W	0000 0000H
8000 0074H	PCI_Base_Address_Translation_Register3				32 bit	R/W	0000 0000H
8000 0078H	PCI_	_Base_Address_	Translation_Regi	ster4	32 bit	R/W	0000 0000H
8000 007CH	PCI_	PCI_Base_Address_Translation_Register5					0000 0000H

Chapter 8 PCI Interface

Table 8-3: Address Assignment of PCI Registers (2/2)

Address	Register Name					DAM	Initial value
Address	Bit (31:24)	Bit (23:16)	Bit (15:8)	Bit (7:0)	Size	R/W	Initial value
8000 0080H	Rese	erved	PCI_Arbiter_C	onfig_Register	32 bit	R/W	0000 0000H
8000 0084H	Max_Lat	Min_Gnt	INT_Pin	Reserved	32 bit	R/W	0000 0000H
8000 0088H	PM_Ca	pability	Rese	rved	32 bit	R/W	0002 0000H
8000 008CH		Class_Code		Revision_ID	32 bit	R/W	0000 0000H
8000 0090H		AHB_Base_Ad	dress_Register0		32 bit	R/W	0000 0001H
8000 0094H		AHB_Base_Ad	dress_Register1		32 bit	R/W	0000 0000H
8000 0098H		AHB_Base_Ad	dress_Register2		32 bit	R/W	0000 0000H
8000 009CH		AHB_Base_Ad	dress_Register3		32 bit	R/W	0000 0000H
8000 00A0H		AHB_Base_Ad	dress_Register4		32 bit	R/W	0000 0000H
8000 00A4H	Al	HB_Base_Addre	ss_Mask_Registe	er0	32 bit	R	BFFF 0001H
8000 00A8H	Al	HB_Base_Addre	ss_Mask_Registe	er1	32 bit	R/W	3F00 0007H
8000 00ACH	Al	HB_Base_Addre	ss_Mask_Registe	er2	32 bit	R/W	0000 0000H
8000 00B0H	Al	HB_Base_Addre	ss_Mask_Registe	er3	32 bit	R/W	0000 0000H
8000 00B4H	AHB_Base_Address_Mask_Register4			32 bit	R/W	0000 0000H	
8000 00B8H	Reserved				32 bit		
8000 00BCH	Reserved			32 bit			
8000 00C0H	AHB_Base_Address_Translation_Register2			32 bit	R/W	0000 0000H	
8000 00C4H	AHB.	_Base_Address_	_Translation_Reg	ister3	32 bit	R/W	0000 0000H
8000 00C8H	AHB.	_Base_Address_	_Translation_Reg	ister4	32 bit	R/W	0000 0000H
8000 00CCH	AHB_Statu	ıs_Register	AHB_Functi	on_Register	32 bit	R/W	0000 0000H
8000 00D0H	Wait_States_ Bridge_as_P CII_Target	Wait_States_ Bridge_PCI_ Master	Wait_States_B ridge_as_AHB _Slave	Wait_States_ Bridge_AHB_ Master	32 bit	R/W	0000 0000H
8000 00D4H	Bridge_Interrupt_Status_Register			32 bit	R	0000 0000H	
8000 00D8H	AHB_Interrupt_Enable_Register			32 bit	R/W	0000 0000H	
8000 00DCH	PCI_Interrupt_Enable_Register			32 bit	R/W	0000 0000H	
8000 00E0H - 8000 00F4H	not used			32 bit			
8000 00F8H		SERR_Generat	ion_By_Software		32 bit	W	0000 0000H
8000 00FCH		Enable_Configu	ration_From_PCI		32 bit	R/W	0000 0000H

[MEMO]

Chapter 9 Local Bus Unit (LBU)

ERTEC 400 can also be operated from an external host processor via a local bus interface. The bus system is selected using the CONFIG2 input pin.

CONFIG2 = 0_b LBU bus system is active

The LBU interface uses a 16-bit data bus and a 21-bit address bus. The externally connected μ C is always the master with respect to this interface. All registers of the LBU are 16-bits wide; write accesses to these registers must be 16-bit wide.

Pin Name I/O **Function Number of pins** LBU_AB(20:0) ī LBU address bits 21 LBU_DB(15:0) I/O LBU data bits 16 LBU_WR_N I LBU write control signal 1 LBU_RD_N ı LBU read control signal 1 LBU_BE(1:0)_N ı LBU byte enable 2 LBU SEG (1:0) LBU page selection signals 2 LBU_IRQ_(1:0)_N 0 LBU interrupt request signals 2 1 LBU_RDY_N ı LBU ready signal LBU CS M N ١ LBU chip select for ERTEC 400 internal resources 1 LBU_CS_R_N ı LBU chip select for page configuration registers 1 LBU CFG LBU RD/WR control selection 1 1 LBU POL RDY LBU polarity selection for LBU RDY N pin I 1 total 50

Table 9-1: Local Bus Interface Pin Functions

Four different pages within ERTEC 400 can be accessed via the LBU. Each page can be set individually. The settings for the four pages are made via the LBU page registers. Five registers are available per page; the LBU_CS_R_N chip select signal can be used to access the page registers.

The following settings are possible for each page:

- Access size of a page between 256 Bytes and 2 MBytes with two page range registers (LBU_Pn_RG_H and LBU_Pn_RG_L)
- Offset (segment) of page in 4-GBytes address area with two page offset registers (LBU_Pn_OF_H and LBU_Pn_OF_L)
- Access type (data bit width) with a single page control register (LBU_Pn_CFG)

The ERTEC 400-internal address area is accessed via the LBU_CS_M_N chip select signal. The two chip select signals - LBU_CS_R_N for LBU registers and LBU_CS_M_N for ERTEC 400 internal resources - must not be simultaneously active.

The LBU supports accesses to the address area with two separate read and write lines or with a common read/write line. The access type is selected via the LBU CFG input.

 $LBU_CFG = 0_b$ use separate read and write lines LBU_WR_N and LBU_RD_N $LBU_CFG = 1_b$ use LBU_WR_N as common read/write control line

Chapter 9 Local Bus Unit (LBU)

If usage of LBU_WR_N as common read/write control line is configured, the unused LBU_RD_N input must be pulled to its inactive (high) level with a pull-up resistor.

The polarity of the ready signal is set via the LBU_POL_RDY input.

```
LBU_POL_RDY = 0_b LBU_RDY_N low active LBU_POL_RDY = 1_b LBU_RDY_N high active
```

LBU_RDY_N is a tri-state output and must be pulled to its "normally ready" level by an external pull-down or pull-up resistor. During an access from an external host via the LBU-interface to ERTEC 400, the LBU_RDY_N output is first driven to its inactive level first. When ERTEC 400 is ready to take or to provide data, LBU_RDY_N will be active for approximately 20 ns (50 MHz internal clock period). After that LBU_RDY_N is switched back to tri-state and the external pull-down or pull-up generates the ready state again.

The four pages, that were defined using the page registers, are addressed via the LBU_SEG(1:0) inputs.

$LBU_SEG(1:0) = 00_b$	LBU_PAGE0 addressed
$LBU_SEG(1:0) = 01_b$	LBU_PAGE1 addressed
$LBU_SEG(1:0) = 10_{b}$	LBU_PAGE2 addressed
$LBU_SEG(1:0) = 11_b$	LBU_PAGE3 addressed

9.1 Page Size Setting

The page size of each page is set in the LBU_Pn_RG_H and LBU_Pn_RG_L range registers (n = 0 to 3). Together, the two page range registers yield a 32-bit address register. The size of the page varies between 256 Bytes and 2 MBytes. Therefore, Bits (7:0) and (31:22) of the PAGEn_RANGE register remain unchanged at a value of 0_b even if a value of 1_b is written. If no bit at all is set in one of the page size registers, the size of this page is set to 256 Bytes, by default. If several bits are set to 1h in one of the page range registers, the size is always calculated based on the most significant bit, that is set to 1_b. Table 9-2 summarizes the possible settings.

Table 9-2: Page Size Settings

LDIL Do DC L

LBU_Pr	n_RG_H	LBU_Pn_RG_L		Page size	Required
Bit (31:22) ^{Note}	Bit (21:16) ^{Note}	Bit (15:8)	Bit (7:0)	(of page n)	address lines
0000 0000 00 _b	00 0000 _b	0000 0001 _b	0000 0000 _b	256 Bytes	LBU_AB(7:0)
0000 0000 00 _b	00 0000 _b	0000 001x _b	0000 0000 _b	512 Bytes	LBU_AB(8:0)
0000 0000 00 _b	00 0000 _b	0000 01xx _b	0000 0000 _b	1 kByte	LBU_AB(9:0)
0000 0000 00 _b	00 0000 _b	0000 1xxx _b	0000 0000 _b	2 kBytes	LBU_AB(10:0)
0000 0000 00 _b	00 0000 _b	0001 xxxx _b	0000 0000 _b	4 kBytes	LBU_AB(11:0)
0000 0000 00 _b	00 0000 _b	001x xxxx _b	0000 0000 _b	8 kBytes	LBU_AB(12:0)
0000 0000 00 _b	00 0000 _b	01xx xxxx _b	0000 0000 _b	16 kBytes	LBU_AB(13:0)
0000 0000 00 _b	00 0000 _b	1xxx xxxx _b	0000 0000 _b	32 kBytes	LBU_AB(14:0)
0000 0000 00 _b	00 0001 _b	xxxx xxxx _b	0000 0000 _b	64 kBytes	LBU_AB(15:0)
0000 0000 00 _b	00 001x _b	xxxx xxxx _b	0000 0000 _b	128 kBytes	LBU_AB(16:0)
0000 0000 00 _b	00 01xx _b	xxxx xxxx _b	0000 0000 _b	256 kBytes	LBU_AB(17:0)
0000 0000 00 _b	00 1xxx _b	xxxx xxxx _b	0000 0000 _b	512 kBytes	LBU_AB(18:0)
0000 0000 00 _b	01 xxxx _b	xxxx xxxx _b	0000 0000 _b	1 MByte	LBU_AB(19:0)
0000 0000 00 _b	1x xxxx _b	xxxx xxxx _b	0000 0000 _b	2 MBytes	LBU_AB(20:0)

Note: Bit numbers in the table refer to the complete 32-bit address that is formed by concatenating LBU_Pn_RG_H and LBU_Pn_RG_L registers.

Remark: "x" stands for "don't care'

The largest of all configured pages determines the number of address lines that have to be connected to the LBU. In Table 9-2 above, the largest page is 2 Mbyte and the most significant bit, that is set to 1_b, is Bit 21. In this case the number of required address lines is calculated from Amax = 21 - 1 = 20. Therefore, address lines LBU_AB(20:0) are required. This addressing mechanism results in a mirroring of the specified page size in the total segment.

9.2 Page Offset Setting

The page offset of each page is set in the LBU_Pn_OF_H and LBU_Pn_OF_L registers (n = 0 to 3). Bit (7:0) of LBU_Pn_OF_L are hardwired to 0_b . Together, the two page offset registers yield a 32-bit address register. The register is evaluated in such a way that the offset is evaluated only down to the most significant bit of the associated page range register that is set to 1_b . These bits are then put on the AHB bus as the upper part of the address. This mechanism guarantees that the offset is always an integer multiple of the selected page size. The following Table 9-3 shows some examples for offset calculations for various page sizes.

LBU Pn OF L LBU Pn OF H Page size Resulting offset (of page n) Bit (31:24)Note Bit (23:16)Note Bit (15:8) Bit (7:0) 0000 0000_h 0000 0000_h 0000 0001_b 0000 0000_b 256 Bytes 256 Bytes 0001 0000_b 0000 0000_h 0000 0000_b 0000 0000_b 256 Bytes 4 kBytes 2 MBytes 0100 0000_b 0000 0000_b 0000 0000_b 0000 0000_b 1 GByte 512 kBytes 0001 0000_h 0000 0000_h 0000 0000_h 0000 0000_b 256 MBytes 8 kBytes 0000 0000_h 0000 0001_b 0000 0000_b 0000 0000_h 64 kBytes 0000 0000_b 0000 0001_b 0100 0000_b 0000 0000_b 8 kBytes 80 kBytes

Table 9-3: Page Offset Setting Examples

Note: Bit numbers in the table refer to the complete 32-bit address that is formed by concatenating LBU Pn OF H and LBU Pn OF L registers.

Because the host computer can always access the page registers, the pages can be reassigned at any time. This is useful, for example, if a page is to be used to initialize the I/O. If access to this address area is no longer required after the initialization, the page can then be reassigned in order to access other address areas of ERTEC 400.


9.3 LBU Address Mapping Example

The following Table 9-4 illustrates, how an external host processor looks into the ERTEC 400 memory space for a given page range and offset register setting. The example is based on a 1 MByte segment size, which can be achieved by connecting the lower 20 address lines of the external host processor to ERTEC 400 as shown in Figure 9-1. Selection of the segment is done by connecting the host address lines A(21:20) to the segment select inputs LBU_SEG(1:0) of ERTEC 400.

Table 9-4: Local Bus Unit Address Mapping Example

Catting	Host address		ERTEC 400	Memory area seen	
Setting	LBU_SEG(1:0)	LBU_A(19:0)	internal address	by external host	
	00 _b	0 0000H	2000 0000H		
Range: 0010 0000H Offset: 2000 0000H	00 _b	•••		Lower 1 MByte of external SDRAM	
	00 _b	F FFFFH	200F FFFFH		
	01 _b	0 0000H	1010 0000H		
	01 _b			Lower 128 kBytes of commu- nication SRAM	
Range: 0002 0000H	01 _b	1 FFFFH	1011 FFFFH		
Offset: 1010 0000H	01 _b	2 0000H	1010 0000H		
	01 _b	•••		Mirrors of lower 128 kBytes o communication SRAM	
	01 _b	F FFFFH	1011 FFFFH		
	10 _b	0 0000H	3000 0000H	Lower 128 kBytes of external	
	10 _b			memory connected to CS_PER0_N	
Range: 0002 0000H	10 _b	1 FFFFH	3001 FFFFH		
Offset: 3000 0000H	10 _b	2 0000H	3000 0000H	Mirrors of lower 128 kBytes of	
	10 _b			external memory connected	
	10 _b	F FFFFH	3001 FFFFH	to CS_PER0_N	
	11 _b	0 0000H	4000 0000H		
	11 _b			16 kBytes of APB peripherals	
Range: 0000 4000H	11 _b	0 3FFFH	4000 3FFFH		
Offset: 4000 0000H	11 _b	0 4000H	4000 0000H		
	11 _b	•••		Mirrors of 16 kBytes of APB peripherals	
	11 _b	F FFFFH	4000 3FFFH		

Figure 9-1: Example for LBU Address Line Connection



In order to program a setting according to Table 9-4, the LBU registers must be initialized as shown in Table 9-5.

Table 9-5: LBU Register Initialization Example

Register	n=0	n=1	n=2	n=3
LBU_Pn_RG_L	0000H	0000H	0000H	4000H
LBU_Pn_RG_H	0010H	0002H	0002H	0000H
LBU_Pn_OF_L	0000H	0000H	0000H	0000H
LBU_Pn_OF_H	2000H	1010H	3000H	4000H

9.4 Page Control Setting

The user can program the page control register to set the type of access to the relevant page. Certain areas of ERTEC 400 must be accessed 32-bit wide in order to ensure data consistency. For other areas, an 8-bit or 16-bit data access is permitted or even required. Table 9-6 lists the areas where 32-bit accesses are allowed respectively obligatory.

Table 9-6: 32-bit Accesses in Various Address Ranges

ERTEC 400 address range	32-bit access required	other access (than 32-bit) allowed
System control registers	Х	
Timer 0 / 1	Х	
F-counter	Х	
Watchdog	Х	
IRT register	Х	
SDRAM		Х
User RAM		Х
Communication SRAM		Х
Remaining APB I/O (UARTs, SPI, GPIO)		Х

A setting is made in the paging control registers to indicate whether the relevant page area is addressed according to a 16-bit or 32-bit organization. In case of a page with 16-bit organization, each 8-bit or 16-bit access is forwarded to the AHB bus. In case of a page with 32-bit organization, a 32-bit read access is implemented on the AHB bus when the LOW word is read. In addition, the LOW word is forwarded and the HIGH word is stored temporarily in the LBU. A subsequent read access to the HIGH word address outputs the temporarily stored value. This ensures consistent reading of 32-bit data on a 16-bit bus. In the case of 32-bit write access, the LOW word is first stored temporarily in the LBU area. When the HIGH word is write accessed, a 32-bit access to the AHB bus is implemented. Eight bit accesses are forwarded directly to the AHB bus and are therefore not useful for a 32-bit page.

9.5 Host Accesses to ERTEC 400

When the host μ C accesses address areas of the ERTEC 400, a distinction must be made between 16-bit and 32-bit host processors. The data width of the variables is defined for a 16-bit host processor. The various compilers implement the accesses in any order. In case of a 32-bit access by the user software, it must be ensured that the lower 16-bit half-word access to the 32-bit address area precedes the upper 16-bit half-word access. In case of a 32-bit host processor, the access order is defined by setting the "external bus controller" of the host processor. In this case, the address area access must be assigned as "Little Endian access".

If an external host accesses ERTEC 400, ERTEC 400 behaves like 16-bit little endian device with 8-bit and 16-bit access possibilities. Table 9-7 lists all allowed access types.

LBU_BE1_N	LBU_BE0_N	LBU_A0	Internal AHB access
1 _b	0 _b	0 _b	8-bit (low byte)
0 _b	1 _b	1 _b	8-bit (high byte)
0 _b	0 _b	0 _b	16-bit
	Others		Not allowed

Table 9-7: Possible Host Accesses to ERTEC 400

Accesses from the external host are typically asynchronous to the ERTEC 400 internal AHB clock; therefore they are synchronized to the internal AHB clock. Figures 9-2 to 9-5 show typical read and write sequences for different control signal configurations.




Figure 9-2: LBU Read from ERTEC 400 with Separate Read Control Line

Figure 9-3: LBU Write to ERTEC 400 with Separate Write Control Line





Figure 9-4: LBU Read from ERTEC 400 with Common Read/Write Control Line






Figure 9-5: LBU Write to ERTEC 400 with Common Read/Write Control Line

9.6 Address Assignment of LBU Registers

The LBU registers are 16-bit wide; the registers can be written to with 16-bit accesses only. The LBU page configuration registers are addressed via the LBU_CS_R_N signal. Table 9-8 summarizes the implemented registers.

Table 9-8: Address Assignment of LBU Registers

Address	Register Name	Size	R/W	Initial value	Description
00 0000H	LBU_P0_RG_L	16 bit	R/W	0000H	LBU page 0 range register low
00 0002H	LBU_P0_RG_H	16 bit	R/W	0000H	LBU page 0 range register high
00 0004H	LBU_P0_OF_L	16 bit	R/W	0000H	LBU page 0 offset register low
00 0006H	LBU_P0_OF_H	16 bit	R/W	0000H	LBU page 0 offset register high
00 0008H	LBU_P0_CFG	16 bit	R/W	0000H	LBU page 0 configuration register
00 0010H	LBU_P1_RG_L	16 bit	R/W	0000H	LBU page 1 range register low
00 0012H	LBU_P1_RG_H	16 bit	R/W	0000H	LBU page 1 range register high
00 0014H	LBU_P1_OF_L	16 bit	R/W	0000H	LBU page 1 offset register low
00 0016H	LBU_P1_OF_H	16 bit	R/W	0000H	LBU page 1 offset register high
00 0018H	LBU_P1_CFG	16 bit	R/W	0000H	LBU page 1 configuration register
00 0020H	LBU_P2_RG_L	16 bit	R/W	0000H	LBU page 2 range register low
00 0022H	LBU_P2_RG_H	16 bit	R/W	0000H	LBU page 2 range register high
00 0024H	LBU_P2_OF_L	16 bit	R/W	0000H	LBU page 2 offset register low
00 0026H	LBU_P2_OF_H	16 bit	R/W	0000H	LBU page 2 offset register high
00 0028H	LBU_P2_CFG	16 bit	R/W	0000H	LBU page 2 configuration register
00 0030H	LBU_P3_RG_L	16 bit	R/W	0000H	LBU page 3 range register low
00 0032H	LBU_P3_RG_H	16 bit	R/W	0000H	LBU page 3 range register high
00 0034H	LBU_P3_OF_L	16 bit	R/W	0000H	LBU page 3 offset register low
00 0036H	LBU_P3_OF_H	16 bit	R/W	0000H	LBU page 3 offset register high
00 0038H	LBU_P3_CFG	16 bit	R/W	0000H	LBU page 3 configuration register

Note: Reserved bits in all registers are undefined when read; always write the initial (reset) values to these bits.

Table 9-8 shows, that the LBU registers are seen at the lower 64 Bytes of the 2MByte address range that is opened by the LBU_AB(20:0) signals. In case that LBU_AB(20:6) are different from 0_b , while an LBU register is accessed, the registers are mirrored every 64 Bytes. During an access to LBU registers (LBU_CS_R_N = 0_b) the level of the page selection signals LBU_SEG(1:0) is not relevant.

9.7 Detailed LBU Register Description

This chapter gives a detailed description of the LBU register bit functions. As there is an identical set of five LBU registers for each configurable page, only one set will be described as representative.

Figure 9-6: LBU Page Range Register Low (LBU_Pn_RG_L)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
		LB	U_Pr	n_RG	_L						alwa	ys 0 _b				00 0000H	0000H
																00 0010H	0000H
																00 0020H	0000H
																00 0030H	0000H

Bit position	Bit name	R/W	Function
15:8	LBU_Pn_RG_L	R/W	Bit (15:8) of the LBU page n size setting
7:0	-	R	Always 0 _b ; writing has no effect

Figure 9-7: LBU Page Range Register High (LBU_Pn_RG_H)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value	
					alwa	ys 0 _b						LB	U_Pr	n_RG	_H		00 0002H	0000H	
,																	00 0012H	0000H	
																	00 0022H	0000H	
																	00 0032H	0000H	

Bit position	Bit name	R/W	Function
15:6	-	R	Always 0 _b ; writing has no effect
5:0	LBU_Pn_RG_H	R/W	Bit (21:16) of the LBU page n size setting

Chapter 9 Local Bus Unit (LBU)

Figure 9-8: LBU Page Offset Register Low (LBU_Pn_OF_L)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
		LB	BU_Pi	n_OF	_L						alwa	ys 0 _b				00 0004H	0000H
								•								00 0014H	0000H
																00 0024H	0000H
																00 0034H	0000H

Bit position	Bit name	R/W	Function
15:8	LBU_Pn_OF_L	R/W	Bit (15:8) of the LBU page n offset setting
7:0	-	R	Always 0 _b ; writing has no effect

Figure 9-9: LBU Page Offset Register High (LBU_Pn_OF_H)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
						LB	U_Pr	_OF	_H							00 0006H	0000H
																00 0016H	0000H
																00 0026H	0000H
																00 0036H	0000H

Bit position	Bit name	R/W	Function
15:0	LBU_Pn_OF_H	R/W	Bit (31:16) of the LBU page n offset setting

Chapter 9 Local Bus Unit (LBU)

	Figure 9-10: LBU Page Configuration Register (LBU_Pn_CFG)																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
	reserved Pag e_n 00 0008H 0000													0000H			
															-	00 0018H	0000H
															00 0028H	0000H	
																00 0038H	0000H

Bit position	Bit name	R/W		Function
15:1	-	-	Reserved	
0	Page_n_32	R/W	Page_n_32 Configures 32-bit or 1 Page_n_32 0 _b 1 _b	6-bit pages Page width configuration 16-bit page width (initial value) 32-bit page width

Chapter 10 Boot ROM

ERTEC 400 is equipped with a pre-programmed boot ROM that allows software to be downloaded from an external storage medium. The boot ROM has a size of $2k \times 32$ bits = 8 kBytes and may only be read with 32-bit accesses. Various routines are available for the different boot and download modes. In order to select the boot source and mode, three BOOT(2:0) inputs are available on ERTEC 400. During the active reset phase, the boot pins are read in and stored in the Boot_REG register in the system control register area.

After start-up of the processor, the system branches to the appropriate boot routine based on the previously read boot mode selection, and the download is performed. After the download is complete, the newly loaded functions are executed.

The following actions lead to a boot operation:

- HW reset
- · Watchdog reset
- Software reset caused by setting the XRES_SOFT bit in the reset control register (SCR area).

Table 10-1 summarizes the supported download modes:

BOOT2	BOOT1	воото	Selected download mode
0 _b	0 _b	0 _b	Via external ROM/NOR flash with 8-bit width
0 _b	0 _b	1 _b	Via external ROM/NOR flash with 16-bit width
0 _b	1 _b	0 _b	Via external ROM/NOR flash with 32-bit width
0 _b	1 _b	1 _b	Reserved
1 _b	0 _b	0 _b	Reserved
1 _b	0 _b	1 _b	SPI (e.g. for use with EEPROMs with serial interface)
1 _b	1 _b	0 _b	UART1 (bootstrap method)
1 _b	1 _b	1 _b	PCI slave/LBU (from external host)

Table 10-1: Supported Download Modes

- Booting from NOR Flash or EEPROM with 8-/16-/32-bit data width via EMIF I/O Bank 0 (CS_PER0_N).
- Booting from serial EEPROMs/Flashes via the SPI interface. The GPIO22 control line is then used as the chip select for the serial BOOT ROM. The storage medium (Flash or EEPROM) is selected by means of the GPIO23 control line.
- Booting from PCI slave interface or a host processor system via the LBU bus.
- Booting from UART1. With the bootstrap method, a routine for operation of the serial interface is executed first. This routine then controls the actual program download.

During the boot operation, a portion of the communication RAM from 1010 0000H to 1010 102FH is reserved for the boot sequence. During the boot sequence, the IRT switch can only be accessed in the area 1010 1030H to 1012 FFFFH.

Note: A more detailed description of the boot modes and the operation of the related program parts is given in the documentation that is listed on page 6.

10.1 Booting from External ROM

This boot mode is provided for applications for which the majority of the user firmware runs on the ARM946E-S.

10.2 Booting via SPI

SPI-compatible EEPROMs as well as SPI-compatible Data Flash memories can be used as an SPI source. GPIO23 is used to select the type.

```
GPIO23 = 0_b SPI-compatible Data Flash e.g., AT45DB011B GPIO23 = 1_b SPI-compatible EEPROM e.g., AT25HP256
```

The serial protocols by Motorola, Texas Instruments, and NSC are in principle supported.

10.3 Booting via UART1

The UART interface is set to a fixed baud rate of 115200 baud during the boot operation. The boot loader performs the serial download of the second-level loader to the internal SRAM. The internal SRAM is then mapped to address 0000 0000H (see Table 5-2) and the second-level loader is started. The second-level loader downloads the user firmware to the various memory areas of the ERTEC 400 and starts the firmware once the download is complete.

10.4 Booting via PCI or LBU

Booting of user software via PCI must be actively performed by an external PCI master. For this purpose, the PCI slave macro is enabled during the boot operation in the ARM946E-S. This allows the user software to be loaded from the PCI master to the various memory areas of the ERTEC 400. At the end of the data transfer, the PCI master sets an identification bit in the SRAM in order to communicate to the ARM processor that the download is complete.

An external host can perform a boot via the LBU the same way as via the PCI bus. The primary difference lies in the larger memory area available for selection via the PCI interface. The PCI/LBU selection is made via the system control register Config_REG.

A maximum of 32 general purpose inputs/outputs is available in ERTEC 400. After a reset, these are set as GPIO inputs. GPIO(31:24) and GPIO(7:0) are always available as I/O because no additional functions can be assigned. GPIO(23:8) are shared with other interfaces and functions like watchdog, F-counter, UARTs, SPI or the ETM. Depending on the internal circuitry, the GPIOs may have different current drive capabilities. ERTEC 400 users drives with 6 mA or 9 mA capability; the relation between GPIO pin number and drive capability is summarized in Table 11-1.

Table 11-1: GPIO Pin and Related Drive Capabiliy

GPIO pin number	Drive capability
GPIO(31:23), GPIO(18:12)	6 mA
GPIO(22:19), GPIO(11:0)	9 mA

Input values are stored in the GPIO_IN register; output values must be written to the GPIO_OUT register. The direction of the I/O can be programmed bit-by-bit in the GPIO_IOCTRL register.

The special I/O function selection can be programmed in the GPIO_PORT_MODE_L and GPIO_PORT_MODE_H registers and the direction (input or output) in the GPIO_IOCTRL register.

GPIO(1:0) and GPIO(31:30) can also be used as external interrupt inputs. They are connected to the IRQ interrupt controller of the ARM946E-S. An interrupt can be generated only with an active High input level, rising edge, or falling edge (for parameter assignment, refer to Chapter 7.9).

The following Figure 11-1 shows the structure of a GPIO pin as a standard I/O function or as an alternative function.

Alternate input function 1, 2, 3 (if available)

GPIO_INn

GPIO_OUTn

Alternate output function 1, 2, 3 (if available)

GPIO_PORT_MODE_L/H
(2n+1, 2n)

GPIO IOCTRLn

Figure 11-1: GPIO Cells of ERTEC 400

11.1 Address Assignment of GPIO Registers

The GPIO registers are 32-bits wide. However, the registers can be read or written to with 8-bit, 16-bit, or 32-bit accesses. In case of accesses with less than 32 bits note, that the ERTEC 400 memory organization is Little Endian.

Table 11-2: Address Assignment of GPIO Registers

Address	Register Name	Size	R/W	Initial value	Description
4000 2500H	GPIO_IOCTRL	32 bit	R/W	FFFF FFFFH	Configuration register for GPIOs
4000 2504H	GPIO_OUT	32 bit	R/W	0000 0000H	Data output register for GPIOs
4000 2508H	GPIO_IN	32 bit	R	xxxx xxxxHNote 1	Data input register for GPIOs
4000 250CH	GPIO_PORT_MODE_L	32 bit	R/W	0000 0000H	Function selection for GPIO(15:0)
4000 2510H	GPIO_PORT_MODE_H	32 bit	R/W	0000 0000H	Function selection for GPIO(31:16)

Notes: 1. During reset, all GPIO pins are configured as input port pins. Thus, the content of the GPIO_IN register reflects the logical level of the GPIO(31:0) pins during reset.

2. Reserved bits in all registers are undefined when read; always write the initial (reset) values to these bits.

11.2 Detailed GPIO Register Description

Figure 11-2: GPIO_IOCTRL Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
						GI	PIO_I	OCT	RL							4000 2500H	FFFF FFFFH
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						GI	PIO_I	OCT	RL								

Bit position	Bit name	R/W		Function
			GPIO_IOCTRL Controls if GPIO pin is	used as input or output pin.
(31:0)	GPIO_IOCTRL	R/W	GPIO_IOCTRLn	GPIO pin direction control
(31.0)	GI IO_IOCTKL	17/ / /	0 _b	GPIOn is used as output
			1 _b	GPIOn is used as input (initial value)
				<u>. </u>

Figure 11-3: GPIO_OUT Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
						(GPIO	_OU	Γ							4000 2504H	0000 0000H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						(GPIO	_OU	Γ								

Bit position	Bit name	R/W		Function
(31:0)	GPIO OUT	R/W	(under the assumption	register is output at the GPIO pins on a bit-by-bit basis in that the pin is actually configured as output).
(31.0)	GI 10_001	17/ / /	GPIO_OUTn	GPIO output data
			0 _b	Output low level at GPIOn pin (initial value)
			1 _b	Output high level at GPIOn pin.

							Fig	jure	11-4	: G	PIO_	IN R	Regis	ter			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							GPI	NI_C								4000 2508H	xxxx xxxxH
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							GPI	NI_C									

Bit name	R/W		Function
GPIO IN	R	(under the assumption	the logical level at the GPIO pins on a bit-by-bit basis on that the pin is actually configured as input). GPIO input data
		0 _b	Low level is applied to GPIOn pin
		1 _b	High level is applied to GPIOn pin
	Bit name GPIO_IN		GPIO_IN This register reflects (under the assumption GPIO_IN R GPIO_IN Ob

Figure 11-5: GPIO PORT MODE L Register

					•	igui	CII	J.	<i>O. 1</i> .	<u>_</u> , .	JI	_10101	<i></i> .	_ //	giste	.1	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
GPIO PO_	O15_ _MO	GPIC PO_	_		D13_ _MO	GPIO PO	D12_ _MO	GPI PO	D11_ _MO	_	010_ _MO	GPI PO_	O9_ _MO	GPI PO	08_ _MO	4000 250CH	0000 0000H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
GPI PO_	07_ _MO	GPI PO_		GPI PO_	O5_ _MO	GPI PO_	04_ _MO		03_ _MO		02_ _MO	GPI PO_	01_ _MO	GPI PO_	00_ _MO		

ection 15 15 (if available) 15 (if available) 15 (if available)
15 (if available) 15 (if available)
15 (if available) 15 (if available)
15 (if available)
· , ,
15 (if available)
100.
ection
0
0 (if available)
0 (if available)
0 (if available)
ection 0 0 (if 0 (if

Figure 11-6: GPIO_PORT_MODE_H Register

						_									_		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
GPIO PO_	D31_ _MO	GPIO PO_	_	GPIO PO	029_ _MO		028_ _MO	GPIO PO	D27_ _MO	GPIO PO_	D26_ _MO	GPIO PO_		GPIO PO	D24_ _MO	4000 2510H	0000 0000H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
GPIO PO_	D23_ _MO	GPIO PO_	_	GPIO PO	021_ _MO	GPIO PO_	020_ _MO	GPIO PO	D19_ _MO	GPIO PO_	D18_ _MO	GPIO PO_	_	GPIO PO			

Bit name	R/W		Function				
		GPIO31_PO_MO Selects one of max. fo	ur different functions for pin GPIO31.				
		GPIO31_PO_MO	GPIO31 function selection				
		00 _b	Select function 0 for pin GPIO31				
GPIO31_PO_MO	R/W	01 _b	Select function 1 for pin GPIO31 (if available)				
		10 _b	Select function 2 for pin GPIO31 (if available)				
		11 _b	Select function 3 for pin GPIO31 (if available)				
		GPIO16_PO_MO Selects one of max. for	GPIO16_PO_MO Selects one of max. four different functions for pin GPIO16.				
		GPIO16_PO_MO	GPIO16 function selection				
CDIO16 DO MO	DΛΛ	00 _b	Select function 0 for pin GPIO16				
GPIO16_PO_IVIO	R/W	01 _b	Select function 1 for pin GPIO16 (if available)				
		10 _b	Select function 2 for pin GPIO16 (if available)				
		11 _b	Select function 3 for pin GPIO16 (if available)				
	GPIO31_PO_MO	GPIO31_PO_MO R/W	GPIO31_PO_MO Selects one of max. fo GPIO31_PO_MO 00b 01b 10b 11b GPIO16_PO_MO Selects one of max. fo GPIO16_PO_MO Selects one of max. fo GPIO16_PO_MO 00b 10b 10b 10b 10b 10b 10b 10				

The following Table 11-3 describes the GPIO pins and their alternative functions that are configurable with the GPIO PORT MODE L/H registers.

Table 11-3: Alternative Functions of GPIO pins

GPIO pin	Function										
GFIO pili	0	1	2	3							
GPIO(7:0)	GPIO(7:0)	-	-	-							
GPIO8	GPIO8	TXD1	-	TRACEPKT0 ^{Note 1}							
GPIO9	GPIO9	RXD1	-	TRACEPKT1 ^{Note 1}							
GPIO10	GPIO10	DCD1_N	-	TRACEPKT2 ^{Note 1}							
GPIO11	GPIO11	DSR1_N	-	TRACEPKT3 ^{Note 1}							
GPIO12	GPIO12	CTS1_N	-	ETMEXTOUT							
GPIO13	GPIO13	TXD2	-	-							
GPIO14	GPIO14	RXD2	-	-							
GPIO15	GPIO15	DCD2_N	WDOUT0_N	-							
GPIO16	GPIO16	DSR2_N	SSPCTLOE	ETMEXTIN1							
GPIO17	GPIO17	CTS2_N	SSPOE	-							
GPIO18	GPIO18	SSPRXD	-	-							
GPIO19	GPIO19	SSPTXD	-	TRACEPKT4 ^{Note 2}							
GPIO20	GPIO20	SCLKOUT	-	TRACEPKT5 ^{Note 2}							
GPIO21	GPIO21	SFRMOUT	-	TRACEPKT6 ^{Note 2}							
GPIO22	GPIO22	SFRMIN	-	TRACEPKT7 ^{Note 2}							
GPIO23	GPIO23	SCLKIN	-	DBGACK							
GPIO24	GPIO24	PLL_EXT_IN_N	-	-							
GPIO25	GPIO25	TGEN_OUT1_N	-	-							
GPIO(31:26)	GPIO(31:26)	-	-	-							

Notes: 1. If the ETM9 module is activated via debug SW and it is configured as an 4-bit wide or 8-bit wide ETM port, function 3 (TRACEPKT(3:0)) is set regardless of the value of GPIO_PORT_MODE_L-bits (23:16).

2. If the ETM9 module is activated via debug SW and it is set as an 8-bit wide ETM port, function 3 (TRACEPKT(7:4)) is set regardless of the value of GPIO_PORT_MODE_H-bits (13:6).

Remark: There is no protection against the selection of non-existing alternative GPIO functions implemented; in this case the behaviour of ERTEC 400 is unpredictable.

[MEMO]

Two UARTs are implemented in ERTEC 400. The inputs and outputs of the UARTs are available as an alternative function at GPIO(13:9) (UART1) and GPIO(18:14) (UART2). To use UART1 respectively UART2, it is required

- to set input/output direction accordingly for the affected pins using the GPIO_IOCTRL register
- to configure alternative function 1 for the affected pins using the GPIO_PORT_MODE_L/H registers

Note that after reset, all GPIO pins are configured as GPIO inputs; an eventually configured UART1 or UART2 is "lost". If the UARTs are used, the affected pins are no longer available as standard I/O. The baud rate generation is derived from the internal 50 MHz APB clock. The data bit width for read/write accesses to UART registers on the APB bus is 8 bits.

The following signal pins are available for UART 1 and UART 2 on ERTEC 400.

Pin Name Function Number of pins I/O TXD1 0 UART1 transmit data output RXD1 UART1 receive data input 1 ı DCD1 N I UART1 carrier detection signal 1 DSR1 N UART1 data set ready signal 1 ı CTS1_N UART1 transmit enable signal ١ 1 TXD2 0 UART2 transmit data output RXD2 UART2 receive data input 1 DCD2 N ı UART2 carrier detection signal 1 DSR2 N ١ UART2 data set ready signal 1 CTS2 N ı UART2 transmit enable signal 1 total 10

Table 12-1: UART1/UART2 Pin Functions

Both UARTs are implemented as ARM PrimeCellTM (PL010) macros. These are similar to standard UART 16C550; the functional differences between the PL010 macro and a 16C550 are as follows:

- Receive FIFO trigger level is set permanently to 8 bytes.
- · Receive errors are stored in the FIFO.
- · Receive errors do not generate an interrupt.
- The internal register address mapping and the register bit functions are different.
- 1.5 Stop bits are not supported.
- "Forcing stick parity" function is not supported.
- An independent receive clock is not possible.
- Modem signals DTR, RTS and RI are not supported.

For a detailed description of the PL010 macro, please refer to the list of documents on page 6.

Figure 12-1 below shows the structure of UART1 respectively UART2.

read data[10:0] write data[7:0] rxd[10:0] **TxFIFO RxFIFO** $(16 \times 8 \text{ bit})$ $(16 \times 8 \text{ bit})$ Internal Reset txd[7:0] Control & status ► TXD1/2 Transmitter Baud rate divisor Baud16 AMBA APB APB bus <= interface Baud rate register Generator Receiver - RXD1/2 block Transmit FIFO Receive FIFO status CLK 50 -Operation clock FIFO Flags - CTS1/2_N FIFO status UART_INTR1/2 ◀ - DSR1/2_N and interrupt generation DCD1/2_N

Figure 12-1: UART1/2 Macro Block Diagram

Each UART has a single interrupt source that is wired to the IRQ interrupt controller (see Table 7-2):

UART_INTR1 UART1 - group interrupt wired to IRQ8 UART_INTR2 UART2 - group interrupt wired to IRQ9

The baud rate and the divisor are calculated according to the following formulas:

$$BR = \frac{50MHz}{(BAUDDIV + 1) \times 16}$$
 $BAUDDIV = \frac{50MHz}{BR \times 16} - 1$

This yields the following error tolerance calculation:

$$E_p = \frac{BR - BRI}{BRI} \times 100\%$$

with BRI being the ideal bit rate.

The following table shows the baud rate values to be set and the deviations from the standard baud rates. The associated error percentages are within the baud rate tolerance range.

Table 12-2: Baud Rates and Tolerances for 50 MHz UART Operation Clock

BRI	BAUDDIV	BR	E _p
115200	26	115740	+0.47
76800	40	76219	-0.76
57600	53	57870	+0.47
38400	80	38580	+0.47
19200	162	19171	-0.15
14400	216	14400.9	+0.006
9600	325	9585.9	-0.15
2400	1301	2400.15	+0.006
1200	2603	1200.077	+0.006
110	28408	110.0004	+0.0003

UART1 can also be used as a BOOT medium if, for example, functions from an external PC are to be loaded to ERTEC 400 and executed. The BOOT medium is selected by the BOOT(2:0) inputs during the active reset phase (see Chapter 10.3). The BOOT loader then takes over setting of the UART1 signal pins and loading of the program code. The "Boot strap loader" functionality is also used. If the user does not utilize UART1, it can also be used as a debugging interface.

12.1 Address Assignment of UART1/2 Registers

The UART registers are 8 bits in width. When they are accessed with 16- or 32-bit read operations, the upper bits are undefined. The following Table 12-3 gives an overview of the address assignment for the UART1/2 registers.

Table 12-3: Address Assignment of UART1/2 Registers

Address	Register Name	Size	R/W	Initial value	Description
4000 2300H	UARTDR1	8 bit	R/W	xxH	Read/write data from interface
4000 2304H	UARTRSR1/UARTECR1	8 bit	R/W	00H	Receive status register (when read) - error clear register (when written)
4000 2308H	UARTLCR_H1	8 bit	R/W	00H	Line control register high byte
4000 230CH	UARTLCR_M1	8 bit	R/W	00H	Line control register middle byte
4000 2310H	UARTLCR_L1	8 bit	R/W	00H	Line control register low byte
4000 2314H	UARTCR1	8 bit	R/W	00H	Control register
4000 2318H	UARTFR1	8 bit	R	9xH	Flag register
4000 231CH	UARTIIR1/UARTICR1	8 bit	R/W	00H	Interrupt identification register (read), Interrupt clear register (write)
4000 2320H - 4000 23FFH	-	-	-	-	Reserved
4000 2400H	UARTDR2	8 bit	R/W	xxH	Read/write data from interface
4000 2404H	UARTRSR2/UARTECR2	8 bit	R/W	00H	Receive status register (when read) - error clear register (when written)
4000 2408H	UARTLCR_H2	8 bit	R/W	00H	Line control register high byte
4000 240CH	UARTLCR_M2	8 bit	R/W	00H	Line control register middle byte
4000 2410H	UARTLCR_L2	8 bit	R/W	00H	Line control register low byte
4000 2414H	UARTCR2	8 bit	R/W	00H	Control register
4000 2418H	UARTFR2	8 bit	R	9xH	Flag register
4000 241CH	UARTIIR2/UARTICR2	8 bit	R/W	00H	Interrupt identification register (read), Interrupt clear register (write)
4000 2420H - 4000 24FFH	-	-	-	-	Reserved

Remarks: 1. During reset, all GPIO pins are configured as input port pins. Thus, I/O direction and alternative pin function usage have to be configured first before using the UARTs.

2. Reserved bits in all registers are undefined when read; always write the initial (reset) values to these bits.

12.2 Detailed UART1/2 Register Description

The registers for both UARTs are identical, except their address, Therefore they are described only once.

Figure 12-2:	UARTDR1/2 Data Register
--------------	-------------------------

	7	6	5	4	3	2	1	0	Address	Initial value
1				UART	DR1/2				4000 2300H	xxH
									4000 2400H	xxH

Bit position E	Bit name	R/W	Function
(7:0) UA	ARTDR1/2	R/W	UARTDR1/2 Write access: If FIFO is enabled, the written data are entered in the FIFO. If FIFO is disabled, the written data are entered in the transmit holding register (the first word of the transmit FIFO). Read access: If FIFO is enabled, the received data are entered in the FIFO. If FIFO is disabled, the received data are entered in the receive holding register (the first word of the receive FIFO). Note: When data are received, the UARTDR data register must be read out first and then the UARTRSR/UARTECR error register

Figure 12-3: UARTRSR/UARTECR1/2 Registers

 7	6	5	4	3	2	1	0	Address	Initial value
	rese	erved		OE	BE	PE	FE	4000 2304H	00H
								4000 2404H	00H

Bit position	Bit name	R/W	Function				
(7:4)	-	R	Reserved, undefined	when read			
			OE Overrun error is detec received.	ted, when the FIFO is full and a new character is			
3	OE	R	OE	Overrun error			
			0 _b	No overrun error detected (initial value)			
			1 _b	Overrun error detected			
				ted when the received data are at low for longer than a th all control bits lasts.			
2	BE	R	BE	Break error			
			0 _b	No break error detected (initial value)			
			1 _b	Break error detected			
				ted when the parity of received character does not s configured in the EPS bit.			
1	PE	R	PE	Parity error			
			O _b	No parity error detected (initial value)			
			1 _b	Parity error detected			
			FE A framing error is dete valid stop bit.	ected, when the received character does not have a			
0	FE	R	FE	Framing error			
			0 _b	No framing error detected (initial value)			
			1 _b	Framing error detected			
(7:0)	-	W	UARTECR1/2 All error flags are clea	red when a write access is performed to this register			

Note: When new data are displayed, the UARTDR data register must be read out first and then the UARTRSR/UARTECR error register. The error register is not updated until the data register is read.

The UART line control registers UARTLCR1/2 consist of 3 Bytes each, that are distributed over the registers UARTLCR_H1/2, UARTLCR_M1/2 and UARTLCR_L1/2. Writing the UARTLCR register is complete when UARTLCR_H has been written. If one of the first two bytes is to be changed, UARTLCR_H must be written at the end following the change.

Example: Write UARTLCR_L and/or UARTLCR_M; then write UARTLCR_H to accept the changes. Write UARTLCR_H only means write and accept UARTLCR_H bits.

Figure 12-4: UARTLCR_H1/2 Registers (1/2)

7	6	5	4	3	2	1	0	Address	Initial value
reserved	WL	EN	FEN	STP2	EPS	PEN	BRK	4000 2308H	00H
								4000 2408H	00H

Bit position	Bit name	R/W	Function					
7	-	-	Reserved					
			WLEN The word length indicates the number of data bits within a frame.					
			WLEN	Word length				
(G.E)	WLEN	R/W	00 _b	5-bit data (initial value)				
(6:5)	VVLEIN	K/VV	01 _b	6-bit data				
			10 _b	7-bit data				
			11 _b	8-bit data				
4	FEN	R/W		sending/receiving is performed via 1-Byte holding ne first elements of the FIFOs). FIFO enable				
			0 _b	FIFO disable (initial value)				
			1 _b	FIFO enable				
3	STP2	R/W		opended at the end of the frame when sending. The not check the received character for two stop bits. Two stop bit select				

Figure 12-4: UARTLCR_H1/2 Registers (2/2)

Bit position	Bit name	R/W		Function			
				parity for check and generation. The setting of this bit is ty is disabled with the PEN bit.			
2	EPS	R/W	EPS	Parity type selection			
			0 _b	Odd parity selected (initial value)			
			1 _b	Even parity selected			
	DEN	D.0.4	PEN Enables or disables PEN	parity checking and generation. Parity checking/generation enable bit			
1	PEN	N R/W	R/VV	0 _b	Parity checking/generation disabled (initial value)		
0	BRK		BRK Selects, if a low leve	I is sent continuously at the transmit output. Send break bit			
U	DIVIV	R/W	0 _b	Do not send break (initial value)			
						1 _b	Send break (continuous low level)

Figure 12-5: UARTLCR_M1/2 Register

	7	6	5	4	3	2	1	0	Address	Initial value
				BAUD	DIVMS				4000 230CH	00H
•									4000 240CH	00H

Bit position	Bit name	R/W	Function
(7:0)	BAUD DIVMS	R/W	BAUD DIVMS Higher byte of 16-bit wide baud rate divisor

Figure 12-6: U.	ARTLCR_L1/2 Register
-----------------	----------------------

				9	0	., ., . , , .		9.010.			
	7	6	5	4	3	2	1	0	Address	Initial value	
Ī				BAUD	DIVLS				4000 2310H	00H	
									4000 2410H	00H	

Bit position	Bit name	R/W	Function
(7:0)	BAUD DIVLS	R/W	BAUD DIVLS Lower byte of 16-bit wide baud rate divisor

Note: The baud rate divisor is calculated according to the following formula:

$$BAUDDIVLS = \frac{50MHz}{BR \times 16} - 1$$

Zero is not a valid divisor; in this case sending or receiving is not possible.

Figure 12-7: UARTCR1/2 Registers (1/2)

	7	6	5	4	3	2	1	0	Address	Initial value
	LBE	RTIE	TIE	RIE	MSIE	rese	rved	UARTEN	4000 2314H	00H
•		-							4000 2414H	00H

Bit position	Bit name	R/W	Function				
			LBE Activates loop back n	node for testing purposes.			
7	LBE	R/W	LBE	Loop back mode enable bit			
			0 _b	Loop back mode disabled (initial value)			
			1 _b	Loop back mode enabled			
			RTIE				
			Enables receive time	out interrupt enable			
6	RTIE	R/W	RTIE	Receive timeout interrupt enable bit			
			0 _b	Receive timeout interrupt disabled (initial value)			
			1 _b	Receive timeout interrupt enabled			

Figure 12-7: UARTCR1/2 Registers (2/2)

Bit position	Bit name	R/W		Function	
			TIE Transmit interrupt en	able bit	
5	TIE	R/W	TIE	Transmit interrupt enable bit	
		1000	0 _b	Transmit interrupt disabled (initial value)	
			1 _b	Transmit interrupt enabled	
			RIE Receive interrupt ena	able bit	
4	RIE	R/W	RIE	Receive interrupt enable bit	
			0 _b	Receive interrupt disabled (initial value)	
			1 _b	Receive interrupt enabled	
		ISIE R/W	MSIE Modem status interru	upt enable bit	
3	MSIE		MSIE	Modem status interrupt enable bit	
					0 _b
			1 _b	Modem status interrupt enabled	
(2:1)	-	-	Reserved		
			UARTEN UART enable bit		
	LIADTEN	D/M	UARTEN	UART enable bit	
0	UARTEN	R/W	0 _b	UART disabled (initial value)	
l				1 _b	UART enabled; reception and transmission of data is possible

Figure 12-8: UARTFR1/2 Registers (1/2)

	7	6	5	4	3	2	1	0	Address	Initial value
	TXFE	RXFF	TXFF	RXFE	BUSY	DCD	DSR	CTS	4000 2318H	9xH
٠									4000 2418H	9×H

Bit position	Bit name	R/W	Function							
			TXFE Indicates whet	her the transmit FIFO is empty.						
			TXFE	Transmit FIFO empty flag						
7	TXFE	R	0 _b	Else						
			1 _b	Transmit FIFOs are enabled and empty or FIFOs are disabled and transmit holding registers are empty (initial value)						
			RXFF Indicates, whe	ther receive FIFO is full.						
6	RXFF	R	RXFF	Receive FIFO full flag						
0	KAFF	I N	0 _b	Else (initial value)						
			1 _b	Receive FIFOs are enabled and full or FIFOs are disabled and receive holding registers are full						
		F R		ther transmit FIFO is full.						
5	TXFF		TXFF	Transmit FIFO full flag						
			0 _b	Else (initial value)						
			1 _b	Transmit FIFOs are enabled and full or FIFOs are disabled and transmit holding registers are full						
			<u> </u>	ther receive FIFO is empty.						
			RXFE	Receive FIFO empty flag						
4	RXFE	R	0 _b	Else						
			1 _b	Receive FIFOs are enabled and empty or FIFOs are disabled and receive holding registers are empty (initial value)						
		BUSY R	BUSY Indicates, that	the UART is busy.						
	BUGG		R	BUSY R					BUSY	UART busy flag
3	BUSY				0 _b	Else				
						1 _b	Sending data is in progress or transmit FIFO is not empty (or both)			

Figure 12-8: UARTFR1/2 Registers (2/2)

Bit position	Bit name	R/W	Function
2	DCD	R	DCD This flag reflects the inverse logical level of the DCD1/2_N input pin.
1	DSR	R	DSR This flag reflects the inverse logical level of the DSR1/2_N input pin.
0	CTS	R	CTS This flag reflects the inverse logical level of the CTS1/2_N input pin.

Figure 12-9: UARTIIR/UARTICR1/2 Registers

	7	6	5	4	3	2	1	0	Address	Initial value
Ī		rese	rved		RTIS	TIS	RIS	MIS	4000 231CH	00H
									4000 241CH	OOH

Bit position	Bit name	R/W	Function						
(7:4)	-	R	Reserved, undefined when read						
			RTIS Receive timeout interrupt status bit; indicates if a receive timeout interrupt was generated within UART1/2.						
3	RTIS	R	RTIS	Receive timeout interrupt status bit					
			0 _b	Receive timeout interrupt did not occur (initial value)					
			1 _b	Receive timeout interrupt occurred					
			TIS Transmit interiwithin UART1	rupt status bit; indicates if a transmit interrupt was generated /2. Transmit interrupt status bit					
2	TIS	R		Transmit interrupt did not occur (initial value)					
			0 _b						
			1 _b	Transmit interrupt occurred					
1	RIS	R	RIS Receive interr within UART1. RIS 0 _b 1 _b	upt status bit; indicates if a receive interrupt was generated /2. Receive interrupt status bit Receive interrupt did not occur (initial value) Receive interrupt occurred					
			MIS	upt status bit; indicates if a modem interrupt was generated					
			within UART1	/2.					
0	MIS	R	MIS	Modem interrupt status bit					
			0 _b	Modem interrupt did not occur (initial value)					
			1 _b	Modem interrupt occurred					
(7:0)	-	W	MIS bit is cleared when a write access with any value is performed to this register.						

12.3 GPIO Register Initialization for UART Usage

Due to the fact, that all UART pins are shared with GPIO pins on ERTEC 400, the GPIO registers need to be initialized properly before any of the UARTs on ERTEC 400 can be used. Below, two examples are given for two-wire UARTs and for five-wire UARTs.

Table 12-4: GPIO Register Initialization Example for Two-wire UARTs

UART pin function	Realized with	I/O	GPIO_PORT_ MODE_H ^{Note}	GPIO_PORT_ MODE_L ^{Note}	GPIO_IOCTRL ^{Note}
TXD1	GPIO8, function 1	0	xxxx xxxx xxxx xxxx	xxxx xxxx xxxx 0101	xxxx xxxx xxxx xxxx
RXD1	GPIO9, function 1	I	xxxx xxxx xxxx xxxx _b	xxxx xxxx xxxx xxxx _b	xxxx xx10 xxxx xxxx _b
TXD2	GPIO13, function 1	0	xxxx xxxx xxxx xxxx	xx01 01xx xxxx xxxx	xxxx xxxx xxxx xxxx
RXD2	GPIO14, function 1	I	xxxx xxxx xxxx xxxx _b	xxxx xxxx xxxx xxxx _b	x10x xxxx xxxx xxxx _b

Table 12-5: GPIO Register Initialization Example for Five-wire UARTs

UART pin function	Realized with		GPIO_PORT_ MODE_H ^{Note}	GPIO_PORT_ MODE_L ^{Note}	GPIO_IOCTRL ^{Note}	
TXD1	GPIO8, function 1	0				
RXD1	GPIO9, function 1	I			xxxx xxxx xxxx xxxx xxxx xxxx xxxx 1110 xxxx xxxx xxxx	
DCD1_N	GPIO10, function 1	I	XXXX XXXX XXXX XXXX	xxxx xx01 0101 0101 xxxx xxxx xxxx xxxx _b		
DSR1_N	GPIO11, function 1	I		b	b	
CTS1_N	GPIO12, function 1	I				
TXD2	GPIO13, function 1	0				
RXD2	GPIO14, function 1	I		0404 04		
DCD2_N	GPIO15, function 1	I	xxxx xxxx xxxx xxxx xxxx xxxx xxxx 0101 _b	0101 01xx xxxx xxxx	110x xxxx xxxx xxxx xxxxb	
DSR2_N	GPIO16, function 1	I			5	
CTS2_N	GPIO17, function 1	I				

Note: In Table 12-4 and 12-5 "x" stands for "don't care".

Chapter 13 Synchronous Serial Interface SPI

An synchronous serial interface (SPI) is implemented in ERTEC 400. The inputs and outputs of the SPI interface are available as an alternative function at GPIO port (23:16). To use the SPI, it is required:

- to set input/output direction accordingly for the affected pins using the GPIO_IOCTRL register
- to configure alternative function 1 for the affected pins using the GPIO_PORT_MODE_H register.

Note that after reset, all GPIO pins are configured as GPIO inputs; an eventually configured SPI is "lost". If the SPI is used, the affected pins are no longer available as standard I/O. The base frequency for the internal bit rate generation is the 50 MHz APB clock. The data bit width for read/write accesses to the SPI registers is 16 bits.

The following signal pins are available for the SPI interface on the ERTEC 400.

Pin Name Function Number of pins I/O **SSPTXD** 0 SPI transmit data output 1 **SSPRXD** SPI receive data input ı 1 SCLKIN SPI clock input 1 I SCLKOUT 0 SPI clock output **SSPCTLOE** 0 SPI clock and serial frame output enable 1 SSPOE 0 SPI output enable 1 **SFRMIN** SPI serial frame input signal 1 **SFRMOUT** 0 SPI serial frame output signal 1 total 8

Table 13-1: SPI Pin Functions

The SPI interface is implemented as ARM PrimeCellTM (PL021) macro. For a detailed description, please refer to the list of documents on page 6. Figure 13-1 shows the structure of the SPI macro.

In order to support a wide range of connectable devices, the SPI interface provides several operation modes:

- Motorola SPI-compatible mode
- Texas Instruments synchronous serial interface compatible mode
- National Semiconductor microwire interface compatible mode

The operation mode is software configurable in the SSPCR0 register. Furthermore, the SPI interface has the following features:

- Separate send and receive FIFOs for 8 entries with 16-bit data width
- Data frame sizes of 4 to 16 bits can be selected (in steps of 1 bit).
- · Master and slave mode operation
- Bit rate from 769 Hz to 25 MHz in master mode
- Maximum bit rate of 4.16 MHz in slave mode

SSPOE **TxFIFO** SSPTXD $(16 \times 8 \text{ bit})$ SSP_TX_INTR SFRMOUT SCLKOUT AMBA Transmit/ RxFRd SSPCTLOE APB bus <= APB receive Data interface logic [15:0] SCLKIN **RxFIFO** SERMIN $(16 \times 8 \text{ bit})$ SSPRXD APB Clock CLK_50 Tx/Rx SSP_TX_INTR Interrupt parameters SSP_RX_INTR Logic Register Clock SSP ROR INTR prescaler **Divided Clock** Internal Reset SSP INTR SSP ROR INTR -

Figure 13-1: Block Diagram of SPI Interface

The SPI interface talks to the rest of ERTEC 400 via the APB bus and via two interrupt lines that are connected to the IRQ interrupt controller of the ARM946E-S CPU; these are

SSP_INTR SPI group interrupt wired to IRQ10 SSP_ROR_INTR SPI receive overrun error interrupt wired to IRQ11

For the synchronous clock output of the SPI interface, the SPI has an internal clock divider. Clock division is performed in two steps and must be programmed in two registers. The prescaler is configured in the SSPCPSR register and the serial clock rate parameter SCR is configured in the SSPCR0 register. The resulting frequency is calculated according to the assigned SPI registers. Based on the settings made in the respective fields of these registers, the output clock frequency is calculated as follows:

$$f_{SCLKOUT} = \frac{50MHz}{CPSDRV \times (1 + SCR)}$$

The SPI parameters can be set to the following values:

CPSDRV from 2 to 254 SCR from 0 to 255

This results in an overall frequency range of

769 Hz for CPSDRV = 254, SCR = 255 25 MHz for CPSDRV = 2, SCR = 0

The SPI interface can also be used as a BOOT medium if, for example, functions from a serial EEPROM are to be loaded to ERTEC 400 and executed. The BOOT medium is selected by the BOOT(2:0) inputs during the active reset phase (see Chapter 10.2). The BOOT loader then takes over setting of the SPI signal pins and loading of the program code. For BOOT mode with SPI interface, the pin GPIO22 is used as a chip select signal.

13.1 Address Assignment of SPI Registers

The SPI registers are 16 bits in width. For meaningful read/write accesses to the SPI registers 16-bit accesses are required. However, a byte-by-byte write operation is not intercepted by the hardware.

Table 13-2: Address Assignment of SPI Registers

Address	Register Name	Size	R/W	Initial value	Description
4000 2200H	SSPCR0	16 bit	R/W	0000H	SPI control register 0
4000 2204H	SSPCR1	16 bit	R/W	0000H	SPI control register 1
4000 2208H	SSPDR	16 bit	R/W	xxxxH	Rx/Tx FIFO data register
4000 220CH	SSPSR	16 bit	R	0000H	SPI status register
4000 2210H	SSPCPSR	16 bit	R/W	0000H	SPI clock prescale register
4000 2214H	SSPIIR/SSPICR	16 bit	R/W	0000H	Interrupt identification register (read)/Interrupt clear register (write)
4000 2218H					Bassanad
- 4000 22FFH					Reserved

Note: Reserved bits in all registers are undefined when read; always write the initial (reset) values to these bits.

13.2 Detailed SPI Register Description

Figure 13-2: SSPCR0 SPI Control Register 0 (1/2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
			SC					SPH	SPO	FF	RF		DS	SS		4000 2200H	0000H

Bit position	Bit name	R/W	Function							
(15:8)	SCR	R/W	SCR Selects serial transmission speed for master mode. The value that has been programmed in this field determines transmission speed via the following formula: $f_{SCLKOUT} = \frac{50MHz}{CPSDRV \times (1 + SCR)}$							
			SPH Selects phase of transmitted bits. This bit is only applicable to Motorola SPI frame format.							
7	ODLI	DAM	SPH Serial transmission phase							
7	SPH	R/W	Received MSB is expected immediately after frame signal goes low (initial value)							
			Received MSB is expected half a clock period after frame signal goes low.							
6	SPO	R/W	SPO Selects serial clock output polarity. This bit is only applicable to Motorola SPI frame format. SPO Serial clock output polarity Received bits are latched on the rising edge of SCLKIN/ Ob OUT; outgoing bits are switched on the falling edge of SCLKIN/OUT (initial value) Received bits are latched on the falling edge of SCLKIN/ OUT; outgoing bits are switched on the rising edge of SCLKIN/ OUT; outgoing bits are switched on the rising edge of							
			FRF Selects one of the possible operation modes.							
		R/W	EDE(4.0)							
			FRF(1:0) Frame format							
(5:4)	FRF		00 _b Motorola SPI frame format (initial value)							
			01 _b TI synchronous serial frame format							
			10 _b National Microwire frame format							
			11 _b Reserved							

Chapter 13 Synchronous Serial Interface SPI

Figure 13-2: SSPCR0 SPI Control Register 0 (2/2)

Bit position	Bit name	R/W	Function									
				ord size for serial transmission /reception								
			DSS(3:0)	Data size select								
			0000 _b	Reserved (initial value)								
			0001 _b	Reserved								
(3:0)	DSS	R/W	0010 _b	Reserved								
			0011 _b	4-bit data words								
			0100 _b	5-bit data words								
			1111 _b	16-bit data words								

Figure 13-3: SSPCR1 SPI Control Register 1 (1/2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
			re	serve	ed				SOD	MS	SSE	LBM	RO RIE	TIE	RIE	4000 2204H	0000H

Bit position	Bit name	R/W	R/W Function							
(15:7)			Reserved							
			"Multiple slave s	e output enable bit. This bit is only relevant in slave mode. In systems," the master can send a broadcast message to all stem in order to ensure that only one slave drives data at its						
6	SOD	R/W	SOD	Slave mode output enable bit						
			0 _b	SPI operates the SSPTXD output in slave mode (initial value)						
			1 _b	SPI does not have to operate the SSPTXD output in slave mode.						
			MS Master /slave m	ode selection						
5	MS	R/W	MS	Master/slave mode selection						
			0 _b	Device is master (initial value)						
			1 _b	Device is slave.						
			SSE Synchronous se	erial port enable bit						
			SSE	Synchronous serial port enable						
4	SSE	R/W	0 _b	SPI is disabled (initial value)						
			1 _b	SPI is enabled.						
			LBM Activates the loc	op-back mode						
			LBM	Loop-back mode activation						
3	LBM	R/W	0 _b	Loop-back mode is disabled (initial value)						
			1 _b	Loop-back mode is enabled; the output of the transmit shift register is internally connected to the input of the receive shift-register						

Figure 13-3: SSPCR1 SPI Control Register 1 (2/2)

Bit position	Bit name	R/W		/W Function									
			RORIE Receive FIFO o	verrun interrupt enable									
			RORIE	Receive FIFO overrun interrupt enable									
2	RORIE	R/W	0 _b	FIFO overrun display interrupt SSP_ROR_INTR ^{Note 1} is disabled; when this bit is deleted, the SSP_ROR_INTR interrupt is also deleted if this interrupt was currently being enabled (initial value)									
			1 _b	FIFO overrun display interrupt SSP_ROR_INTR is enabled									
			TIE Transmit FIFO interrupt enable										
			TIE	Transmit FIFO interrupt enable									
1	TIE	R/W	0 _b	Transmit FIFO half full or less interrupt, SSP_TX_INTR ^{Note 2} is disabled (initial value)									
			1 _b	Transmit FIFO half full or less interrupt SSP_TX_INTR is enabled									
			RIE Receive FIFO in	iterrupt enable									
			RIE	Receive FIFO interrupt enable									
0	RIE	R/W	0 _b	Receive FIFO half full or less interrupt, SSP_RX_INTR ^{Note 2} is disabled (initial value)									
			1 _b	Receive FIFO half full or less interrupt SSP_RX_INTR is enabled									

Notes: 1. The SSP_ROR_INTR interrupt is mapped to the IRQ11 input of the IRQ interrupt controller.

2. The interrupts SSP_TX_INTR and SSP_RX_INTR are combined (wired OR) to the SSP_INTR interrupt, that is wired to the IRQ10 input of the IRQ interrupt controller.

Figure 13-4: SSPDR SPI Rx/Tx FIFO Data Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
							Da	ata								4000 2208H	xxxxH

Bit position	Bit name	R/W	Function
(15:0)	Data	R/W	Data Accesses the first position of the transmit/receive FIFOs; when read, the receive FIFO is accessed; when written, the transmit FIFO is accessed. Note

Note: If data with less than 16 bits width is used, the user must write the data to the Transmit FIFO in the proper format. When data are read, they are read out correctly from the Receive FIFO

Chapter 13 Synchronous Serial Interface SPI

Figure 13-5: SSPSR SPI Status Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
				re	eserve	ed					BSY	RFF	RNE	TNF	TFE	4000 220CH	0000H

Bit position	Bit name	R/W		Function
(15:5)			Reserved	
			BSY SPI busy status	indication
	501		BSY	Busy status indication
4	BSY	R	0 _b	SPI is not busy (initial value)
			1 _b	SPI is sending and/or receiving a frame or the transmit FIFO is not empty.
			RFF Receive FIFO fu	II indication
3	RFF	R	RFF	Receive FIFO full indication
			0 _b	Receive FIFO is not full (initial value)
			1 _b	Receive FIFO is full
			RNE Receive FIFO no	ot empty indication
2	RNE	R	RNE	Receive FIFO not empty indication
			0 _b	Receive FIFO is empty (initial value)
			1 _b	Receive FIFO is not empty
			TNF Transmit FIFO no	ot full indication
1	TNF	R	TNF	Transmit FIFO not full indication
'			O _b	Transmit FIFO is full (initial value)
			1 _b	Transmit FIFO is not full
			TFE Transmit FIFO e	mpty indication
0	TFE	R	TFE	Transmit FIFO empty indication
	· · · · ·		0 _b	Transmit FIFO is not empty (initial value)
			1 _b	Transmit FIFO is empty

Figure 13-6: SSPCPSR SPI Clock Prescale Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
			rese	rved							CPSI	OVSR				4000 2210H	0000H

Bit position	Bit name	R/W	Function
(15:8)			Reserved
(7:0)	CPSDVSR	R/W	CPSDVSR Sets the divisor for the SPI clock prescaler; CPSDVSR is always an even number - even when this field is written with an odd number, bit 0 returns a 0. The resulting SPI clock frequency can be calculated with the formula in Figure 13-2.

Figure 13-7: SSPIIR/SSPICR SPI Interrupt Identification and Clear Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
					re	serve	ed						RO RIS	TIS	RIS	4000 2214H	0000H

Bit position	Bit name	R/W	/W Function								
(15:3)		R	Reserved								
			RORIS SPI receive FIFO overrun interrupt status								
2	RORIS	R	RORIS SSP_ROR_INTR status indication								
			0 _b SSP_ROR_INTR not active (initial value)								
			1 _b SSP_ROR_INTR active								
			TIS SPI transmit FIFO service request interrupt status TIS SSP TX INTR status indication								
1	TIS	R	0 _b SSP_TX_INTR not active (initial value)								
			1 _b SSP_TX_INTR active								
			RIS SPI receive FIFO service request interrupt status								
0	RIS	R	RIS SSP_RX_INTR status indication								
			0 _b SSP_RX_INTR not active (initial value)								
			1 _b SSP_RX_INTR active								
(15:0)		W	With any write access to this register the SPI receive FIFO overrun interrupt SSP_ROR_INTR is deleted without checking whether data are currently being written.								

13.3 GPIO Register Initialization for SPI Usage

Due to the fact, that all SPI pins are shared with GPIO pins on ERTEC 400, the GPIO registers need to be initialized properly before the SPI on ERTEC 400 can be used. Below, an example are given for a simple three-wire SPI connection to an external, serial Flash memory as it its typically used for boot purposes.

Note, that in the specific case of a serial Flash for boot purposes two extra GPIOs are used in order to identify the type of external memory and to control the chip select signal of the serial Flash. These two GPIOs are not directly involved in the SPI communication.

GPIO PORT GPIO PORT SPI pin Realized with I/O GPIO_IOCTRLNOte function MODE HNote MODE LNote SSPRXD GPIO18, function 1 1 XXXX xxx0 01xx **SSPTXD** GPIO19, function 1 0 xxxx xx01 0101xxxx_b xxxx xxxx xxxx xxxx_b xxxx xxxx xxxx xxxx_b **SCLKOUT** GPIO20, function 1 0 Chip select GPIO22, function 0 0 control XXXX XXXX XXXX XXXX xxxx xxxx 01xx xxxx XXXX XXXX XXXX XXXX 0000 xxxx xxxx xxxx_b xxxx xxxx xxxx xxxx_b xxxx xxxx xxxx xxxx_b Memory GPIO23, function 0 detection

Table 13-3: GPIO Register Initialization Example for External Serial Flash Memory

Note: In Table 13-3 "x" stands for "don't care".

Figure 13-8 shows a simple circuit diagram for the connection of a serial Flash memory to ERTEC 400 based on above initialization.




Figure 13-8: Connection of Serial Flash Memory to ERTEC 400 SPI Interface

Chapter 14 External PHY Interface

The ERTEC 400 device has an integrated 4-channel IRT-switch with 4 fast Ethernet ports. In order to integrate ERTEC 400 into an Ethernet based network, external PHY components need to be connected to these ports.

For easy connection of external PHY components the ports have standardized interfaces:

- 2 media independent interfaces (MII) for 2-channel operation mode.
- 4 reduced media independent interface (RMII) for 4-channel operation mode.

Selection between these two operation modes is implicitly done with the CONFIG1 pin:

CONFIG1 = 0_b 4-channel RMII operation (and 50 MHz input clock to REF_CLK pin) CONFIG1 = 1_b 2-channel MII operation (and 25 MHz input clock to REF_CLK pin)

14.1 4-Channel RMII Operation

Table 14-1 shows the set of signal pins for the RMII interfaces, if ERTEC 400 is configured to 4-channel RMII operation. For each port there are two data lines for each direction and three control lines. A common serial management interface (SMI) allows configuration of the PHY-internal registers. ERTEC 400 also provides a common reset signal RES_PHY_N for all external PHYs. If it is necessary to have individual reset signals for each PHY, RES_PHY_N can additionally be gated with GPIO pins.

Table 14-1: RMII Interface Pin Functions

Pin Name	I/O	Function	Number of pins
SMI_MDC	0	SMI clock	1
SMI_MDIO	I/O	SMI input/output	1
RES_PHY_N	0	Reset PHY	1
TXD_P0(1:0)	0	Transmit Data Port 0 bits	2
RXD_P0(1:0)	I	Receive Data Port 0 bits	2
TX_EN_P0	0	Transmit Enable Port 0	1
CRS_DV_P0	I	Carrier Sense/Data Valid Port 0	1
RX_ER_P0	I	Receive Error Port 0	1
TXD_P1(1:0)	0	Transmit Data Port 1 bits	2
RXD_P1(1:0)	I	Receive Data Port 1 bits	2
TX_EN_P1	0	Transmit Enable Port 1	1
CRS_DV_P1	I	Carrier Sense/Data Valid Port 1	1
RX_ER_P1	I	Receive Error Port 1	1
TXD_P2(1:0)	0	Transmit Data Port 2 bits	2
RXD_P2(1:0)	I	Receive Data Port 2 bits	2
TX_EN_P2	0	Transmit Enable Port 2	1
CRS_DV_P2	I	Carrier Sense/Data Valid Port 2	1
RX_ER_P2	I	Receive Error Port 2	1
TXD_P3(1:0)	0	Transmit Data Port 3 bits	2
RXD_P3(1:0)	I	Receive Data Port 3 bits	2
TX_EN_P3	0	Transmit Enable Port 3	1
CRS_DV_P3	I	Carrier Sense/Data Valid Port 3	1
RX_ER_P3	I	Receive Error Port 3	1
total			31

Figure 14-1 shows a typical connection between ERTEC 400 and four external PHYs via RMII.




Figure 14-1: PHY Connection via RMII Example

14.2 2-Channel MII Operation

Table 14-2 shows the set of signal pins for the MII interfaces, if ERTEC 400 is configured to 2-channel MII operation. For each port there are four data lines for each direction, six control lines and two clocks. A common serial management interface (SMI) allows configuration of the PHY-internal registers. ERTEC 400 also provides a common reset signal RES_PHY_N for all external PHYs. If it is necessary to have individual reset signals for each PHY, RES_PHY_N can additionally be gated with GPIO pins.

Table 14-2: MII Interface Pin Functions

Pin Name	I/O	Function	Number of pins
SMI_MDC	0	Serial management interface clock	1
SMI_MDIO	I/O	Serial management interface data input/output	1
RES_PHY_N	0	Reset signal to PHYs	1
TXD_P0(3:0)	0	Transmit data port 0 bits	4
RXD_P0(3:0)	I	Receive data port 0 bits	4
TX_EN_P0	0	Transmit enable port 0	1
CRS_P0	I	Carrier sense port 0	1
RX_ER_P0	1	Receive error port 0	1
TX_ERR_P0	0	Transmit error port 0	1
RX_DV_P0	I	Receive data valid port 0	1
COL_P0	I	Collision port 0	1
RX_CLK_P0	I	Receive clock port 0	1
TX_CLK_P0	I	Transmit clock port 0	1
TXD_P1(3:0)	0	Transmit data port 1 bits	4
RXD_P1(3:0)	I	Receive data port 1 bits	4
TX_EN_P1	0	Transmit enable port 1	1
CRS_P1	I	Carrier sense port 1	1
RX_ER_P1	I	Receive error port 1	1
TX_ERR_P1	0	Transmit error port 1	1
RX_DV_P1	I	Receive data valid port 1	1
COL_P1	I	Collision port 1	1
RX_CLK_P1	I	Receive clock port 1	1
TX_CLK_P1	I	Transmit clock port 1	1
total			35

Chapter 15 ERTEC 400 Timers

ERTEC 400 has two types of timers integrated: Timer 0 and Timer 1 are two almost identical, but cascadable timers that work with an internal clock. Timer F however works from an external clock source. All timers can interrupt the processor.

15.1 Timer 0 and Timer 1

Two independent timers are integrated in ERTEC 400. They can be used for internal monitoring of diverse software routines. Each timer has an interrupt output that is connected to the IRQ interrupt controller of the ARM946E-S CPU. Access to the timer registers is always 32 bits in width.

Both timers have the following functionality:

- 32-bit count register
- Input clock can be switched to:
 - 50 MHz clock (default setting)
 - 8-bit prescaler per timer (can be assigned separately)
- Down-counting
- · Load/reload function
- · Start, stop and continue functions
- · Interrupt when counter state 0 is reached
- Count register can be read/write-accessed

Figure 15-1 shows a simplified block diagram of Timers 0 and 1.




Figure 15-1: Simplified Block Diagram of Timers 0 and 1

Chapter 15 ERTEC 400 Timers

15.1.1 Operation Mode of Timers

Both timers are deactivated after a reset. The timers are enabled by setting the Run/xStop bit in the status/control register of the respective timer. The timer then counts downwards from its loaded 32-bit starting value. When the timer value reaches 0, a timer interrupt is generated. The interrupt can then be evaluated by the IRQ interrupt controller. The interrupt generated by Timer 0 is connected to the IRQ0 input of the IRQ interrupt controller; the interrupt from Timer 1 is connected to IRQ1.

If the Reload-Mode bit is set to 0_b , the timer stops when 0 is reached; if the Reload Mode bit is 1_b , the timer is reloaded with the 32-bit reload value and automatically restarted. The timer can also be reloaded with the reload value during normal timer function (count value \neq 0). This happens by setting the LOAD bit in the status/control register of the timer.

Normally, the timers operate at the 50 MHz clock, which is generated by the internal PLL. Each timer can also be operated with an 8-bit prescaler, that can be used to increase the timer period accordingly.

15.1.2 Timer Interrupts

The timer interrupt is active (High) starting from the point at which the timer value is counted down to 0. The timer interrupt is deactivated (Low) when the reload value is automatically reloaded or the "LOAD" bit is set by the user. The interrupt is not reset if the loaded reload value is 0. If the timer is deactivated (Run/XStop bit set to 0_b), the interrupt is also deactivated.

If the timer operates in reload mode without a prescaler, the interrupt is present for only one 50 MHz cycle. This must be taken into account when assigning the relevant interrupt input (level/edge evaluation).

15.1.3 Timer Prescaler

An 8-bit prescaler is available for each timer. Settings can be made independently for each prescaler. Each prescaler has its own 8-bit reload register. If the reload value or starting value of the prescaler is 0, prescaling does not occur. The current prescaler value cannot be read out. In addition, there are no status bits for the prescalers. The prescalers always operate in reload mode.

15.1.4 Cascading of Timers

If the cascading bit is set, both 32-bit timers can be cascaded to a 64-bit timer. This cascaded timer is enabled via the status/control register of Timer 1. The interrupt of Timer 1 is active. The interrupt of Timer 0 must be disabled when the timers are cascaded. When prescalers are specified additionally, only the prescaler of Timer 1 is used.

The user must ensure data consistency in the user software when initialising or reading out the 64-bit timer.

15.1.5 Address Assignment of Timer 0/1 Registers

The timer registers are 32 bits in width. For read/write access of the timer registers to be meaningful, a 32-bit access is required. However, an 8-bit or 16-bit access is not intercepted by the hardware.


Table 15-1: Address Assignment of Timer 0 and Timer 1 Registers

Address	Register Name	Size	R/W	Initial value	Description
4000 2000H	CTRL_STAT0	32 bit	R/W	0000 0000H	Control/status register timer 0
4000 2004H	CTRL_STAT1	32 bit	R/W	0000 0000H	Control/status register timer 1
4000 2008H	RELD0	32 bit	R/W	0000 0000H	Reload register timer 0
4000 200CH	RELD1	32 bit	R/W	0000 0000H	Reload register timer 1
4000 2010H	CTRL_PREDIV	32 bit	R/W	0000 0000H	Control register for both prescalers
4000 2014H	RELD_PREDIV	32 bit	R/W	0000 0000H	Reload register for both prescalers
4000 2018H	TIM0	32 bit	R	0000 0000H	Timer 0 value register
4000 201CH	TIM1	32 bit	R	0000 0000H	Timer 1 value register

Note: Reserved bits in all registers are undefined when read; always write the initial (reset) values to these bits.

15.1.6 Detailed Description of Timer 0/1 Registers

Figure 15-2: Control/Status Register 0 (CTRL_STAT0) (1/2)



Bit position	Bit name	R/W		Function						
(31:6)	-	-	Reserved							
			Status Timer 0 sta	atus indication						
			State	us Timer 0 status indication						
5	Status	R	0 _b	Timer 0 has not expired (initial value).						
			1 _b	Timer 0 has expired. Note						
			Note: This bit can only be read as 1 _b , when the Run/xStop bit is set to 1 _b .							
(4:3)	-	-	Reserved							

Figure 15-2: Control/Status Register 0 (CTRL_STAT0) (2/2)

Bit position	Bit name	R/W	Function									
				ad-Mode r 0 reload-mode s	election ^{Note}							
				Reload-Mode	Timer 0 reload-mode selection							
	Dalaad			0 _b	Timer 0 stops at value 0000 0000h (initial value).							
2	Reload- Mode	R/W		1 _b	Timer 0 is loaded with the reload register value when the timer value is 0000 0000h and the timer continues to run.							
			Note: If Timers 0 and 1 are cascaded, the reload-mode setting of Tir irrelevant.									
			Load Load	trigger for Timer	0							
				Load	Reload Timer 0							
				0 _b	No effect (initial value)							
1	Load	W		1 _b	Timer is loaded with the reload register value. Note							
			Note	this bit can be	cuted irrespective of the Run/xStop bit. Even though read back, it only has an effect at the instance of a value of 1 _b to this bit is sufficient to trigger the timer; anot needed.							
			Run/> Starts	•	ounter in Timer 0 ^{Note}							
				Run/xStop	Timer 0 start/stop							
0	Run/xStop	R/W		0 _b	Timer 0 is stopped (initial value).							
				1 _b	Timer 0 is running. Note							
			Note	: If Timers 0 and is irrelevant.	d 1 are cascaded, the Run/xStop bit setting of Timer 0							

Figure 15-3: Control/Status Register 1 (CTRL STAT1) (1/2)

				rigi	ile i	5-3.	C	iiiio	ı/Sta	ilus i	Regi	ster	1 (0	IKL_	SIA	1 1) (1/2)	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								4000 2004H	0000 0000H
15	1/1	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
10	14	13	12	11	10	Э	0		0	5	4	3			U	•	
			re	serve	ed				Cas- cad- ing	Sta- tus	re	s.	Relo ad- Mode	Load	Run/ xStop		

Bit position	Bit name	R/W	Function										
(31:7)	-	-	Reserved										
			Cascading Selects, if Timers 0 ar	nd 1 are cascaded									
6	Cascading	R/W	Cascading	Cascading of Timers 0 and 1									
	3		0 _b	Timers 0 and 1 are not cascaded (initial value).									
			1 _b	Timers 0 and 1 are cascaded.									
			Status Timer 1 status indicat	·									
			Status Timer 1 status indication										
5	Status	R	0 _b	Timer 1 has not expired (initial value).									
			1 _b	Timer 1 has expired. Note									
			Note: This bit can or	nly be read as 1 _b , when the Run/xStop bit is set to 1 _b									
(4:3)	-	-	Reserved										
			Reload-Mode Timer 1 Reload-mode	selection									
	5.1.1		Reload-Mode Timer 1 Reload-mode										
2	Reload- Mode	R/W	0 _b	Timer 1 stops at value 0000 0000h (initial value).									
			1 _b	Timer 1 is loaded with the reload register value when the timer value is 0000 0000h and the timer continues to run.									

Chapter 15 ERTEC 400 Timers

Figure 15-3: Control/Status Register 1 (CTRL_STAT1) (2/2)

Bit position	Bit name	R/W	Function									
			Load Load trigger for Time	r 1								
			Load	Reload Timer 1								
			0 _b	No effect (initial value)								
1	Load	W	1 _b	Timer 1 is loaded with the reload register value. Note								
			this bit can be writing. Writir	ecuted irrespective of the Run/xStop bit. Even though e read back, it only has an effect at the instance of a value of 1 _b to this bit is sufficient to trigger the timer; is not needed.								
			Run/xStop Starts and stops the	counter in Timer 1								
0	Run/xStop	R/W	Run/xStop	Timer 1 start/stop								
	- 1		0 _b	Timer 1 is stopped (initial value).								
			1 _b	Timer 1 is running.								

Chapter 15 ERTEC 400 Timers

Figure 15-4: Reload Register for Timer 0 (RELD0)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							Rel	oad								4000 2008H	0000 0000H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							Rel	oad									

Bit position	Bit name	R/W	Function
(31:0)	Reload	R/W	Reload This register holds the 32-bit reload value for Timer 0.

Figure 15-5: Reload Register for Timer 1 (RELD1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							Rel	oad								4000 200CH	0000 0000H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							Rel	oad									

Bit position	Bit name	R/W	Function
(31:0)	Reload	R/W	Reload This register holds the 32-bit reload value for Timer 1.

Figure 15-6: Control Register for Prescaler 0 and 1 (CTRL_PREDIV) (1/2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
	Reserved														4000 2010H	0000 0000H	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved Load Run/ xStop V1 V1 V2																


Bit position	Bit name	R/W		Function
(31:4)	-	-	Reserved	
			Load_V1 Load trigger for Presc	aler 1
			Load_V1	Reload for Prescaler 1
			O _b	No effect (initial value)
3	Load_V1	R/W	1 _b	Prescaler 1 is loaded with the prescaler reload register value. Note
			this bit can be	cuted irrespective of the Run/xStop_V1 bit. Even though read back, it only has an effect at the instance of g a value of 1 _b to this bit is sufficient to trigger the timer; s not needed.
			Run/xStop_V1 Starts and stops Pres	caler 1 for Timer 1
2	Run/	R/W	Run/xStop_V1	Prescaler 1 start/stop
	xStop_V1		0 _b	Prescaler 1 is stopped (initial value)
			1 _b	Prescaler 1 is running
			Load_V0 Load trigger for Presc	aler 0
			Load_V0	Reload for Prescaler 0
			0 _b	No effect (initial value)
1	Load_V0	R/W	1 _b	Prescaler 0 is loaded with the prescaler reload register value. Note
			this bit can be	cuted irrespective of the Run/xStop_V0 bit. Even though read back, it only has an effect at the instance of g a value of 1 _b to this bit is sufficient to trigger the timer; s not needed.

Figure 15-6: Control Register for Prescaler 0 and 1 (CTRL_PREDIV) (2/2)

Bit position	Bit name	R/W		Function							
			Run/xStop_V0 Starts and stops Prese	caler 0 for Timer 0							
0	Run/	R/W	Run/xStop_V0	Prescaler 0 start/stop							
	xStop_V0		0 _b	Prescaler 0 is stopped (initial value)							
			1 _b	Prescaler 0 is running							

Remark: The current counter value of the prescalers cannot be read. In addition, there are no status bits for the prescalers indicating when the counter state is 0. The prescalers always run continuously (in Reload mode) after they have been started.

Figure 15-7: Reload Register for Prescaler 0 and 1 (RELD_PREDIV)



Bit position	Bit name	R/W	Function
(31:16)	-	-	Reserved
(15:8)	Prediv_V1	R/W	Prediv_V1 This register holds the 8-bit reload value for Prescaler 1.
(7:0)	Prediv_V0	R/W	Prediv_V0 This register holds the 8-bit reload value for Prescaler 0.

Chapter 15 ERTEC 400 Timers

	Figure 15-8: Current Timer Value Register for Timer 0 (TIM															r 0 (TIMO)	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
	Timer														4000 2018H	0000 0000H	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_	
	Timer																

Bit position	Bit name	R/W	Function
(31:0)	Timer	R	Timer This register holds the current counter value for Timer 0.

Figure 15-9: Current Timer Value Register for Timer 1 (TIM1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							Tin	ner								4000 201CH	0000 0000H
<u> </u>																<u>.</u>	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	Timer																

Bit position	Bit name	R/W	Function
(31:0)	Timer	R	Timer This register holds the current counter value for Timer 1.

15.2 F-Timer

An F-timer is integrated in ERTEC 400 in addition to the system timers. This timer works independently of the system clock and can be used for fail-safe applications, for example. The F-timer is operated with an external clock, that is supplied via the F_CLK input pin.

The following signal pins are available for the F-timer on ERTEC 400.

 Pin Name
 I/O
 Function
 Number of pins

 F_CLK
 I
 F_CLK for F-timer
 1

 total
 1

Table 15-2: F-Timer Pin Functions

15.2.1 Functional Description of the F-Timer

The asynchronous input signal of the external independent time base is applied at a synchronization stage via the F_CLK input pin. To prevent occurrences of metastable states at the counter input, the synchronization stage is implemented with three flip-flop stages. The count pulses are generated in a series-connected edge detection. All flip-flops run at the APB clock of 50 MHz.

The F-Counter-Val register is reset using an asynchronous block reset or by writing the value xxxx 55AAH ("x" means "don't care) to the F-counter register F-Counter-Res. The next count pulse sets the counter to FFFF FFFFH and the counter is decremented at each additional count pulse. The F-Counter-Res register is cleared again at the next clock cycle.

The current count value can be read out by a 32-bit read access. Though an 8-bit or 16-bit read access is possible, it is not useful because it can result in an inconsistency in the read count values.

Note: The maximum input frequency for the F_CLK pin is one-quarter of the APB clock. In the event of a quartz failure on ERTEC 400, a minimum output frequency between 40 and 90 MHz is set at the PLL. This results in a minimum APB clock frequency of 40 MHz / 6 = 6.6666 MHz. To prevent a malfunction in the edge evaluation, the F_CLK frequency must not exceed a quarter of the minimum APB clock frequency, thus 6.66 MHz/4 = 1.6666 MHz

The figure below shows the function blocks of the F-timer.




Figure 15-10: F-Timer Block Diagram

15.2.2 Address Assignment of F-Timer Registers

The F-timer registers are 32 bits in wide. The registers should be read or written to with 32-bit accesses only in order to avoid inconsistencies.

Table 15-3: Address Assignment of F-Timer Registers

Address	Register Name	Size	R/W	Initial value	Description
4000 2700H	F-Counter-Val	32 bit	R	0000 0000H	F-timer value register
4000 2704H	F-Counter-Res	32 bit	W	0000 0000H	F-timer reset register

15.2.3 Detailed F-Timer Register Description

Figure 15-11: F-Timer Counter Value Register (F-Counter-Val)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
	F-Cnt-Val															4000 2700H	0000 0000H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	F-Cnt-Val																

Bit position	Bit name	R/W	Function
(31:0)	F-Cnt-Val	R	F-Cnt-Val This register contains the current value of the F-timer's counter.

Figure 15-12: F-Timer Counter Reset Register (F-Counter-Res)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
	reserved															4000 2704H	0000 0000H
																<u>-</u>	
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														0		
	F-Cnt-Res																

Bit position	Bit name	R/W	Function
(31:16)	-	W	Reserved Write arbitrary data
(15:0)	F-Cnt-Res	W	F-Cnt-Res Reset value for F-timer; a reset of the F-timer's counter is only performed if the pattern 55AAH is written to the lower 16 bits of the counter reset register. Consequently, an F-timer reset could also be performed with a 16-bit write access.

Chapter 16 Watchdog Timers

Two watchdog timers are integrated in ERTEC 400. The watchdog timers are intended for stand-alone monitoring of processes. Like the processor clock, their working clock of 50 MHz is derived from the PLL. Figure 16-1 shows a simplified block diagram of the watchdog timers.




Figure 16-1: Watchdog Timer Block Diagram

16.1 Watchdog Timer Function

Watchdog timer 0 is a 32-bit down-counter to which the WDOUT0_N output is assigned. This output can be used as an alternative function 2 of the GPIO15-pin (see Chapter 11.2). The timer is locked after a reset. It is started by setting the Run/xStop_Z0 bit in the CTRL/STATUS watchdog register. A maximum monitoring time of 85.89 s (with a resolution of 20 ns) can be programmed.

Watchdog timer 1 is a 36-bit down-counter in which only the upper 32 bits can be programmed. The WDOUT1_N output signal is assigned to watchdog timer 1. This output signal is not routed to the outside; it triggers a hardware reset internally. The timer is locked after a reset. It is started by setting the Run/xStop_Z1 bit in the CTRL/STATUS watchdog register. A maximum monitoring time of 1374.3 s (with a resolution of 320 ns) can be programmed.

When the Load bit is set in the CTRL/STATUS watchdog register, both watchdog timers are simultaneously reloaded with the applicable reload values of their reload registers. In the case of watchdog timer 1, bits (35:4) are loaded with the reload value; bits (3:0) are set to 0.

The count values of the watchdog timers can also be read. When watchdog timer 1 is read, bits (35:4) are read out. The status of the two watchdog timers can be checked by reading the CTRL/STATUS register.

The WDINT interrupt of the watchdog timer 0 is routed to the input FIQ0 of the FIQ interrupt controller. The interrupt is only active (High), if watchdog timer 0 is in RUN mode and watchdog timer 0 has reached zero. The exception to this is a load operation with reload value = 0.

The WDOUT0_N output is at Low after a reset. If watchdog timer 0 is set in RUN mode and the timer value does not equal zero, the output changes to High. The output changes to Low again when the count has reached zero. The output can also be reset by stopping and then restarting watchdog timer 0. The signal can be used as an external output signal at the GPIO15 port, if the alternative function 2 is configured for this pin. The output can thus inform an external host about an imminent watchdog event.

The internal WDOUT1_N signal is at high (inactive) level after a reset when watchdog timer 1 goes to Stop. If watchdog timer 1 is started, WDOUT1_N changes to Low when the timer reaches zero. It remains Low until watchdog timer 1 is loaded with the reset value again by setting the LOAD bit. The exception is, when reload value = 0 is loaded. A hardware reset is triggered internally with WDOUT1_N.

Figure 16-2 below shows the time sequence of the watchdog interrupt and the two watchdog signals:




Figure 16-2: Watchdog Timer Output Timing

16.2 Address Assignment of Watchdog Registers

The watchdog registers are 32 bits in width. For meaningful read/write accesses to the watchdog registers, 32-bit accesses are required. However, a byte-by-byte write operation is not intercepted by the hardware.

To prevent the watchdog registers from being written to inadvertently, e.g., in the event of an undefined computer crash, the writable watchdog registers are provided with a write protection mechanism: The upper 16 bits of the registers are so-called key bits. In order to write a valid value in the lower 16 bits, the key bits must be set to 9876 yyyyH, where yyyyH is the 16-bit value to be written.

Table 16-1: Address Assignment of Watchdog Registers

Address	Register Name	Size	R/W	Initial value	Description
4000 2100H	CTRL/STATUS	32 bit	R/W	0000 0000H	Control/status register watchdog
4000 2104H	RELD0_LOW	32 bit	R/W	0000 FFFFH	Reload register 0 low
4000 2108H	RELD0_HIGH	32 bit	R/W	0000 FFFFH	Reload register 0 high
4000 210CH	RELD1_LOW	32 bit	R/W	0000 FFFFH	Reload register 1 low
4000 2110H	RELD1_HIGH	32 bit	R/W	0000 FFFFH	Reload register 1 high
4000 2114H	WDOG0	32 bit	R	FFFF FFFFH	Watchdog timer 0 counter register
4000 2118H	WDOG1	32 bit	R	FFFF FFFFH	Watchdog timer 1 counter register

Note: Reserved bits in all registers are undefined when read; always write the initial (reset) values to these bits.

16.3 Detailed Watchdog Register Description

Figure 16-3: Watchdog Control/Status Register (CTRL/STATUS) (1/2)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
								Key	bits								4000 2100H	0000 0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Ī												Statu	Statu		Run/	Run/		
					re	eserve	ed					s_Co			_	xSto		
		unter unter d p_Z p_z													p_Z			
													U		1	U		

Bit position	Bit name	R/W		Function							
(31:16)	Key bits	R/W	Key bits Must be written with 9 0000H.	876H in order to make a write access effective; read							
(15:5)	-	-	Reserved								
			Status_Counter 1 Represents the currer	at status of watchdog timer 1 counter							
			Status_Counter 1	Watchdog timer 1 counter status							
4	Status_ Counter 1	R	0 _b	Watchdog 1 has not expired (initial value)							
	Odditter 1		1 _b	Watchdog 1 has expired Note							
			Note: This bit can only be read as 1 _b , when the Run/xStop_Z1 bit is Status_Counter 0 Represents the current status of watchdog timer 0 counter								
			Status_Counter 0	Watchdog timer 0 counter status							
3	Status_ Counter 0	R	0 _b	Watchdog 0 has not expired (initial value)							
	Odditter 0		1 _b	Watchdog 0 has expired ^{Note}							
			Load	aly be read as 1 _b , when the Run/xStop_Z0 bit is set to for both watchdog timer counters.							
			Load	Reload for watchdog timer counters							
			0 _b	No effect (initial value)							
2	Load	R/W	1 _b	Watchdog counters 0 and 1 are loaded with their respective reload register values. Note							
	Load		though this bit of writing. Wri	ecuted irrespective of the Run/xStop_Z1/0 bits. Ever can be read back, it only has an effect at the instancting a value of 1 _b to this bit is sufficient to trigger the edge is not needed.							

Figure 16-3: Watchdog Control/Status Register (CTRL/STATUS) (2/2)

Bit position	Bit name	R/W		Function
			Run/xStop_Z1 Starts/stops watchdoo	g timer 1 counter
4	Run/	D ///	Run/xStop_Z1	Watchdog 1 start/stop
1	xStop_Z1	R/W	0 _b	Watchdog 1 is stopped (initial value)
			1 _b	Watchdog 1 is running
			Run/xStop_Z0 Starts/stops watchdoo	g timer 0 counter
	Run/		Run/xStop_Z0	Watchdog 0 start/stop
0	xStop_Z0	R/W	0 _b	Watchdog 0 is stopped (initial value)
			1 _b	Watchdog 0 is running
				·

Figure 16-4: Reload Register Low for Watchdog 0 (RELD0_LOW)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							Key	bits								4000 2104H	0000 FFFFH
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	Reload0																

Bit position	Bit name	R/W	Function
(31:16)	Key bits	R/W	Key bits Must be written with 9876H in order to make a write access effective; read 0000H.
(15:0)	Reload0	R/W	Reload0 Holds the reload value for bits (15:0) of watchdog timer 0 counter.

Chapter 16 Watchdog Timers

	Figure 16-5: Reload Register High for Watchdog 0 (RELD0_HIGH)																	
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
		Key bits															4000 2108H	0000 FFFFH
_1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_	
								Relo	oad0									

Bit position	Bit name	R/W	Function
(31:16)	Key bits	R/W	Key bits Must be written with 9876H in order to make a write access effective; read 0000H.
(15:0)	Reload0	R/W	Reload0 Holds the reload value for bits (31:15) of watchdog timer 0 counter.

Figure 16-6: Reload Register Low for Watchdog 1 (RELD1_LOW)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
	Key bits														4000 210CH	0000 FFFFH	
																_	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	Reload1																

Bit position	Bit name	R/W	Function
(31:16)	Key bits	R/W	Key bits Must be written with 9876H in order to make a write access effective; read 0000H.
(15:0)	Reload1	R/W	Reload1 Holds the reload value for bits (19:4) of watchdog timer 1 counter; bits (3:0) are always reloaded to 0000 _b .

Chapter 16 Watchdog Timers

	Figure 16-7: Reload Register High for Watchdog 1 (RELD1_HIGH)																
31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Address Initial value																
	Key bits 4000 2110H 0000 FFFFH															0000 FFFFH	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

Reload1

Bit position	Bit name	R/W	Function
(31:16)	Key bits	R/W	Key bits Must be written with 9876H in order to make a write access effective; read 0000H
(15:0)	Reload1	R/W	Reload1 Holds the reload value for bits (35:20) of watchdog timer 1 counter.

Figure 16-8: Counter Register for Watchdog 0 (WDOG0)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							WD	OG0								4000 2114H	FFFF FFFFH
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							WD	OG0									

Bit position	Bit name	R/W	Function
(31:0)	WDOG0	R	WDOG0 Holds the current counter value for watchdog timer 0.

Figure 16-9: Counter Register for Watchdog 1 (WDOG1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							WD	OG1								4000 2118H	FFFF FFFFH
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							WD	OG1									

Bit position	Bit name	R/W	Function
(31:0)	WDOG1	R	WDOG1 Holds bit (35:4) of the current counter value for watchdog timer 1; bits (3:0) of the current counter value cannot be read.

[MEMO]

Chapter 17 System Control Registers

The system control registers are no peripheral in the original sense, but rather an ERTEC 400-specific register set that can be read and written to from the PCI/LBU side or from the ARM946E-S. The system control registers provide a certain level of self-diagnosis capabilities. A listing of all system control registers and their address assignments as well as a detailed description are included in the following sections.

17.1 Address Assignment of System Control Registers

The system control registers are 32 bits wide; they are summarized in Table 17-1 below.

Table 17-1: Address Assignment of System Control Registers

Address	Register Name	Size	R/W	Initial value	Description
4000 2600H	ID_REG	32 bit	R	4026 0100H	Device identification register ERTEC 400
4000 2604H	BOOT_REG	32 bit	R	H	Boot mode pin register
4000 2608H	CONFIG_REG	32 bit	R	H	Config pin register
4000 260CH	RES_CTRL_REG	32 bit	R/W	0000 0100H	Control register for ERTEC 400 reset
4000 2610H	RES_STAT_REG	32 bit	R	0000 0004H	Status register for ERTEC 400 reset
4000 2614H	PLL_STAT_REG	32 bit	R/W	0007 0005H	Status register for PLL/FIQ3
4000 2618H	CLK_CTRL_REG	32 bit	R/W	0000 0001H	Control register for ERTEC 400 clock
4000 261CH	PM_State_Req_REG	32 bit	R	0000 0000H	Required power state of the PCI host
4000 26H20	PM_State_Ack_REG	32 bit	R/W	0000 0000H	Current power state of ERTEC 400
4000 26H24	PME_REG	32 bit	R/W	0000 0000H	Power management event PME
4000 2628H	QVZ_AHB_ADR	32 bit	R	0000 0000H	Address of incorrect addressing on multilayer AHB
4000 262CH	QVZ_AHB_CTRL	32 bit	R	0000 0000H	Control signals of incorrect addressing on multilayer AHB
4000 2630H	QVZ_AHB_M	32 bit	R	0000 0000H	Master detection of incorrect addressing on multilayer AHB
4000 2634H	QVZ_APB_ADR	32 bit	R	0000 0000H	Address of incorrect addressing on APB
4000 2638H	QVZ_EMIF_ADR	32 bit	R	0000 0000H	Address that leads to timeout on EMIF
4000 263CH	PCI_RES_REQ	32 bit	R/W	FFFF 0002H	Request register for placing a SW reset request on the PCI bridge
4000 2640H	PCI_RES_ACK	32 bit	R	0000 0000H	ACK for display of an implemented SW reset request
4000 2644H	MEM_SWAP	32 bit	R/W	0000 0000H	Memory swapping in Segment 0 between ROM and RAM
4000 2648H	PCI_INT_CTRL	32 bit	R/W	0000 0000H	Control PCI interrupts
4000 264CH	M_LOCK_CTRL	32 bit	R/W	0000 0000H	AHB master lock enable. Master-selective enable of AHB lock functionality
4000 2650H	ARM9_CTRL	32 bit	R/W	0000 1939H	Controller of ARM9 and ETM inputs
4000 2654H	ARM9_WE	32 bit	R/W	0000 0000H	Write protection register for ARM9_CTRL
4000 2658H					
 4000 26A3H	-	-	-	-	Reserved

Note: Reserved bits in all registers are undefined when read; always write the initial (reset) values to these bits.

17.2 Detailed System Control Register Description

Figure 17-1: Device Identification Register (ID_REG)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
		ERTEC 400 ID													4000 2600H	4026 0100H	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	HW release										Meta	al Fix					

Bit position	Bit name	R/W	Function
(31:16)	ERTEC 400 ID	R	ERTEC 400 ID Holds an ERTEC 400 identification pattern, that corresponds to the device ID of the AHB-PCI bridge: 4026H
(15:8)	HW release	R	HW release Holds a number representing the HW release step: currently 01H
(7:0)	Metal Fix	R	Metal Fix Holds a number representing the metal fix step: currently 00H

Figure 17-2: Boot Mode Pin Register (BOOT_REG)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								4000 2604H	H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
					re	serve	ed						Во	ot mo	ode		

Bit position	Bit name	R/W	Function
(31:3)	-	-	Reserved
(2:0)	Boot mode	R	Boot mode Reflect the logical level of the BOOT(2:0) pins during the active reset phase (see Table 19-1 for possible settings). Note that the boot mode cannot be changed using this register, as it is a read-only register.

Chapter 17 System Control Registers

Figure 17-3: Config Pin Register (CONFIG_REG)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								4000 2608H	H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved											Со	nfig p	ins			

Bit position	Bit name	R/W	Function
(31:5)	-	-	Reserved
(4:0)	Config pins	R	Config pins Reflect the logical level of the CONFIG(4:0) pins during the active reset phase (see Table 19-2 for possible settings). Note that the configuration cannot be changed using this register, as it is a read-only register.

Figure 17-4: Reset Control Register (RES_CTRL_REG) (1/2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
	reserved												4000 260CH	0000 0100H			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_	
	reserved XRES _PCI_ PCI_ STATE STATE						PUL	.SE_I	DUR		res.	XRES _SOF T	WD_ RES_ FREI				

Bit position	Bit name	R/W		Function								
(31:10)	-	•	Re	Reserved								
				RES_PCI_STATE eflects the status of the RES_PCI_N input pin								
9	XRES_PCI	R		XRES_PCI_STATE	PCI reset status							
-	_STATE			0 _b	PCI reset is active (initial value)							
				1 _b	PCI reset is not active							
	XRES PCI			XRES_PCI_AHB_SOFT Allows to trigger a SW reset of the AHB-side of the AHB-PCI bridge.								
8	_AHB_SOF	R/W		XRES_PCI_AHB_S	SOFT	PCI-AHB bridge reset control						
	Т			0 _b		Reset is active						
				1 _b		Reset is not active (initial value)						

Chapter 17 System Control Registers

Figure 17-4: Reset Control Register (RES_CTRL_REG) (2/2)

Bit position	Bit name	R/W	Function									
(7:3)	PULSE_DUR	R/W	PULSE_DUR Extends the duration of a software or a watchdog reset (generated by watchdog timer 1) in multiples of the AHB clock period. With T_{CLK} being the AHB clock period (typically 20 ns) the resulting pulse duration is given by: $T_{RES_PULSE} = 8 \times (PULSE_DUR + 1) \times T_{CLK}$									
2	-	-	Reserved									
1	XRES_SOFT	R/W	XRES_SOFT Allows to trigger a reset under software control. This bit is not "stored", as the reset, that is initiated by writing 1 _b to this bit, automatically resets the bit again. XRES_SOFT Software reset 0 _b Do not trigger software reset (initial value) 1 _b Trigger software reset									
0	WD_RES_ FREI	R/W	WD_RES_FREI Enables/disables a reset triggered by watchdog timer 1 WD_RES_FREI Watchdog reset enable 0 _b Disable watchdog reset (initial value) 1 _b Enable watchdog reset									

Figure 17-5: Reset Status Register (RES_STAT_REG) Address Initial value 31 28 26 25 24 23 22 21 20 19 18 17 16 reserved 4000 2610H 0000 0004H 15 14 13 12 11 10 9 8 7 6 0 5 SW_ WD HW_

reserved

RES RES RES

ET ET

ΕT

Bit position	Bit name	R/W	Function									
(31:3)	-	-	Reserved									
			HW_RESET ndicates, if the last reset event was a hardware reset. Note									
2	HW_RESET	R	HW_RESET	Hardware reset status								
	IIW_KLOLI	1	0 _b	Last reset event was no hardware reset								
			1 _b	Last reset event was a hardware reset (initial value)								
1	SW_RESET	R	SW_RESET Indicates, if the last reset event was a software reset. SW_RESET Software reset status Ob Last reset event was no software reset (initial value) 1b Last reset event was a software reset									
			WD_RESET Indicates, if the last reset event was a watchdog reset (triggered by watchdog timer 1). Note									
0	WD_RESET	R	WD_RESET	Watchdog reset status								
			0 _b	Last reset event was no watchdog reset (initial value)								
			1 _b	Last reset event was a watchdog reset								
				· · · · · · · · · · · · · · · · · · ·								

Note: Only the bit of the most recent reset event is set; the other two bits are reset.

				Fi	gure	17-6	i: P	LL S	Statu	s Re	giste	er (P	LL_S	STAT	_RE	G) (1/3)	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
					re	eserve	ed						INT_ MAS K_QV Z_PC I_SL AVE		MAS	4000 2614H	0007 0005H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ronamiad								INT_ QVZ _EM IF_S TAT E		TAT	LOC	PLL INPT U_CL K_LO SS	LOC				

Bit position	Bit name	R/W	Function										
(31:19)	-	-	Reserved										
			INT_MASK_QVZ_PCI_SLAVE Interrupt masking for INT_QVZ_PCI_SLAVE_STATE interrupt.										
18	INT_MASK_ QVZ_PCI_ SLAVE	R/W	INT_MASK_QVZ_ PCI_SLAVE	INT_QVZ_PCI_SLAVE_STATE interrupt masking									
	SLAVE		0 _b	Interrupt is enabled									
			1 _b	Interrupt is masked (initial value)									
17	INT_MASK_ LOSS	R/W	INT_MASK_LOSS Interrupt masking for INT_MASK_LOSS 0 _b 1 _b	INT_LOSS_STATE interrupt. INT_LOSS_STATE interrupt masking Interrupt is enabled Interrupt is masked (initial value)									
	INT MACK		INT_MASK_LOCK Interrupt masking for INT_LOCK_STATE interrupt.										
16	INT_MASK_ LOCK	R/W	INT_MASK_LOCK	INT_LOCK_STATE interrupt masking									
			0 _b	Interrupt is enabled									
			1 _b	Interrupt is masked (initial value)									
(15:6)	-	-	Reserved										

Figure 17-6: PLL Status Register (PLL_STAT_REG) (2/3)


Bit position	Bit name	R/W	Function									
	INT OVZ		INT_QVZ_EMIF_STATE External memory interface timeout interrupt status. This bit corresponds 7 of the Extended Config register in the EMIF. Note									
5	INT_QVZ_ EMIF_ STATE	R	INT_QVZ_EMIF_ STATE	INT_QVZ_EMIF_STATE interrupt status								
			0 _b	Interrupt request is not active (initial value)								
			1 _b	Interrupt request is active								
			INT_QVZ_PCI_SLAVE_STATE PCI slave timeout interrupt status Note.									
4	INT_QVZ_ PCI_SLAV	R/W	INT_QVZ_PCI_ SLAVE_STATE	INT_QVZ_PCI_SLAVE_STATE interrupt status								
	E_STATE		0 _b	Interrupt request is not active (initial value)								
			1 _b	Interrupt request is active								
3	INT_LOSS _STATE	R/W		out clock has once been lost. This bit is not reset, when urns. Once set, it can only be reset by overriding it. Note INT_LOSS_STATE interrupt status Interrupt request is not active (initial value) Interrupt request is active								
2	INT_LOCK_ STATE	R/W		as once been unlocked. This bit is not reset, when the eset, it can only be reset by overriding it Note. INT_LOCK_STATE interrupt status Interrupt request is not active Interrupt request is active (initial value)								
1	PLL_INPUT_ CLK_LOSS	R	PLL_INPUT_CLK_LOS Represents the curren PLL_INPUT_ CLOCK_LOSS 0 _b 1 _b	PLL input clock monitoring status PLL input clock monitoring status PLL input clock present (initial value) No PLL input clock present								

Note: These interrupts are connected via wired-OR and then routed to the FIQ3 input of the FIQ interrupt controller.

Figure 17-6: PLL Status Register (PLL_STAT_REG) (3/3)

Bit position	Bit name	R/W	Function										
	DII I OCK		PLL_LOCK Indicates, if the PLL is										
0	PLL_LOCK	R	PLL_LOCK	PLL locking status									
			0 _b	PLL is not locked									
			1 _b	PLL is locked (initial value)									

Figure 17-7: Clock Control Register (CLK_CTRL_REG)



Bit position	Bit name	R/W	Function									
(31:1)	-	-	eserved									
0	Clk_Ctrl	R/W	Clk_Ctrl Enables the clock on t Clk_Ctrl 0 _b 1 _b	he AHB-side of the PCI bridge Clock control on AHB side of PCI bridge Clock on AHB side is disabled Clock on AHB side is enabled (initial value)								

Figure 17-8: PCI Power State Request Register (PM_STATE_REQ_REG)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Address Initial value 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				5		_	_						- 5	,	_	-		- /
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 reserved PM_STA	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
reserved PM_STA								rese	rved								4000 261CH	0000 0000H
reserved PM_STA																		
received	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved																

Bit position	Bit name	R/W		Function									
(31:2)	-	-	Reserved										
			PM_STATE_REQ Indicates the power sta	ate that was requested by the PCI host									
	PM_STATE _REQ	R	PM_STATE_REQ	Requested power state									
(1:0)			00 _b	Power state D0 requested (initial value)									
(1.0)			01 _b	Power state D1 requested									
			10 _b	Power state D2 requested									
			11 _b	Power state D3 (hot) requested									
			_										

Figure 17-9: PCI Power State Acknowledge Register (PM_STATE_ACK_REG)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								4000 2620H	0000 0000H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved											STA ACK					

Bit position	Bit name	R/W		Function								
(31:2)	-	-	Reserved									
			PM_STATE_ACK Indicates the current po	ower state of ERTEC 400								
	PM_STATE	R/W	PM_STATE_ACK	Current power state of ERTEC 400								
(1.0)			00 _b	Current power state is D0 (initial value)								
(1:0)	_ACK		01 _b	Current power state is D1								
			10 _b	Current power state is D2								
			11 _b	Current power state is D3 (hot)								

Figure 17-10: PME Register (PME_REG)

31 30 29 28 27	26 25 24 23 22 21 reserved	20 19 18 17 16	Address Initial value 4000 2624H 0000 0000H
15 14 13 12 11	10 9 8 7 6 5	4 3 2 1 0 PME	1

Bit position	Bit name	R/W		Function								
(31:1)	-	-	Reserved									
0	PME	R/W	that the PME_ENABLI register of the AHB-P0	PME Setting this bit activates the PCI-bus signal PME_N. However, this requires hat the PME_ENABLE bit is set in the power management configuration register of the AHB-PCI bridge. PME_N activation requires a rising edge of the PME bit; so make sure that the PME bit is reset, before you set it.								
	PIME		PME	PME signal activation								
			0 _b Do not activate PME_N (initial value)									
			1 _b	Activate PME_N (rising edge required)								
			<u>.</u>									

Figure 17-11: AHB Timeout Address Register (QVZ_AHB_ADR)

31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16												16	Address	Initial value		
	QVZ_AHB_ADR												4000 2628H	0000 0000H			
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	QVZ_AHB_ADR																

Bit position	Bit name	R/W	Function
(31:0)	QVZ_AHB_ADR	R	QVZ_AHB_ADR Holds the address in case of an incorrect multilayer AHB access.

Figure 17-12: AHB Timeout Control Signal Register (QVZ_AHB_CTRL)

		_	-9								,	9-		,		-/	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
	reserved 4											4000 262CH	0000 0000H				
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
reserved							Н	BURS	ST	ŀ	HSIZE	=	HW RIT E				

Bit position	Bit name	R/W		Function
(31:7)	-	-	Reserved	
(6:4)	HBURST	R	HBURST Holds the logical leve incorrect multilayer A	I of the HBURST(2:0) signals in case of an HB access.
(3:1)	HSIZE	R	HSIZE Holds the logical level multilayer AHB acces	I of the HSIZE(2:0) signals in case of an incorrect s.
			HWRITE Holds the logical leve multilayer AHB acces	I of the HWRITE signal in case of an incorrect ss.
0	LIMPITE	R	HWRITE	HWRITE status of incorrect access
0	HWRITE	K	0 _b	Incorrect access was a read access (initial value).
			1 _b	Incorrect access was a write access.

Figure 17-13: AHB Timeout Master Register (QVZ_AHB_M)

				9		_							5	•	. –	_ /	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								4000 2630H	0000 0000H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
					re	serve	ed						IRT	LBU /PCI	ARM 946E -S		

Bit position	Bit name	R/W	Function
(31:3)	-	-	Reserved
			IRT Monitors, whether the IRT switch was master during the incorrect multilayer AHB access.
2	IRT	R	IRT IRT bus mastership
			0 _b IRT switch was not bus master (initial value).
			1 _b IRT switch was bus master.
1	LBU/PCI	R	LBU/PCI Monitors, whether the LBU/PCI block was master during the incorrect multilayer AHB access. LBU/PCI LBU/PCI block bus mastership 0b LBU/PCI block was not bus master (initial value). 1b LBU/PCI block was bus master.
0	ARM946E-S	R	ARM946E-S Monitors, whether the ARM946E-S CPU core was master during the incorrect multilayer AHB access. ARM946E-S ARM946E-S bus mastership Ob ARM946E-S was not bus master (initial value). 1b ARM946E-S was bus master.

Figure 17-14: APB Timeout Address Register (QVZ_APB_ADR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
						Q۷	Z_AF	PB_A	DR							4000 2634H	0000 0000H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						Q۷	Z_AF	PB_A	DR								

Bit position	Bit name	R/W	Function
(31:0)	QVZ_APB_ADR	R	QVZ_APB_ADR Holds the address in case of an incorrect APB access.

Figure 17-15: EMIF Timeout Address Register (QVZ_EMIF_ADR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
						Q۷	Z_EN	/IIF_A	DR							4000 2638H	0000 0000H
																•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						QV	Z_EN	/IIF_A	DR								

Bit position	Bit name	R/W	Function
(31:0)	QVZ_EMIF_ADR	R	QVZ_EMIF_ADR Holds the address in case of an external memory access that caused a timeout.

Figure 17-16: PCI Reset Request Register (PCI RES REQ)

			9.			• •	<i>•</i>	0001		4000	9		,, •			
30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
					MAX	X_DE	LAY_	_PCI							4000 263CH	FFFF 0002H
14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_	
														_		
					rese	rved										
													_	REQ		
				30 29 28 27	30 29 28 27 26	30 29 28 27 26 25 MAX 14 13 12 11 10 9	30 29 28 27 26 25 24 MAX_DE	30 29 28 27 26 25 24 23 MAX_DELAY 14 13 12 11 10 9 8 7	30 29 28 27 26 25 24 23 22 MAX_DELAY_PCI 14 13 12 11 10 9 8 7 6	30 29 28 27 26 25 24 23 22 21 HAX_DELAY_PCI 14 13 12 11 10 9 8 7 6 5	30 29 28 27 26 25 24 23 22 21 20 **MAX_DELAY_PCI** 14 13 12 11 10 9 8 7 6 5 4	30 29 28 27 26 25 24 23 22 21 20 19	30 29 28 27 26 25 24 23 22 21 20 19 18	30 29 28 27 26 25 24 23 22 21 20 19 18 17 MAX_DELAY_PCI 14 13 12 11 10 9 8 7 6 5 4 3 2 1 PCI QV Z_E	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 MAX_DELAY_PCI 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PCI PCI_QV SOFT Z_E RES	MAX_DELAY_PCI 4000 263CH 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PCI PCI QV SOFT Z_E RES

Bit position	Bit name	R/W	Function
(31:16)	MAX_DELAY_PCI	R/W	MAX_DELAY_PCI Specifies the number of AHB clock cycles allowed to elapse without a response on the AHB-PCI bridge before a timeout is triggered
(15:2)	-	-	Reserved
			PCI_QVZ_EN Enables timeout monitoring of AHB accesses to the AHB-PCI bridge
1	PCI_QVZ_EN	R/W	PCI_QVZ_EN Timeout monitoring enable
'	TOI_QVZ_LIV	17/ / /	0 _b Timeout monitoring disabled
			1 _b Timeout monitoring enabled (initial value)
			PCI_SOFT_RESREQ Requests a soft reset to the AHB-PCI bridge; this bit has to be reset "manually".
0	PCI_SOFT_RESREQ	R/W	PCI_SOFT_RESREQ PCI soft reset request
Ŭ	1 01_001 1_KLOKLQ	10,77	Request for soft reset inactive (initial value)
			1 _b Request for soft reset active

Figure 17-17: PCI Reset Acknowledge Register (PCI_RES_ACK)

				g u. 0	• • •				,,,,			90.	9.0				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								4000 2640H	0000 0000H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
															PCI_		
						re	eserve	ed							SOFT RES		
															_KES		

Bit position	Bit name	R/W		Function							
(31:1)	-	-	Reserved								
	PCI_SOFT		PCI_SOFT_RESACK Indicates whether a soft PCI_SOFT_RESACK	reset was executed by the PCI bridge. PCI soft reset executed							
0	_RESACK	R	0 _b	Soft reset request not acknowledged (initial value)							
			1 _b	Soft reset request acknowledged							

Figure 17-18: Memory Swap Register (MEM_SWAP)


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								4000 2644H	0000 0000H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						re	serve	ed							MEM _SW AP		

Bit position	Bit name	R/W	Function						
(31:1)	-	-	Reserved	Reserved					
0	MEM_SWAP	R/W	MEM_SWAP Re-maps the internal MEM_SWAP 0 _b	Al SRAM to the original internal ROM address location. Memory mapping Boot ROM at address 0000 0000H (initial value) Internal SRAM at address 0000 0000H					
				internal orviw at address occordoorn					

Figure 17-19: PCl Interrupt Control Register (PCl_INT_CTRL) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Address Initial value reserved 4000 2648H 0000 0000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	rved							PCI_ CT	_INT_ 「RL

Bit position	Bit name	R/W	Function							
(31:2)	-	-	Reserved							
			PCI_INT_C Controls roo		errupts to PCI bus pins.					
			PCI_IN	T_CTRL	PCI interrup	ot routing				
		R/W	Bit 1	Bit 0	SERR_N	INTB_N				
(1:0)	PCI_INT_CTRL		0 _b	0 _b	-	IRQ0_HP				
				0 _b	1 _b	IRQ0_HP	-			
			1 _b	0 _b	IRQ_IRT_API_ERR	IRQ0_HP				
			1 _b	1 _b	IRQ0_HP or IRQ_IRT_API_ERR	-				



Bit position	Bit name	R/W	Function						
(31:3)	-	-	Re	Reserved					
			_	_	K_CTRL s AHB ma	aster bus locking for each AHB master			
				Bit	Setting	AHB master bus locking selection			
		R/W		2	0 _b	AHB master bus locking disabled for IRT (initial value)			
(5.5)					1 _b	AHB master bus locking enabled for IRT			
(2:0)	M_LOCK_CTRL			1	0 _b	AHB master bus locking disabled for PCI/LBU (initial value)			
					1 _b	AHB master bus locking enabled for PCI/LBU			
				0	0 _b	AHB master bus locking disabled for ARM946E-S (initial value)			
					1 _b	AHB master bus locking enabled for ARM946E-S			

Figure 17-21: ARM9 Control Register (ARM9_CTRL) (1/2)

Initial value 31 30 29 28 26 25 24 23 22 21 20 19 18 17 16 Address reserved 4000 2650H 0000 1939H 15 14 13 12 11 10 8 7 6 5 9 4 3 2 1 Dis-MIC reserved BIG able END Gate IAN The-INI-TRA SYSOPT EN PAS Μ S Clk

Bit position	Bit name	R/W	Function							
(31:14)	-	-	Reserved							
			BIG ENDIAN Indicates whether the	BIG ENDIAN Indicates whether the processor is running in big endian mode						
			BE	Big Endian mode						
13	BIGENDIAN	R	0 _b	Processor is running in little Endian mode (initial value)						
			1 _b	Processor is running in big Endian mode						
			DisableGateTheClk Determines, if ARM9	CPU clock runs freely or not						
	D: 11 0 1		DisableGateTheCl	k CPU clock run mode						
12 DisableGate TheClk	DisableGate TheClk	R/W	O _b	ARM9 processor clock is paused by a Wait- for-Interrupt						
			1 _b	ARM9 processor clock runs freely (initial value)						
			DBGEN Reflects enable status of embedded ARM9 debugger							
11	DBGEN	R/W	DBGEN	Embedded debugger enable						
	2202	17/ / /	0 _b	Embedded debugger disabled						
			1 _b	Embedded debugger enabled (initial value)						
			MICEBYPASS Allows to bypass TCI	Synchronisation to ARM9 clock						
4.0	MOEDVO	D ***	MICEBYPASS	TCK synchronization mode						
10	MICEBYPASS	R/W	0 _b	TCK is synchronized to ARM9 clock (initial value)						
			1 _b	TCK is not synchronized to ARM9 clock						

Figure 17-21: ARM9 Control Register (ARM9_CTRL) (2/2)

Bit position	Bit name	R/W	Function						
			INITRAM Indicates whether the TCMs are enabled to use Note						
			INITRAM TCM enable						
9	INITRAM	R/W	0 _b TCMs disabled (initial value)						
			1 _b TCMs enabled						
			Note: This bit is not affected by soft or watchdog reset; it is only affected by a hardware reset via RESET_N.						
(8:0)	SYSOPT	R/W	SYSOPT Displays the implemented ETM options; the default value of this field is 139H. Details can be found in the documents listed on page 6.						

Remark: This register may only be changed for debug purposes. Writing to this register must be enabled in the ARM9_WE register prior to accessing this register.

Figure 17-22: ARM9 Control Write Enable Register (ARM9_WE)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Address	Initial value
							rese	rved								4000 2654H	0000 0000H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						re	eserve	ed							ARM9 _WE_ CTRL		

Bit position	Bit name	R/W	Function					
(31:1)	-	-	Reserved					
0	ARM9_WE _CTRL	R/W	ARM9_WE_CTRL Enables to write to and ARM9_WE_CTRL 0 _b 1 _h	d change the ARM9_CTRL register. ARM9_CTRL register write enable ARM9_CTRL register write disabled (initial value) ARM9_CTRL register write enabled				

[MEMO]

Chapter 18 ERTEC 400 Clock Supply

The clock system of ERTEC 400 basically consists of four clock domains that are decoupled through asynchronous transfers; these are:

- ARM946E-S together with AHB bus, APB bus and IRT
- JTAG interface
- PCI bus
- RMII/MII interfacing of Ethernet MACs

18.1 Clock Supply in ERTEC 400

The required clocks are generated in the ERTEC 400 by means of an internal PLL and/or through direct clock supply. The following Table 18-1 provides a detailed list of the clocks:

Clock generation Module Frequency Name Pin ARM946E-S CLK_ARM (int.) 50/100/150 MHz (selectable) CLKP_A, CLKP_B and AHB/EMIF/ICU 50 MHz CLK 50 (int.) subsequent PLL and IRT (except MII/RMII) CLK_50, CLK_100 (int.) 50 and 100 MHz divider APB 50 MHz CLK_50 (int.) PCI CLK_PCI PCI clock 0-66 MHz RX_CLK_P0/1 RX/TX clocks (MII) 25 MHz (MII) TX_CLK_P0/1 MII/RMII REF_CLK (RMII) REF_CLK 50 MHz (RMII) F-Timer F-Clock F_CLK 0-1.6666 MHz JTAG JTAG clock TCK 0-10 MHz

Table 18-1: Overview of ERTEC 400 Clocks

The synchronous clocks CLK_50 and CLK_100 are used primarily in ERTEC 400. These clocks are generated with an internal PLL that is, in turn, supplied by a quartz or oscillator. The input clock is selected using the CONFIG0 configuration pin.

 $CONFIG0 = 0_b$ Input clock is fed with a quartz via the CLKP_A, CLKP_B pins. $CONFIG0 = 1_b$ Input clock is fed with an oscillator clock via the REF_CLK pin.

In the case of direct clock input at the REF_CLK pin, the input clock frequency can be set with the CONFIG1 configuration pin.

CONFIG1 = 0_b 50 MHz input clock CONFIG1 = 1_b 25 MHz input clock

Remark: If ERTEC 400 is used in a four-port configuration, the external PHYs must be connected via an RMII interface and a 50 MHz clock for the RMII interface must be supplied at the REF_CLK pin.

The PLL generates the CLK_50 (50 MHz) and CLK_100 (100 MHz) system clocks as well as the clock for the ARM946E-S. This clock can be selected the CONFIG(4:3) configuration pins.

```
CONFIG4, CONFIG3 = 00_b ARM946E-S processor clock 50 MHz CONFIG4, CONFIG3 = 01_b ARM946E-S processor clock 100 MHz CONFIG4, CONFIG3 = 10_b ARM946E-S processor clock 150 MHz CONFIG4, CONFIG3 = 11_b reserved
```

Figure 18-1 shows the structure of the clock unit with the individual input and output clocks.




Figure 18-1: Detailed Representation of Clock Unit

18.2 Specific Clock Supplies

The clock supply of the AHB-PCI bridge is implemented using two different clock inputs:

- Using the external CLK_PCI pin with a frequency of up to 66 MHz.
- Using the internal CLK_50 clock that is enabled to the AHB-PCI bridge per SW via the CLK_CTRL_REG register in the system control register block.

After a power-up reset, the CLK_50 clock supply on the AHB-side of the AHB-PCI bridge is enabled.

If the LBU interface is used instead of the PCI interface (by pulling CONFIG2 to low level during reset) CLK_50 is enabled for the LBU clock supply. The clock supply for the LBU is automatically disabled in PCI mode. On the other hand it is recommended that in LBU mode the AHB clock for the PCI bridge is disabled.

Configuration pin CONFIG2 is used to select PCI or LBU mode.

 $CONFIG2 = 0_b$ LBU mode $CONFIG2 = 1_b$ PCI mode

Remark: If neither the PCI interface not the LBU interface of ERTEC 400 is used, the device must be configured to LBU mode anyhow by pulling CONFIG2 to low level.

The clock supply for the JTAG interface is implemented using the JTAG_CLK pin. The frequency range is between 0 and 10 MHz. The boundary scan and the ICE macro cell of the ARM946E-S are enabled via the JTAG interface.

With respect to the Ethernet ports, there are two operation modes:

MII mode 2 Ethernet ports to 2 MII-PHYs
RMII mode 4 Ethernet ports to quad RMII-PHY

In RMII mode, the Ethernet ports and the PHYs are typically operated from an external 50 MHz system clock. This clock is supplied to ERTEC 400 via the REF_CLK pin. Communication between the Ethernet ports and the PHYs is synchronous.

In MII mode, the two PHYs are supplied with an external 25 MHz PHY clock. The clock for the Ethernet ports of the ERTEC 400 is then supplied as part of the MII signals, namely the RX_CLK and TX_CLK clock lines. Like in the RMII case, the external 25 MHz clock can be used for ERTEC 400 operation via the REF_CLK input.

The clock for the Ethernet ports is enabled/disabled via the clock control register in the IRT switch.

Figure 18-2 shows the two different Ethernet modes with their clock supply schemes.




Figure 18-2: Clock Supply of Ethernet Interface

Chapter 19 Reset Logic of ERTEC 400

The reset logic resets the entire circuit of ERTEC 400 except the PCI portion of the AHB-PCI bridge. A reset of ERTEC 400 is activated by the following events:

- Hardware reset via external RESET_N pin
- · Software reset via XRES_SOFT bit in the reset control register
- · Watchdog reset via watchdog timer overflow

The triggering reset event can be read out in the reset status register RES_STAT_REG.

19.1 Hardware Reset

The external hardware reset circuitry is connected to the RESET_N pin of ERTEC 400. If the hardware reset is activated, the entire ERTEC 400 circuit except the PCI portion is reset internally. The hardware reset must be present steadily for at least 35 μ s (see Figure 19-1). Afterwards, the PLL powers up within a lock time of t_{Lock} = 400 μ s. The lock status of the PLL is monitored. The state of the PLL can be read out from the PLL_STAT_REG status register. A filter is integrated at the RESET_N input, which suppresses spikes up to 10 ns. In case of a hardware reset, bit 2 is set in the reset status register RES_STAT_REG. This bit remains unaffected by the triggering reset function and can be evaluated after a restart.

Figure 19-1 shows the power-up phase of the PLL after a reset.




Figure 19-1: PLL Power-up Phase

19.2 Watchdog Reset

The watchdog reset involves software monitoring with hardware support. The monitoring process is based on a time set in the watchdog timer reload registers. Re-triggering and thus reloading the timer with a specified reload value prevents the watchdog reset from being triggered. If the timer is not re-triggered, the watchdog reset is activated after the timer expires, if the watchdog function is enabled with the WD RES FREI bit in the reset control register RES CTRL REG.

As the reset pulse, that is generated by the watchdog, is too short, the watchdog reset is extended in ERTEC 400 by means of a programmable pulse stretching (PV). The maximum duration, that can be programmed in the RES_CTRL_REG register, is approximately 5.1 µs in case of a 50 MHz APB clock. The watchdog reset resets the complete ERTEC 400 circuit. The watchdog event can signalled to the host system via the GPIO15 pin, if this pin was configured to serve as the WDOUT0_N pin.

As in the case of a hardware reset, a bit is set in the reset status register RES_STAT_REG. This bit remains unaffected by the triggering reset function. This register can be evaluated after a restart.

19.3 Software Reset

A software reset can be triggered in ERTEC 400 by setting the XRES_SOFT bit in the reset control register RES_CTRL_REG; this bit is not stored. The subsequent reset will be extended in the same way than the watchdog reset. Again, a bit is set in the reset status register RES_STAT_REG when the reset is triggered.

19.4 PCI Bridge Reset

All reset mechanisms, that have been described up to now, have left the PCI side of the AHB-PCI bridge, that is under control of the PCI clock, unaffected. A hardware reset of the PCI bridge can be generated using the following functions:

- Activating hardware reset pins RES_PCI_N and RESET_N.
- Activating the AHB PCI software reset by setting the XRES_PCI_AHB_SOFT bit in the reset control register RES_CTRL_REG.

The PCI bridge side, that is clocked with CLK_PCI (typically 33/66 MHz) is reset by the RES_PCI_N input. The current state of RES_PCI_N can be read in the reset control register RES_CTRL_REG.

The PCI bridge side that is clocked with CLK_50MHz is reset by the XRES_SOFT and XRES_PCI_AHB_SOFT software resets, the watchdog reset and the "normal" reset via RESET_N.

In order to ensure a defined state of the PCI bridge through the reset sources indicated above, you must make sure that both sides of the PCI bridge are reset in the sequence shown above. A hardware reset of the PCI bridge clears all bridge and configuration registers.

To prevent the PCI registers from being cleared, a warm reset is possible for the PCI bridge. This requires that the PCI_SOFT_RESREQ bit is set in the PCI_RES_REQ register. The PCI bridge terminates all transactions at this moment and issues an acknowledgement with the PCI_SOFT_RESACK bit. This state can be scanned in the PCI_RES_ACK register by the ARM946E-S user software. All new transactions from the AHB and PCI bus are rejected with Retry. This also pertains to the bridge and configuration registers on the AHB side.

The state is retained until the PCI_SOFT_RESREQ bit is deleted again. All the registers indicated above can be addressed in the system control register area.

19.5 Actions when HW Reset is Active

 1_{b}

 1_{b}

 1_{b}

During the active HW reset phase, the states of the 3 boot pins BOOT(2:0) are latched into the BOOT_REG register and the states of the 5 config pins CONFIG(4:0) are latched into the CONFIG_REG register. After the hardware reset phase, these pins are available as normal EMIF function pins. Tables 19-1 and 19-2 summarize the function of the BOOT and CONFIG pins. Note that BOOT and CONFIG pins are only latched in case of a hardware reset; a watchdog reset or a software reset do not have this effect.

BOOT2 BOOT1 BOOT0 Selected download mode 0_{b} 0_{b} 0_{b} Via external ROM/NOR flash with 8-bit width 0_{b} 0_{b} 1_{b} Via external ROM/NOR flash with 16-bit width 0_{b} 1_{b} 0_{b} Via external ROM/NOR flash with 32-bit width 0_{b} 1_{b} 1_{b} Reserved 0_b 0_{b} 1_{b} Reserved 1_{b} 0_{b} 1_{b} SPI (e.g. for use with EEPROMs with serial interface) 0_{b} 1_{b} 1_{b} UART1 (bootstrap method)

Table 19-1: BOOT(2:0) Pin Functions

Table 19-2: CONFIG(4:0) Pin Functions

PCI slave/LBU (from external host)

CONFIG pin	Setting	Function
	00 _b	50 MHz CPU core clock frequency
CONFIG(4:3)	01 _b	100 MHz CPU core clock frequency
CONFIG(4.3)	10 _b	150 MHz CPU core clock frequency
	11 _b	reserved
CONFIG2	0 _b	Local bus interface selected
CONTIGE	1 _b	PCI interface selected
CONFIG1	0 _b	50 MHz clock input to REF_CLK pin
CONTIGI	1 _b	25 MHz clock input to REF_CLK pin
CONFIG0	0 _b	Clock input via CLKP_A and CLKP_B
CONFIGU	1 _b	Clock input via REF_CLK pin

[MEMO]

Chapter 20 Address Space and Timeout Monitoring

Several monitoring mechanisms are incorporated in ERTEC 400 for detection of incorrect addressing, illegal accesses, and timeout. The following blocks are monitored:

- AHB bus
- APB bus
- EMIF
- PCI slave

The monitoring mechanisms for these blocks will be described in detail in the subsequent chapters.

20.1 AHB Bus Monitoring

Separate address space monitoring is implemented for each of the three AHB masters. If an AHB master addresses an unused address space, the access is acknowledged with an error response and an FIQ interrupt is triggered at input FIQ2 of the ARM946E-S interrupt controller. The incorrect access address is stored in the QVZ_AHB_ADR system control register and the associated access type (HBURST, HSIZE, HWRITE) is stored in the QVZ_AHB_CTRL system control register. The master that caused the access error is stored in the QVZ_AHB_M register.

In case of an access violation by PCI or LBU as an AHB master, an interrupt request is also enabled and stored in the IRT macro. The interrupt is issued to the PCI/LBU bus as an INTA_N interrupt. In case of an access violation by the PCI user, Bit 0 (for write accesses) or Bit 1 (for read accesses) is set in the AHB status register of the PCI bridge and the INTA_N interrupt is activated.

If more than one AHB master causes an access violation simultaneously (within a single AHB clock cycle), only the violation of the highest priority AHB master is protocoled in the registers (see Table 4-1). Diagnostic registers QVZ_AHB_ADR, QVZ_AHB_CTRL, and QVZ_AHB_M remain locked for subsequent access violations until the QVZ_AHB_CTRL register has been read.

20.2 APB Bus Monitoring

The APB address space is monitored on the APB bus. If incorrect addressing is detected in the APB address space, access to the APB side and AHB side is terminated with an "OKAY" response because the APB bus does not recognize response-type signalling. An FIQ interrupt is triggered at input FIQ1 of the ARM946E-S interrupt controller. The incorrect access address is placed in the QVZ_APB_ADR system control register. The QVZ_APB_ADR system control register is locked for subsequent address violations until it has been read.

20.3 External Memory Interface Monitoring

In case of the EMIF, the external RDY_PER_N ready signal can be monitored. In order to enable monitoring, the Extended_Wait_Mode bit must be switched on in the Async_BANK_0_Config to Async_BANK_3_Config configuration registers. If one of the four memory areas, that are selected via the CS_PER(3:0)_N chip select outputs, is addressed, the memory controller of the ERTEC 400 waits for the RDY_PER_N input signal.

The monitoring duration is set in the Async_Wait_Cycle_Config register and it is active, if timeout monitoring (Bit 7) is set in the Extended_Config register. The specified value (maximum of 255) multiplied by 16 yields the monitoring time given in AHB clock cycles, i.e., the time that the memory controller waits for the Ready signal. After this time elapses, an (internal) ready signal is generated for the memory controller and an FIQ interrupt is generated at input FIQ0 of the ARM946E-S interrupt controller. In addition, the address of the incorrect access is stored in the QVZ_EMIF_ADR system control register. The QVZ_EMIF_ADR system control register is locked for subsequent address violations until it has been read. The set FIQ0 interrupt is then removed if timeout monitoring is reset.

20.4 PCI Slave Monitoring

The (internal) HREADY signal of the PCI slave is monitored with an 8-bit wide counter, i.e., monitoring is triggered after 256 AHB clock cycles. Monitoring can be enabled or disabled in the PCI_RES_REQ system control register. The monitoring counter is reset when HREADY = 1_b and incremented when HREADY = 0_b .

There are three possible reasons for the timeout:

(a) Actual timeout in the slave

If HREADY is still 0 after a maximum of 255 AHB clock cycles, access to the master is terminated with an error response and the timeout interrupt is activated. The access to the slave continues. As long as the slave does not supply HREADY = 1_b , all other accesses to the slave must be blocked with an error response. The interrupt is triggered only once.

If the address phase of a non-IDLE access is pending in parallel to the extended data phase, this access is cancelled and an IDLE address phase is output to the slave.

Note: This behavior does not conform to the AHB specification.

(b) Too many retries in a row for the same access

Access to the master is terminated with an error response and the timeout interrupt is activated. Because there is no requirement, that an access that has been rejected with Retry has to be repeated, the next access of the master can be switched to the slave.

(c) HSPLIT is missing after a split response

Access to the master is terminated with an error response and the timeout interrupt is activated. The slave must continue to wait for signal HSPLIT = 1_b . As long as the signal to the slave is missing, all other accesses to the slave must be blocked with an error response.

According to the AHB specification, once the slave outputs $HSPLIT = 1_b$, access must be repeated. However, because access is already terminated for the master, the data phase can no longer be handled correctly.

Note: In contrast to the AHB specification, access is no longer repeated in this case.

Chapter 21 Test and Debugging

21.1 ETM9 Embedded Trace Macrocell

An ETM9 module is integrated in the ARM946E-S of ERTEC 400 to enable instructions and data to be traced. The ARM946E-S supplies the ETM module with the signals needed to carry out the trace functions. The ETM9 module is operated by means of the Trace interface or JTAG interface. The trace information is stored in an internal FIFO and forwarded to the debugger via the interface. The following trace modes are supported:

- · Normal mode with 4- or 8-data bit width
- Transmission mode
 - Full rate mode at 50 or 100 MHz CPU core clock frequency
 - Half rate mode at 150 MHz CPU core clock frequency

The ETM9 embedded trace macrocell is available in different complexity levels; ERTEC 400 has the "medium" complexity version of the ETM9 implemented. Thus the ETM9 provides the following features:

- 4 address comparator pairs
- 2 data comparators with filter function
- 4 direct trigger inputs, one of which can be connected via GPIO16, if the alternative function 3 for GPIO16 (ETMEXTIN1) has been selected
- 1 trigger output that is also available at GPIO12 for external purposes, if the alternative function 3 for GPIO12 (ETMEXOUT) has been selected
- 8 memory map decoders for decoding the physical address area of ERTEC 400
- 1 sequencer
- 2 counters

Supplemental to the ETM specification, 8 memory map decode (MMD) regions have been decoded out via hardware; these regions are summarized in Table 21-1.

Table 21-1: Memory Map Decode Regions in ETM9 on ERTEC 400

Address range	Affected accesses
0000 0000H - 0000 0FFFH	Instruction cache (I-cache)
0000 1000H - 0000 1FFFH	Data cache (D-TCM)
0000 2000H - 0FFF FFFFH	All accesses (User RAM in all mirrored areas)
1000 0000H - 100F FFFFH	Data (IRT registers in all mirrored areas)
1010 0000H - 101F FFFFH	All accesses (communication RAM in all mirrored areas)
2000 0000H - 2FFF FFFFH	All accesses (SDRAM in all mirrored areas)
3100 0000H - 31FF FFFFH	All accesses (via EMIF, CS_PER1_N address range)
8000 0000H - FFFF FFFFH	Data (PCI in the entire 2-Gbytes area)

For more information on the ETM, refer to the additional documents listed on page 6.

21.2 ETM9 Registers

The ETM registers are not described in this document because they are handled differently according the ETM version being used. For a detailed description, please refer to the documents listed on page 6.

21.3 Trace Interface

In order to read out the trace information collected by the ETM9, a trace port is provided in ERTEC 400 for tracing internal processor states. The trace port is controlled, enabled and disabled using a suitable hardware debugger that is connected to the JTAG interface. This trace port uses the following signals:

Table 21-2: Trace Port Pin Functions

Pin Name	I/O	Function	Number of pins
PIPESTA(2:0)	0	CPU pipeline status	3
TRACESYNC	0	Trace sync signal	1
TRACECLK	0	ETM trace or scan clock	1
TRACEPKT(7:0)	0	Trace packet bits	8
total			13

The TRACEPKT(7:0) signals are alternative signal pins at the GPIO port. The trace interface can be configured to a data width of 4 bits or 8 bits in the debugger. If a data width of 4 bits is selected, the TRACEPKT(3:0) signals at GPIO(11:8) are automatically switched to the trace function. If a data width of 8 bits is assigned, the TRACEPKT(7:4) signals at GPIO(21:18) are also switched to the trace function.

For connectors, pinning, and hardware circuitry for the trace interface, please consult the additional documents listed on page 6.

21.4 JTAG Interface

ERTEC 400 has a serial debug interface that conforms to the JTAG standard. If this interface is made accessible in a system, it can be used for the connection of hardware debuggers from different manufacturers. Table Table 21-3: on page 207 summarizes the debug interface pins.

Table 21-3: JTAG and Debug Interface Pin Functions

Pin Name	I/O ^{Note}	Function	Number of pins
TRST_N	I	JTAG reset signal	1
TCK	I	JTAG clock signal	1
TDI	I	JTAG data input signal	1
TMS	I	JTAG test mode select signal	1
TDO	0	JTAG data output signal	1
DBGREQ	I	Debug request signal	1
DBGACK	0	Debug acknowledge signal	1
TAP_SEL	I	TAP controller select signal	1
total	•		8

Besides for the debug function, the JTAG interface is also used for the boundary scan function; selection between these two functions is made with the TAP_SEL input pin:

 $TAP_SEL = 0_b$ Boundary scan function selected.

 $TAP_SEL = 1_h$ Debug function selected.

The TAP_SEL input is equipped with an internal pull-up resistor and must be at high level for normal operation of the ERTEC 400.

In addition to the JTAG interface, the DBGREQ signal is provided at a dedicated pin, and the DBGACK signal is available as alternative function at GPIO23 for debugging. Due to the different debuggers, an internal pull-up resistor at the TRST_N JTAG pin is not included. The user has to ensure the proper circuitry for the utilized debugger.

The standard connector for JTAG interfaces is a low-cost 20-pin connector with a pin spacing of 0.1 inch. All JTAG pins and the two additional DBGREQ and DBGACK pins are connected here; the TAP_SEL configuration pin is not wired to the JTAG connector. The connector pins are assigned as follows:

Figure 21-4: JTAG Connector Pin Assignment

	Pin No.	Pin No.	
V _{CC} -Sense	1	2	V_{CC}
TRST_N	3	4	GND
TDI	5	6	GND
TMS	7	8	GND
TCK	9	10	GND
RTCK ^{Note}	11	12	GND
TDO	13	14	GND
RST Note	15	16	GND
DBGREQ	17	18	GND
DBGACK	19	20	GND

Note: These optional pins are not supported on ERTEC 400.

For connector type, pinning, signal description, and hardware circuitry for a standard JTAG interface for the ARM Multi-ICE debugger, for example, refer to the documents listed on page 6.

In addition to the standard JTAG connector, the pins can also be connected with the trace signals at a single connector. For connectors, pinning, and hardware circuitry for JTAG signals at the Trace interface, please refer to the documents listed on page 6.

21.5 Debugging via UART1

If UART1 is not used for user-specific tasks, it can also be used as a debugging interface.

