

The sales of these products are limited for China and Hong Kong.

# μPD79F7027, μPD79F7028

## User's Manual: Hardware

### 16-Bit Single-Chip Microcontrollers

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (<http://www.renesas.com>).

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.  

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## NOTES FOR CMOS DEVICES

- (1) **VOLTAGE APPLICATION WAVEFORM AT INPUT PIN:** Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) **HANDLING OF UNUSED INPUT PINS:** Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) **PRECAUTION AGAINST ESD:** A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) **STATUS BEFORE INITIALIZATION:** Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) **POWER ON/OFF SEQUENCE:** In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) **INPUT OF SIGNAL DURING POWER OFF STATE :** Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

# How to Use This Manual

## Readers

This manual is intended for user engineers who wish to understand the functions of the  $\mu$ PD79F7027,  $\mu$ PD79F7028 and design and develop application systems and programs for these devices.

The target products are as follows.

- 30-pin:  $\mu$ PD79F7027MC,  $\mu$ PD79F7028MC
- 32-pin:  $\mu$ PD79F7027GA,  $\mu$ PD79F7028GA

## Purpose

This manual is intended to give users an understanding of the functions described in the **Organization** below.

## Organization

The  $\mu$ PD79F7027,  $\mu$ PD79F7028 manual is separated into two parts: this manual and the software edition (common to the RL78 family).

**$\mu$ PD79F7027,  $\mu$ PD79F7028  
User's Manual  
Hardware  
(This Manual)**

- Pin functions
- Internal block functions
- Interrupts
- Other on-chip peripheral functions
- Electrical specifications

**RL78 Family  
User's Manual  
Software**

- CPU functions
- Instruction set
- Explanation of each instruction

## How to Read This Manual

It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers.

- To gain a general understanding of functions:
  - Read this manual in the order of the **CONTENTS**. The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.
- How to interpret the register format:
  - For a bit number enclosed in angle brackets, the bit name is defined as a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler.
- To know details of the RL78/G14 Microcontroller instructions:
  - Refer to the separate document **RL78 Family User's Manual Software (R01US0015E)**.

<b>Conventions</b>	Data significance:	Higher digits on the left and lower digits on the right
	Active low representations:	$\overline{\text{xxx}}$ (overscore over pin and signal name)
	<b>Note:</b>	Footnote for item marked with Note in the text
	<b>Caution:</b>	Information requiring particular attention
	<b>Remark:</b>	Supplementary information
	Numerical representations:	Binary.....xxxx or xxxxB
		Decimal.....xxxx
		Hexadecimal .....xxxxH

**Related Documents** The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

**Documents Related to Devices**

Document Name	Document No.
μPD79F7027, μPD79F7028 User's Manual Hardware	This manual
RL78 Family User's Manual Software	R01US0015E

**Documents Related to Flash Memory Programming (User's Manual)**

Document Name	Document No.
PG-FP5 Flash Memory Programmer	R20UT0008E

**Caution** The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

## Other Documents

Document Name	Document No.
RENESAS MICROCOMPUTER GENERAL CATALOG	R01CS0001E
Semiconductor Device Mount Manual	Note
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

**Note** See the "Semiconductor Device Mount Manual" website (<http://www.renesas.com/products/package/manual/index.jsp>).

**Caution** The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

All trademarks and registered trademarks are the property of their respective owners.

EEPROM is a trademark of Renesas Electronics Corporation.

Windows, Windows NT and Windows XP are registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.
--

# CONTENTS

1.	OUTLINE .....	1
1.1	Features .....	1
1.2	Ordering Information .....	3
1.3	Pin Configuration (Top View) .....	4
1.3.1	30-pin products .....	4
1.3.2	32-pin products .....	5
1.4	Pin Identification .....	6
1.5	Block Diagram .....	7
1.5.1	30-pin products .....	7
1.5.2	32-pin products .....	8
1.6	Outline of Functions .....	9
2.	PIN FUNCTIONS .....	11
2.1	Pin Function List .....	11
2.1.1	30-pin products .....	12
2.1.2	32-pin products .....	14
2.1.3	Pins for each product (pins other than port pins) .....	16
2.2	Description of Pin Functions .....	18
2.2.1	P00, P01 (port 0) .....	18
2.2.2	P10 to P17 (port 1) .....	19
2.2.3	P20 to P23 (port 2) .....	20
2.2.4	P30, P31 (port 3) .....	21
2.2.5	P40 (port 4) .....	22
2.2.6	P50, P51 (port 5) .....	23
2.2.7	P60 to P62 (port 6) .....	24
2.2.8	P70 (port 7) .....	24
2.2.9	P120 to P122 (port 12) .....	25
2.2.10	P137 (port 13) .....	25
2.2.11	P147 (port 14) .....	26
2.2.12	VDD, VSS .....	26
2.2.13	$\overline{\text{RESET}}$ .....	26
2.2.14	REGC .....	26
2.3	Pin I/O Circuits and Recommended Connection of Unused Pins .....	27
3.	CPU ARCHITECTURE .....	30
3.1	Memory Space .....	30
3.1.1	Internal program memory space .....	35
3.1.2	Mirror area .....	37
3.1.3	Internal data memory space .....	39
3.1.4	Special function register (SFR) area .....	40
3.1.5	Extended special function register (2nd SFR: 2nd Special Function Register) area .....	40
3.1.6	Data memory addressing .....	41
3.2	Processor Registers .....	44
3.2.1	Control registers .....	44
3.2.2	General-purpose registers .....	47

3.2.3	ES and CS registers .....	49
3.2.4	Special function registers (SFRs) .....	50
3.2.5	Extended special function registers (2nd SFRs: 2nd Special Function Registers) .....	54
3.3	Instruction Address Addressing .....	60
3.3.1	Relative addressing .....	60
3.3.2	Immediate addressing .....	60
3.3.3	Table indirect addressing .....	61
3.3.4	Register direct addressing .....	62
3.4	Addressing for Processing Data Addresses .....	63
3.4.1	Implied addressing .....	63
3.4.2	Register addressing .....	63
3.4.3	Direct addressing .....	64
3.4.4	Short direct addressing .....	65
3.4.5	SFR addressing .....	66
3.4.6	Register indirect addressing .....	67
3.4.7	Based addressing .....	68
3.4.8	Based indexed addressing .....	71
3.4.9	Stack addressing .....	72
4.	PORT FUNCTIONS .....	73
4.1	Port Functions .....	73
4.2	Port Configuration .....	74
4.2.1	Port 0 .....	75
4.2.2	Port 1 .....	78
4.2.3	Port 2 .....	88
4.2.4	Port 3 .....	90
4.2.5	Port 4 .....	93
4.2.6	Port 5 .....	95
4.2.7	Port 6 .....	98
4.2.8	Port 7 .....	100
4.2.9	Port 12 .....	102
4.2.10	Port 13 .....	105
4.2.11	Port 14 .....	107
4.3	Registers Controlling Port Function .....	109
4.4	Port Function Operations .....	121
4.4.1	Writing to I/O port .....	121
4.4.2	Reading from I/O port .....	121
4.4.3	Operations on I/O port .....	121
4.4.4	Connecting to external device with different potential (2.5 V, 3 V) .....	122
4.5	Settings of Port Related Register When Using Alternate Function .....	124
4.6	Cautions When Using Port Function .....	128
4.6.1	Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn) .....	128
5.	CLOCK GENERATOR .....	129
5.1	Functions of Clock Generator .....	129
5.2	Configuration of Clock Generator .....	131
5.3	Registers Controlling Clock Generator .....	133
5.4	System Clock Oscillator .....	148
5.4.1	X1 oscillator .....	148

5.4.2	High-speed on-chip oscillator .....	151
5.4.3	Low-speed on-chip oscillator .....	151
5.5	Clock Generator Operation .....	152
5.6	Controlling Clock .....	154
5.6.1	Example of setting high-speed on-chip oscillator .....	154
5.6.2	Example of setting X1 oscillation clock .....	156
5.6.3	CPU clock status transition diagram .....	157
5.6.4	Condition before changing CPU clock and processing after changing CPU clock .....	161
5.6.5	Time required for switchover of CPU clock and main system clock .....	162
5.6.6	Conditions before clock oscillation is stopped .....	163
5.7	Operation-Verified Resonators and Reference Oscillator Constants As of June 2012 .....	164
<b>6.</b>	<b>TIMER ARRAY UNIT .....</b>	<b>167</b>
6.1	Functions of Timer Array Unit .....	168
6.1.1	Independent channel operation function .....	168
6.1.2	Simultaneous channel operation function .....	169
6.1.3	8-bit timer operation function (channels 1 and 3 only) .....	170
6.2	Configuration of Timer Array Unit .....	171
6.3	Registers Controlling Timer Array Unit .....	177
6.4	Basic Rules of Timer Array Unit .....	200
6.4.1	Basic rules of simultaneous channel operation function .....	200
6.4.2	Basic rules of 8-bit timer operation function (channels 1 and 3 only) .....	202
6.5	Operation Timing of Counter .....	203
6.5.1	Count clock (f <sub>TCLK</sub> ) .....	203
6.5.2	Start timing of counter .....	205
6.6	Channel Output (TOMn pin) Control .....	211
6.6.1	TOMn pin output circuit configuration .....	211
6.6.2	TOMn Pin Output Setting .....	212
6.6.3	Cautions on Channel Output Operation .....	213
6.6.4	Collective manipulation of TOMn bit .....	219
6.6.5	Timer Interrupt and TOMn Pin Output at Operation Start .....	220
6.7	Independent Channel Operation Function of Timer Array Unit .....	221
6.7.1	Operation as interval timer/square wave output .....	221
6.7.2	Operation as external event counter .....	227
6.7.3	Operation as frequency divider (channel 0 of unit 0 only) .....	232
6.7.4	Operation as input pulse interval measurement .....	236
6.7.5	Operation as input signal high-/low-level width measurement .....	240
6.7.6	Operation as delay counter .....	244
6.8	Simultaneous Channel Operation Function of Timer Array Unit .....	249
6.8.1	Operation as one-shot pulse output function .....	249
6.8.2	Operation as PWM function .....	256
6.8.3	Operation as multiple PWM output function .....	263
6.9	Cautions When Using Timer Array Unit .....	271
6.9.1	Cautions When Using Timer output .....	271
<b>7.</b>	<b>TIMER RJ .....</b>	<b>272</b>
7.1	Overview .....	272
7.2	I/O Pins .....	273
7.3	Registers .....	274

7.3.1	Peripheral enable register 1 (PER1) .....	275
7.3.2	Operation speed mode control register (OSMC) .....	276
7.3.3	Timer RJ counter register 0 (TRJ0), Timer RJ Reload Register .....	277
7.3.4	Timer RJ control register 0 (TRJCR0) .....	278
7.3.5	Timer RJ I/O control register 0 (TRJIOC0) .....	280
7.3.6	Timer RJ mode register 0 (TRJMR0) .....	282
7.3.7	Timer RJ event pin select register 0 (TRJISR0) .....	283
7.3.8	Port mode registers 0, 3 (PM0, PM3) .....	284
7.4	Operation .....	285
7.4.1	Reload Register and Counter Rewrite Operation .....	285
7.4.2	Timer Mode .....	286
7.4.3	Pulse Output Mode .....	287
7.4.4	Event Counter Mode .....	288
7.4.5	Pulse Width Measurement Mode .....	289
7.4.6	Pulse Period Measurement Mode .....	290
7.4.7	Coordination with Event Link Controller (ELC) .....	291
7.4.8	Output Settings for Each Mode .....	291
7.5	Notes on Timer RJ .....	292
7.5.1	Count Operation Start and Stop Control .....	292
7.5.2	Access to Flags (Bits TEDGF and TUNDF in TRJCR0 Register) .....	292
7.5.3	Access to Counter Register .....	292
7.5.4	When Changing Mode .....	292
7.5.5	Procedure for Setting Pins TRJ00 and TRJIO0 .....	293
7.5.6	When Timer RJ is not Used .....	293
7.5.7	When Timer RJ Operating Clock is Stopped .....	293
7.5.8	Procedure for Setting STOP Mode (Event Counter Mode) .....	293
7.5.9	Functional Restriction in STOP Mode (Event Counter Mode Only) .....	294
7.5.10	When Count is Forcibly Stopped by TSTOP Bit .....	294
7.5.11	Digital Filter .....	294
7.5.12	When Selecting fil as Count Source .....	294
8.	TIMER RD .....	295
8.1	Overview .....	295
8.2	Registers .....	297
8.2.1	Peripheral enable register 1 (PER1) .....	298
8.2.2	Timer RD ELC register (TRDELCL) .....	299
8.2.3	Timer RD start register (TRDSTR) .....	300
8.2.4	Timer RD mode register (TRDMR) .....	301
8.2.5	Timer RD PWM function select register (TRDPMR) .....	302
8.2.6	Timer RD function control register (TRDFCR) .....	303
8.2.7	Timer RD output master enable register 1 (TRDOER1) .....	305
8.2.8	Timer RD output master enable register 2 (TRDOER2) .....	306
8.2.9	Timer RD output control register (TRDOCR) .....	307
8.2.10	Timer RD digital filter function select register i (TRDDFi) (i = 0 or 1) .....	310
8.2.11	Timer RD control register i (TRDCRi) (i = 0 or 1) .....	312
8.2.12	Timer RD I/O control register Ai (TRDIORAi) (i = 0 or 1) .....	317
8.2.13	Timer RD I/O control register Ci (TRDIORCi) (i = 0 or 1) .....	319
8.2.14	Timer RD status register i (TRDSRi) (i = 0 or 1) .....	321
8.2.15	Timer RD interrupt enable register i (TRDIERi) (i = 0 or 1) .....	325

8.2.16	Timer RD PWM function output level control register i (TRDPOCRi) (i = 0 or 1)	326
8.2.17	Timer RD counter i (TRDi) (i = 0 or 1)	327
8.2.18	Timer RD general registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) [Input Capture Function]	329
8.2.19	Port mode register 1 (PM1)	338
8.3	Operation	339
8.3.1	Items Common to Multiple Modes	339
8.3.2	Input Capture Function	347
8.3.3	Output Compare Function	351
8.3.4	PWM Function	356
8.3.5	Reset Synchronous PWM Mode	360
8.3.6	Complementary PWM Mode	363
8.3.7	PWM3 Mode	367
8.4	Timer RD Interrupt	370
8.5	Notes on Timer RD	372
8.5.1	SFR Read/Write Access	372
8.5.2	Mode Switching	372
8.5.3	Count Source	373
8.5.4	Input Capture Function	373
8.5.5	Procedure for Setting Pins TRDIOAi, TRDIOBi, TRDIOCi, and TRDIODi (i = 0 or 1)	373
8.5.6	External clock TRDCLK	374
8.5.7	Reset Synchronous PWM Mode	374
8.5.8	Complementary PWM Mode	374
9.	12-BIT INTERVAL TIMER	379
9.1	Functions of 12-bit Interval Timer	379
9.2	Configuration of 12-bit Interval Timer	379
9.3	Registers Controlling 12-bit Interval Timer	380
9.4	12-bit Interval Timer Operation	383
10.	CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER	384
10.1	Functions of Clock Output/Buzzer Output Controller	384
10.2	Configuration of Clock Output/Buzzer Output Controller	385
10.3	Registers Controlling Clock Output/Buzzer Output Controller	385
10.4	Operations of Clock Output/Buzzer Output Controller	388
10.4.1	Operation as output pin	388
10.5	Cautions of clock output/buzzer output controller	388
11.	WATCHDOG TIMER	389
11.1	Functions of Watchdog Timer	389
11.2	Configuration of Watchdog Timer	390
11.3	Register Controlling Watchdog Timer	391
11.4	Operation of Watchdog Timer	392
11.4.1	Controlling operation of watchdog timer	392
11.4.2	Setting overflow time of watchdog timer	393
11.4.3	Setting window open period of watchdog timer	394
11.4.4	Setting watchdog timer interval interrupt	395

12.	A/D CONVERTER .....	396
12.1	Function of A/D Converter .....	396
12.2	Configuration of A/D Converter .....	398
12.3	Registers Used in A/D Converter .....	400
12.4	A/D Converter Conversion Operations .....	423
12.5	Input Voltage and Conversion Results .....	425
12.6	A/D Converter Operation Modes .....	426
12.6.1	Software trigger mode (select mode, sequential conversion mode) .....	426
12.6.2	Software trigger mode (select mode, one-shot conversion mode) .....	427
12.6.3	Software trigger mode (scan mode, sequential conversion mode) .....	428
12.6.4	Software trigger mode (scan mode, one-shot conversion mode) .....	429
12.6.5	Hardware trigger no-wait mode (select mode, sequential conversion mode) .....	430
12.6.6	Hardware trigger no-wait mode (select mode, one-shot conversion mode) .....	431
12.6.7	Hardware trigger no-wait mode (scan mode, sequential conversion mode) .....	432
12.6.8	Hardware trigger no-wait mode (scan mode, one-shot conversion mode) .....	433
12.6.9	Hardware trigger wait mode (select mode, sequential conversion mode) .....	434
12.6.10	Hardware trigger wait mode (select mode, one-shot conversion mode) .....	435
12.6.11	Hardware trigger wait mode (scan mode, sequential conversion mode) .....	436
12.6.12	Hardware trigger wait mode (scan mode, one-shot conversion mode) .....	437
12.7	A/D Converter Setup Flowchart .....	438
12.7.1	Setting up software trigger mode .....	439
12.7.2	Setting up hardware trigger no-wait mode .....	440
12.7.3	Setting up hardware trigger wait mode .....	441
12.7.4	Setup when using temperature sensor (example for software trigger mode and one-shot conversion mode) .....	442
12.7.5	Setting up test mode .....	443
12.8	SNOOZE Mode Function .....	444
12.9	How to Read A/D Converter Characteristics Table .....	447
12.10	Cautions for A/D Converter .....	449
13.	SERIAL ARRAY UNIT .....	453
13.1	Functions of Serial Array Unit .....	454
13.1.1	3-wire serial I/O (CSI00) .....	454
13.1.2	UART (UART0, UART1) .....	455
13.1.3	Simplified I <sup>2</sup> C (IIC00) .....	456
13.2	Configuration of Serial Array Unit .....	457
13.3	Registers Controlling Serial Array Unit .....	462
13.4	Operation Stop Mode .....	488
13.4.1	Stopping the operation by units .....	489
13.4.2	Stopping the operation by channels .....	490
13.5	Operation of 3-Wire Serial I/O (CSI00) Communication .....	491
13.5.1	Master transmission .....	493
13.5.2	Master reception .....	503
13.5.3	Master transmission/reception .....	512
13.5.4	Slave transmission .....	521
13.5.5	Slave reception .....	530
13.5.6	Slave transmission/reception .....	537
13.5.7	SNOOZE mode function .....	547
13.5.8	Calculating transfer clock frequency .....	551

13.5.9	Procedure for processing errors that occurred during 3-wire serial I/O (CSI00) communication .....	553
13.6	Clock Synchronous Serial Communication with Slave Select Input Function .....	554
13.6.1	Slave transmission .....	557
13.6.2	Slave reception .....	567
13.6.3	Slave transmission/reception .....	574
13.6.4	Calculating transfer clock frequency .....	584
13.6.5	Procedure for processing errors that occurred during slave select input function communication .....	586
13.7	Operation of UART (UART0, UART1) Communication .....	587
13.7.1	UART transmission .....	589
13.7.2	UART reception .....	599
13.7.3	SNOOZE mode function .....	606
13.7.4	Calculating baud rate .....	611
13.7.5	Procedure for processing errors that occurred during UART (UART0, UART1) communication .....	615
13.8	Operation of Simplified I <sup>2</sup> C (IIC00) Communication .....	616
13.8.1	Address field transmission .....	618
13.8.2	Data transmission .....	624
13.8.3	Data reception .....	628
13.8.4	Stop condition generation .....	633
13.8.5	Calculating transfer rate .....	634
13.8.6	Procedure for processing errors that occurred during simplified I <sup>2</sup> C (IIC00) communication .....	637
14.	EVENT LINK CONTROLLER (ELC) .....	638
14.1	Overview .....	638
14.2	Registers .....	639
14.2.1	Event output destination select register n (ELSELRn) (n = 00 to 05, 08 to 13, 16 to 19) .....	640
14.3	Operation .....	643
15.	INTERRUPT FUNCTIONS .....	644
15.1	Interrupt Function Types .....	644
15.2	Interrupt Sources and Configuration .....	644
15.3	Registers Controlling Interrupt Functions .....	648
15.4	Interrupt Servicing Operations .....	657
15.4.1	Maskable interrupt request acknowledgment .....	657
15.4.2	Software interrupt request acknowledgment .....	660
15.4.3	Multiple interrupt servicing .....	660
15.4.4	Interrupt servicing during division instruction .....	664
15.4.5	Interrupt request hold .....	665
16.	STANDBY FUNCTION .....	666
16.1	Standby Function and Configuration .....	666
16.1.1	Standby function .....	666
16.1.2	Registers controlling standby function .....	667
16.2	Standby Function Operation .....	670
16.2.1	HALT mode .....	670
16.2.2	STOP mode .....	674
16.2.3	SNOOZE mode .....	679

17.	RESET FUNCTION .....	681
17.1	Register for Confirming Reset Source .....	691
18.	POWER-ON-RESET CIRCUIT .....	693
18.1	Functions of Power-on-reset Circuit .....	693
18.2	Configuration of Power-on-reset Circuit .....	694
18.3	Operation of Power-on-reset Circuit .....	694
18.4	Cautions for Power-on-reset Circuit .....	697
19.	VOLTAGE DETECTOR .....	699
19.1	Functions of Voltage Detector .....	699
19.2	Configuration of Voltage Detector .....	700
19.3	Registers Controlling Voltage Detector .....	700
19.4	Operation of Voltage Detector .....	706
19.4.1	When used as reset mode .....	706
19.4.2	When used as interrupt mode .....	708
19.4.3	When used as interrupt and reset mode .....	710
19.5	Cautions for Voltage Detector .....	716
20.	SAFETY FUNCTIONS .....	718
20.1	Overview of Safety Functions .....	718
20.2	Registers Used by Safety Functions .....	719
20.3	Operation of Safety Functions .....	719
20.3.1	Flash memory CRC operation function (high-speed CRC) .....	719
20.3.2	CRC operation function (general-purpose CRC) .....	723
20.3.3	RAM parity error detection function .....	725
20.3.4	RAM guard function .....	726
20.3.5	SFR guard function .....	727
20.3.6	Invalid memory access detection function .....	728
20.3.7	Frequency detection function .....	730
20.3.8	A/D test function .....	732
20.3.9	Digital output signal level detection function for I/O ports .....	734
21.	REGULATOR .....	735
21.1	Regulator Overview .....	735
22.	OPTION BYTE .....	736
22.1	Functions of Option Bytes .....	736
22.1.1	User option byte (000C0H to 000C2H/010C0H to 010C2H) .....	736
22.1.2	On-chip debug option byte (000C3H/ 010C3H) .....	737
22.2	Format of User Option Byte .....	738
22.3	Format of On-chip Debug Option Byte .....	744
22.4	Setting of Option Byte .....	745
23.	FLASH MEMORY .....	746
23.1	Writing to Flash Memory by Using Flash Memory Programmer .....	747
23.1.1	Programming Environment .....	748
23.1.2	Communication Mode .....	748

23.2	Writing to Flash Memory by Using External Device (that Incorporates UART)	749
23.2.1	Programming Environment	749
23.2.2	Communication Mode	750
23.3	Connection of Pins on Board	751
23.3.1	P40/TOOL0 pin	751
23.3.2	$\overline{\text{RESET}}$ pin	751
23.3.3	Port pins	752
23.3.4	REGC pin	752
23.3.5	X1 and X2 pins	752
23.3.6	Power supply	752
23.4	Programming Method	753
23.4.1	Controlling flash memory	753
23.4.2	Flash memory programming mode	754
23.4.3	Selecting communication mode	755
23.4.4	Communication commands	756
23.4.5	Description of signature data	757
23.5	Security Settings	758
23.6	Flash Memory Programming by Self-Programming	760
23.6.1	Boot swap function	762
23.6.2	Flash shield window function	764
24.	ON-CHIP DEBUG FUNCTION	765
24.1	Connecting E1 On-chip Debugging Emulator to $\mu\text{PD79F7027}$ , $\mu\text{PD79F7028}$	765
24.2	On-Chip Debug Security ID	766
24.3	Securing of User Resources	766
25.	BCD CORRECTION CIRCUIT	768
25.1	BCD Correction Circuit Function	768
25.2	Registers Used by BCD Correction Circuit	768
25.3	BCD Correction Circuit Operation	769
26.	INSTRUCTION SET	771
26.1	Conventions Used in Operation List	772
26.1.1	Operand identifiers and specification methods	772
26.1.2	Description of operation column	773
26.1.3	Description of flag operation column	774
26.1.4	PREFIX instruction	774
26.2	Operation List	775
27.	ELECTRICAL SPECIFICATIONS	793
27.1	Pins Mounted According to Product	793
27.1.1	Port functions	793
27.1.2	Non-port functions	793
27.2	Absolute Maximum Ratings	794
27.3	Oscillator Characteristics	796
27.3.1	Main system clock oscillator characteristics	796
27.3.2	On-chip oscillator characteristics	797
27.4	DC Characteristics	798
27.4.1	Pin characteristics	798

27.4.2	Supply current characteristics .....	803
27.5	AC Characteristics .....	806
27.5.1	Basic operation .....	806
27.6	Peripheral Functions Characteristics .....	807
27.6.1	Serial array unit .....	807
27.6.2	On-chip debug (UART) .....	830
27.7	Analog Characteristics .....	830
27.7.1	A/D converter characteristics .....	830
27.7.2	Temperature sensor characteristics .....	834
27.7.3	POR circuit characteristics .....	834
27.7.4	LVD circuit characteristics .....	835
27.8	Power Supply Rise Time .....	837
27.9	Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics .....	837
27.10	Flash Memory Programming Characteristics .....	837
27.11	Timing Specs for Switching Modes .....	838
<b>28.</b>	<b>PACKAGE DRAWINGS .....</b>	<b>839</b>
28.1	30-pin products .....	839
28.2	32-pin products .....	840
<b>APPENDIX A REVISION HISTORY .....</b>		<b>841</b>
A.1	Major Revisions in This Edition .....	841

## CHAPTER 1 OUTLINE

### 1.1 Features

- Minimum instruction execution time can be changed from high speed (0.04167 μs: @ 24 MHz operation with high-speed on-chip oscillator clock) to low-speed (1.0 μs: @ 1 MHz operation with high-speed on-chip oscillator clock)
- General-purpose register: 8 bits × 32 registers (8 bits × 8 registers × 4 banks)
- ROM: 16 to 32 KB, RAM: 2.5 to 4.0 KB
- High-speed on-chip oscillator clocks
  - Selectable from 48 MHz (TYP.), 24 MHz (TYP.), 16 MHz (TYP.), 12 MHz (TYP.), 8 MHz (TYP.), 4 MHz (TYP.), and 1 MHz (TYP.)
- On-chip single-power-supply flash memory (with prohibition of block erase/writing function)
- Self-programming (with boot swap function/flash shield window function)
- On-chip debug function
- On-chip power-on-reset (POR) circuit and voltage detector (LVD)
- On-chip watchdog timer (operable with the dedicated low-speed on-chip oscillator clock)
- Multiply/divide/multiply & accumulate instructions are supported.
- On-chip clock output/buzzer output controller
- On-chip BCD adjustment
- I/O ports: 26 to 28 (N-ch open-drain: 2 to 3)
- Timer
  - 16-bit timer: 7 channels  
(TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels)
  - Watchdog timer: 1 channel
  - 12-bit interval timer: 1 channel
- Serial interface
  - CSI
  - UART
  - Simplified I<sup>2</sup>C
- Different potential interface: Can connect to a 2.5/3 V device when operating at 4.0 V to 5.5 V
- 8/10-bit resolution A/D converter (V<sub>DD</sub> = 2.7 to 5.5 V): 8 channels
- Standby function: HALT, STOP, SNOOZE mode
- On-chip event link controller (ELC)
- Power supply voltage: V<sub>DD</sub> = 2.7 to 5.5 V
- Operating ambient temperature: T<sub>A</sub> = -40 to + 85 °C

**Remark** The functions mounted depend on the product. See **1.6 Outline of Functions**.

○ ROM, RAM capacities

Flash ROM	RAM	μPD79F7027, μPD79F7028	
		30 pins	32 pins
32 KB	4 KB	μPD79F7028MC	μPD79F7028GA
16 KB	2.5 KB	μPD79F7027MC	μPD79F7027GA


## 1.2 Ordering Information

Pin count	Package	Part Number
30 pins	30-pin plastic SSOP (0.65 mm (300))	μPD79F7028MC, μPD79F7027MC
32 pins	32-pin plastic LQFP (7 × 7)	μPD79F7028GA, μPD79F7027GA

### 1.3 Pin Configuration (Top View)

#### 1.3.1 30-pin products

- 30-pin plastic SSOP (0.65 mm (300))




**Caution** Connect the REGC pin to V<sub>SS</sub> pin via a capacitor (0.47 to 1 μF).

**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** The functions in parentheses shown in the above figure can be assigned by setting peripheral I/O redirection registers 0 and 1 (PIOR0, PIOR1).

### 1.3.2 32-pin products

- 32-pin plastic LQFP (7 × 7)



**Caution** Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μF).

**Remark 1.** For pin identification, see 1.4 Pin Identification.


**Remark 2.** The functions in parentheses shown in the above figure can be assigned by setting peripheral I/O redirection registers 0 and 1 (PIOR0, PIOR1).

## 1.4 Pin Identification


ANI0 to ANI3, ANI16 to ANI19:	Analog input
AVREFM:	A/D converter reference potential (– side) input
AVREFP:	A/D converter reference potential (+ side) input
EXCLK:	External clock input (main system clock)
INTP0 to INTP5:	External interrupt input
P00, P01:	Port 0
P10 to P17:	Port 1
P20 to P23:	Port 2
P30, P31:	Port 3
P40:	Port 4
P50, P51:	Port 5
P60 to P62:	Port 6
P70:	Port 7
P120 to P122:	Port 12
P137:	Port 13
P147:	Port 14
PCLBUZ0, PCLBUZ1:	Programmable clock output/buzzer output
REGC:	Regulator capacitance
$\overline{\text{RESET}}$ :	Reset
RxD0, RxD1:	Receive data
$\overline{\text{SCK00}}$ :	Serial clock input/output
SCL00:	Serial clock output
SDA00:	Serial data input/output
SI00:	Serial data input
SO00:	Serial data output
$\overline{\text{SSI00}}$ :	Serial interface chip select input
TI00 to TI03:	Timer input
TO00 to TO03, TRJ00:	Timer output
TOOL0:	Data input/output for tool
TOOLRxD, TOOLTxD:	Data input/output for external device
TRDCLK0:	Timer external input clock
TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRJIO0	Timer input/output
TxD0, TxD1:	Transmit data
V <sub>DD</sub> :	Power supply
V <sub>SS</sub> :	Ground
X1, X2:	Crystal oscillator (main system clock)

## 1.5 Block Diagram

### 1.5.1 30-pin products



### 1.5.2 32-pin products



## 1.6 Outline of Functions

[30-pin, 32-pin products (code flash memory 16 KB to 32 KB)]

**Caution** The above outline of the functions applies when peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

Item		30-pin	32-pin
		μPD79F7027MC, μPD79F7028MC	μPD79F7027GA, μPD79F7028GA
Code flash memory (KB)		16 to 32	16 to 32
RAM (KB)		2.5 to 4.0	2.5 to 4.0
Memory space		1 MB	
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) 1 to 20 MHz: V <sub>DD</sub> = 2.7 to 5.5 V	
	High-speed on-chip oscillator clock (f <sub>IH</sub> )	High-speed operation: 1 to 24 MHz (V <sub>DD</sub> = 2.7 to 5.5 V)	
Low-speed on-chip oscillator clock		15 kHz (TYP.): V <sub>DD</sub> = 2.7 to 5.5 V	
General-purpose register		8 bits × 32 registers (8 bits × 8 registers × 4 banks)	
Minimum instruction execution time		0.04167 μs (High-speed on-chip oscillator clock: f <sub>IH</sub> = 24 MHz operation)	
		0.05 μs (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)	
Instruction set		<ul style="list-style-type: none"> <li>• Data transfer (8/16 bits)</li> <li>• Adder and subtractor/logical operation (8/16 bits)</li> <li>• Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits)</li> <li>• Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>• Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>	
I/O port	Total	26	28
	CMOS I/O	21	22
	CMOS input	3	3
	CMOS output	—	—
	N-ch open-drain I/O (6 V tolerance)	2	3
Timer	16-bit timer	7 channels (TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels)	
	Watchdog timer	1 channel	
	12-bi interval timer	1 channel	
	Timer output	15 (TAU: 4, Timer RJ: 2, Timer RD: 8) PWM outputs: 9 (TAU: 3, Timer RD: 6)	

(2/2)

Item		30-pin	32-pin
		μPD79F7027MC, μPD79F7028MC	μPD79F7027GA, μPD79F7028GA
Clock output/buzzer output		2	2
		<ul style="list-style-type: none"> <li>• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f<sub>MAIN</sub> = 20 MHz operation)</li> </ul>	
8/10-bit resolution A/D converter		8 channels	8 channels
Serial interface		<ul style="list-style-type: none"> <li>• CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>• UART: 1 channel</li> </ul>	
Event link controller (ELC)		Event input: 16 Event trigger output: 6	
Vectored interrupt sources	Internal	18	18
	External	6	6
Reset		<ul style="list-style-type: none"> <li>• Reset by <math>\overline{\text{RESET}}</math> pin</li> <li>• Internal reset by watchdog timer</li> <li>• Internal reset by power-on-reset</li> <li>• Internal reset by voltage detector</li> <li>• Internal reset by illegal instruction execution <sup>Note</sup></li> <li>• Internal reset by RAM parity error</li> <li>• Internal reset by illegal-memory access</li> </ul>	
Power-on-reset circuit		<ul style="list-style-type: none"> <li>• Power-on-reset: 1.51 ±0.03 V</li> <li>• Power-down-reset: 1.50 ±0.03 V</li> </ul>	
Voltage detector		2.75 V to 4.06 V (6 stages)	
On-chip debug function		Provided	
Power supply voltage		V <sub>DD</sub> = 2.7 to 5.5 V	
Operating ambient temperature		T <sub>A</sub> = -40 to +85 °C	

**Note** The illegal instruction is generated when instruction code FFH is executed.  
 Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

## CHAPTER 2 PIN FUNCTIONS

### 2.1 Pin Function List

Pin I/O buffers are powered by a single power supply in all products.

**Table 2 - 1 Pin I/O Buffer Power Supplies**

30-pin, 32-pin products

Power Supply	Corresponding Pins
VDD	All pins

### 2.1.1 30-pin products

(1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0. 2-bit I/O port. Input of P01 can be set to TTL input buffer. Output of P00 can be set to N-ch open-drain output (V <sub>DD</sub> tolerance). P00 and P01 can be set to analog input. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Analog input port	ANI17/TI00/TxD1/ (TRJ00)
P01				ANI16/TO00/RxD1/ TRJIO0
P10	I/O	Port 1. 8-bit I/O port. Input of P10 and P13 to P17 can be set to TTL input buffer. Output of P10, P11, P13 to P15, and P17 can be set to N-ch open-drain output (V <sub>DD</sub> tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TRDIOD1
P11				TRDIOC1
P12				TRDIOB1
P13				TRDIOA1
P14				TRDIOD0
P15				PCLBUZ1/TRDIOB0
P16				TI01/TO01/INTP5/ TRDIOC0/(RxD0)
P17				TI02/TO02/TRDIOA0/ TRDCLK0/(TxD0)
P20	I/O	Port 2. 4-bit I/O port. Input/output can be specified in 1-bit units.	Analog input port	ANI0/AVREFP
P21				ANI1/AVREFM
P22				ANI2
P23				ANI3
P30	I/O	Port 3. 2-bit I/O port. Input of P30 can be set to TTL input buffer. Output of P30 can be set to N-ch open-drain output (V <sub>DD</sub> tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	INTP3/SCK00/ SCL00/TRJ00
P31				TI03/TO03/INTP4/ PCLBUZ0/SSI00/ (TRJIO0)
P40	I/O	Port 4. 1-bit I/O port. Input/output can be specified. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TOOL0

**Remark** The functions in parentheses shown in the above figure can be assigned by setting peripheral I/O redirection register 0, 1 (PIOR0, 1).

(2/2)

Function Name	I/O	Function	After Reset	Alternate Function
P50	I/O	Port 5. 2-bit I/O port. Input of P50 can be set to TTL input buffer. Output of P50 and P51 can be set to N-ch open drain output (V <sub>DD</sub> tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	INTP1/SI00/RxD0/ TOOLRxD/SDA00/ (TRJ00)
P51				INTP2/SO00/TxD0/ TOOLTxD
P60	I/O	Port 6. 2-bit I/O port. Output of P60 and P61 is N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.	Input port	—
P61				—
P120	I/O	Port 12. 1-bit I/O port and 2-bit input port. P120 can be set to analog input. For only P120, input/output can be specified in 1-bit units. For only P120, use of an on-chip pull-up resistor can be specified by a software setting.	Analog input port	ANI19
P121	Input		Input port	X1
P122			X2/EXCLK	
P137	Input	Port 13. 1-bit input port.	Input port	INTP0
P147	I/O	Port 14. 1-bit I/O port. P147 can be set to analog input. Input/output can be specified. Use of an on-chip pull-up resistor can be specified by a software setting.	Analog input port	ANI18

**Remark** The functions in parentheses shown in the above figure can be assigned by setting peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 2.1.2 32-pin products

(1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0. 2-bit I/O port. Input of P01 can be set to TTL input buffer. Output of P00 can be set to N-ch open-drain output (V <sub>DD</sub> tolerance). P00 and P01 can be set to analog input. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Analog input port	ANI17/TI00/TxD1/ (TRJ00)
P01				ANI16/TO00/RxD1/ TRJIO0
P10	I/O	Port 1. 8-bit I/O port. Input of P10 and P13 to P17 can be set to TTL input buffer. Output of P10, P11, P13 to P15, and P17 can be set to N-ch open-drain output (V <sub>DD</sub> tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TRDIOD1
P11				TRDIOC1
P12				TRDIOB1
P13				TRDIOA1
P14				TRDIOD0
P15				PCLBUZ1/TRDIOB0
P16				TI01/TO01/INTP5/ TRDIOC0/(RxD0)
P17				TI02/TO02/TRDIOA0/ TRDCLK0/(TxD0)
P20	I/O	Port 2. 4-bit I/O port. Input/output can be specified in 1-bit units.	Analog input port	ANI0/AVREFP
P21				ANI1/AVREFM
P22				ANI2
P23				ANI3
P30	I/O	Port 3. 2-bit I/O port. Input of P30 can be set to TTL input buffer. Output of P30 can be set to N-ch open-drain output (V <sub>DD</sub> tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	INTP3/SCK00/ SCL00/TRJ00
P31				TI03/TO03/INTP4/ PCLBUZ0/(TRJIO0)
P40	I/O	Port 4. 1-bit I/O port. Input/output can be specified. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TOOL0

**Remark** The functions in parentheses shown in the above figure can be assigned by setting peripheral I/O redirection register 0, 1 (PIOR0, 1).

(2/2)

Function Name	I/O	Function	After Reset	Alternate Function
P50	I/O	Port 5. 2-bit I/O port. Input of P50 can be set to TTL input buffer. Output of P50 and P51 can be set to N-ch open-drain output (V <sub>DD</sub> tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	INTP1/SI00/RxD0/ TOOLRxD/SDA00/ (TRJ00)
P51				INTP2/SO00/TxD0/ TOOLTxD
P60	I/O	Port 6. 3-bit I/O port. Output of P60 to P62 is N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.	Input port	—
P61				—
P62				SSI00
P70	I/O	Port 7. 1-bit I/O port. Input/output can be specified. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	—
P120	I/O	Port 12. 1-bit I/O port and 2-bit input port. P120 can be set to analog input. For only P120, input/output can be specified in 1-bit units. For only P120, use of an on-chip pull-up resistor can be specified by a software setting.	Analog input port	ANI19
P121	Input		Input port	X1
P122			X2/EXCLK	
P137	Input	Port 13. 1-bit input port.	Input port	INTP0
P147	I/O	Port 14. 1-bit I/O port. P147 can be set to analog input. Input/output can be specified. Use of an on-chip pull-up resistor can be specified by a software setting.	Analog input port	ANI18

**Remark** The functions in parentheses shown in the above figure can be assigned by setting peripheral I/O redirection register 0, 1 (PIOR0, 1).

**2.1.3 Pins for each product (pins other than port pins)**

(1/2)

Function Name	I/O	Function	32-pin	30-pin
ANI0	Input	A/D converter analog input	√	√
ANI1			√	√
ANI2			√	√
ANI3			√	√
ANI16			√	√
ANI17			√	√
ANI18			√	√
ANI19			√	√
INTP0			Input	External interrupt request input
INTP1	√	√		
INTP2	√	√		
INTP3	√	√		
INTP4	√	√		
INTP5	√	√		
PCLBUZ0	Output	Clock output/buzzer output	√	√
PCLBUZ1			√	√
REGC	—	Connecting regulator output stabilization capacitance for internal operation. Connect to Vss via a capacitor (0.47 to 1 μF).	√	√
RESET	Input	System reset input	√	√
RxD0	Input	Serial data input to UART0	√	√
RxD1		Serial data input to UART1	√	√
SCK00	I/O	Clock input/output for CSI00	√	√
SCL00	Output	Clock output for simplified I <sup>2</sup> C	√	√
SDA00	I/O	Serial data I/O for simplified I <sup>2</sup> C	√	√
SI00	Input	Serial data input to CSI00	√	√
SO00	Output	Serial data output from CSI00	√	√
SS100	Input	Chip select input to CSI00	√	√
TI00	Input	External count clock input to 16-bit timer 00	√	√
TI01		External count clock input to 16-bit timer 01	√	√
TI02		External count clock input to 16-bit timer 02	√	√
TI03		External count clock input to 16-bit timer 03	√	√
TO00	Output	16-bit timer 00 output	√	√
TO01		16-bit timer 01 output	√	√
TO02		16-bit timer 02 output	√	√
TO03		16-bit timer 03 output	√	√
TRJIO0	I/O	Timer RJ input/output	√	√
TRJO0	Output	Timer RJ output	√	√
TRDCLK0	Input	Timer RD external clock input	√	√

(2/2)

Function Name	I/O	Function	32-pin	30-pin
TRDIOA0	I/O	Timer RD0 input/output	√	√
TRDIOB0		Timer RD0 input/output	√	√
TRDIOC0		Timer RD0 input/output	√	√
TRDIOD0		Timer RD0 input/output	√	√
TRDIOA1		Timer RD1 input/output	√	√
TRDIOB1		Timer RD1 input/output	√	√
TRDIOC1		Timer RD1 input/output	√	√
TRDIOD1		Timer RD1 input/output	√	√
TxD0	Output	Serial data output from UART0	√	√
TxD1		Serial data output from UART1	√	√
X1	—	Resonator connection for main system clock	√	√
X2	—		√	√
EXCLK	Input	External clock input for main system clock	√	√
V <sub>DD</sub>	—	Positive power supply for all pins	√	√
AV <sub>REFP</sub>	Input	A/D converter reference potential (+ side) input	√	√
AV <sub>REFM</sub>	Input	A/D converter reference potential (– side) input	√	√
V <sub>SS</sub>	—	Ground potential for all pins	√	√
TOOLRxD	Input	UART reception pin for the external device connection used during flash memory programming	√	√
TOOLTxD	Output	UART transmission pin for the external device connection used during flash memory programming	√	√
TOOL0	I/O	Data I/O for flash memory programmer/debugger	√	√

## 2.2 Description of Pin Functions

**Remark** The pins mounted depend on the product. See **1.3 Pin Configuration (Top View)** and **2.1 Pin Function List**.

### 2.2.1 P00, P01 (port 0)

P00 and P01 function as an I/O port. These pins also function as timer I/O, A/D converter analog input, serial interface data I/O, and clock I/O.

Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 0 (PU0).

Input to the P01 pin can be specified through a normal input buffer or a TTL input buffer in 1-bit units, using port input mode register 0 (PIM0).

Output from the P00 pin can be specified as normal CMOS output or N-ch open-drain output (V<sub>DD</sub> tolerance) in 1-bit units, using port output mode register 0 (POM0).

When the following pins are used as input, specify them as either digital or analog in Port mode control register 0 (PMC0). This register can be specified in 1-bit unit.

- P00 and P01 pins

The following operation modes can be specified in 1-bit units.

(1) Port mode

P00 and P01 function as an I/O port. P00 and P01 can be set to input or output port in 1-bit units using port mode register 0 (PM0).

(2) Control mode

P00 and P01 function as timer I/O, A/D converter analog input, serial interface data I/O, and clock I/O.

(a) ANI16, ANI17

These are the analog input pins (ANI16, ANI17) of A/D converter.

When using these pins as analog input pins, see **12.10 (5) Analog input (ANIn) pins**.

(b) TI00

This is a pin for inputting an external count clock/capture trigger to 16-bit timer 00.

(c) TO00

This is a timer output pin of 16-bit timer 00.

(d) TxD1

This is a serial data output pin of serial interface UART1.

(e) RxD1

This is a serial data input pin of serial interface UART1.

(f) TRJIO0

This is a timer I/O pin to timer RJ.

## 2.2.2 P10 to P17 (port 1)

P10 to P17 function as an I/O port. These pins also function as serial interface data I/O, clock I/O, timer I/O, and external interrupt request input.

Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 1 (PU1).

Input to the P10 and P14 to P17 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units, using port input mode register 1 (PIM1).

Output from the P10, P11, P13 to P15 and P17 pins can be specified as normal CMOS output or N-ch open-drain output ( $V_{DD}$  tolerance) in 1-bit units, using port output mode register 1 (POM1).

The following operation modes can be specified in 1-bit units.

(1) Port mode

P10 to P17 function as an I/O port. P10 to P17 can be set to input or output port in 1-bit units using port mode register 1 (PM1).

(2) Control mode

P10 to P17 function as serial interface data I/O, clock I/O, timer I/O, and external interrupt request input.

(a) INT5P5

This is an external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(b) TI01, TI02

These are the pins for inputting an external count clock/capture trigger to 16-bit timers 01 and 02.

(c) TO01, TO02

These are the timer output pins of 16-bit timers 01 and 02.

(d) TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1

These are the timer I/O pins of timer RD.

(e) TRDCLK0

This is an external clock input pin to timer RD.

### 2.2.3 P20 to P23 (port 2)

P20 to P23 function as an I/O port. These pins also function as A/D converter analog input, and reference voltage input.

Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

The following operation modes can be specified in 1-bit units.

(1) Port mode

P20 to P23 function as an I/O port. P20 to P23 can be set to input or output port in 1-bit units using port mode register 2 (PM2).

(2) Control mode

P20 to P23 function as A/D converter analog input, and reference voltage input.

(a) ANI0 to ANI3

These are the analog input pins (ANI0 to ANI3) of A/D converter. When using these pins as analog input pins, see **12.10 (5) Analog input (ANIn) pins**.

(b) AVREFFP

This is a pin that inputs the A/D converter reference potential (+ side).

(c) AVREFM

This is a pin that inputs the A/D converter reference potential (– side).

### 2.2.4 P30, P31 (port 3)

P30 and P31 function as an I/O port. These pins also function as external interrupt request input, serial interface clock I/O, and timer I/O.

Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 3 (PU3).

Input to the P30 pin can be specified through a normal input buffer or a TTL input buffer in 1-bit units, using port input mode register 3 (PIM3).

Output from the P30 pin can be specified as normal CMOS output or N-ch open-drain output (V<sub>DD</sub> tolerance) in 1-bit units, using port output mode register 3 (POM3).

The following operation modes can be specified in 1-bit units.

(1) Port mode

P30 and P31 function as an I/O port. P30 and P31 can be set to input or output port in 1-bit units using port mode register 3 (PM3).

(2) Control mode

P30 and P31 function as external interrupt request input, serial interface clock I/O, and timer I/O.

(a) INTP3, INTP4

These are the external interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

(b)  $\overline{\text{SCK00}}$

This is a serial clock I/O pin of serial interface CSI00.

(c) SCL00

This is a serial clock output pin of serial interface for simplified I<sup>2</sup>C.

(d) TI03

This is a pin for inputting an external count clock/capture trigger to 16-bit timer 03.

(e) TO03

This is a timer output pin from 16-bit timer 03.

(f) TRJ00

This is a timer RJ output pin.

(g)  $\overline{\text{SSI00}}$

This is a chip select input pin of serial interface CSI00.

### 2.2.5 P40 (port 4)

P40 function as an I/O port. These pins also function as data I/O for a flash memory programmer/debugger. Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 4 (PU4).

Be sure to connect an external pull-up resistor to P40 when on-chip debugging is enabled (by using an option byte).

The following operation modes can be specified in 1-bit units.

- (1) Port mode  
P40 function as an I/O port. P40 can be set to input or output port in 1-bit units using port mode register 4 (PM4).
- (2) Control mode  
P40 function as data I/O for a flash memory programmer/debugger.
  - (a) TOOL0  
This is a data I/O pin for a flash memory programmer/debugger.  
Be sure to pull up this pin externally when on-chip debugging is enabled (pulling it down is prohibited).

**Caution** After reset release, the relationships between P40/TOOL0 and the operating mode are as follows. For details, see 23.4 Programming Method.

**Table 2 - 2 Relationships Between P40/TOOL0 and Operation Mode After Reset Release**

P40/TOOL0	Operating mode
V <sub>DD</sub>	Normal operation mode
0 V	Flash memory programming mode

## 2.2.6 P50, P51 (port 5)

P50 and P51 function as an I/O port. These pins also function as external interrupt request input, serial interface data I/O, and programming UART I/O.

Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 5 (PU5).

Input to the P50 pin can be specified through a normal input buffer or a TTL input buffer in 1-bit units, using port input mode register 5 (PIM5).

Output from the P50, P51 pins can be specified as normal CMOS output or N-ch open-drain output ( $V_{DD}$  tolerance) in 1-bit units, using port output mode register 5 (POM5).

The following operation modes can be specified in 1-bit units.

(1) Port mode

P50 and P51 function as an I/O port. P50 and P51 can be set to input or output port in 1-bit units using port mode register 5 (PM5).

(2) Control mode

P50 and P51 function as external interrupt request input, serial interface data I/O, and programming UART I/O.

(a) SI00

These are the serial data input pins of serial interface CSI00.

(b) SO00

These are the serial data output pins of serial interface CSI00.

(c) SDA00

These are the serial data I/O pins of serial interface for simplified I<sup>2</sup>C.

(d) TxD0

This is a serial data output pin of serial data interface UART0.

(e) RxD0

This is a serial data input pin of serial data interface UART0.

(f) TOOLTxD

This is the UART serial data output pin for the external device connection used during flash memory programming.

(g) TOOLRxD

This is the UART serial data input pin for the external device connection used during flash memory programming.

### 2.2.7 P60 to P62 (port 6)

P60 to P62 function as an I/O port. These pins also function as chip select input.

P60 to P62 can be set to input port or output port in 1-bit units using port mode register 6 (PM6).

Output of P60 to P62 is N-ch open-drain output (6 V tolerance).

The following operation modes can be specified in 1-bit units.

- (1) Port mode  
P60 to P62 function as an I/O port.
- (2) Control mode  
P60 to P62 function as chip select input.
  - (a)  $\overline{\text{SSI00}}$   
This is a chip select input pin of serial interface CSI00.

### 2.2.8 P70 (port 7)

P70 function as an I/O port.

Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 7 (PU7).

The following operation modes can be specified in 1-bit units.

- (1) Port mode  
P70 function as an I/O port. P70 can be set to input or output port in 1-bit units using port mode register 7 (PM7).

### 2.2.9 P120 to P122 (port 12)

P120 functions as an I/O port and P121, P122 function as an input port. These pins also function as A/D converter analog input, connecting resonator for main system clock, and external clock input for main system clock.

Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

Input to the P120 pin can be specified as analog input or digital I/O in 1-bit units, using port mode control register 12 (PMC12).

The following operation modes can be specified in 1-bit units.

(1) Port mode

P120 functions as a 1-bit I/O port. P120 can be set to input or output port using port mode register 12 (PM12).

P121 and P122 function as an input port.

(2) Control mode

P120 to P122 function as A/D converter analog input, connecting resonator for main system clock, and external clock input for main system clock.

(a) ANI19

This is an analog input pin of A/D converter.

When using this pin as analog input pin, see **12.10 (5) Analog input (ANIn) pins**.

(b) X1, X2

These are the pins for connecting a resonator for main system clock.

(c) EXCLK

This is an external clock input pin for main system clock.

### 2.2.10 P137 (port 13)

P137 functions as a 1-bit input-only port. P137 pin also functions as external interrupt request input.

(1) Port mode

P137 functions as a 1-bit input-only port.

(2) Control mode

P137 functions as external interrupt request input.

(a) INTPO

This is an external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

### 2.2.11 P147 (port 14)

P147 function as an I/O port. These pins also function as A/D converter analog input.

Use of an on-chip pull-up resistor can be specified by pull-up resistor option register 14 (PU14).

Input to the P147 pin can be specified as analog input or digital I/O in 1-bit units, using port mode control register 14 (PMC14).

The following operation modes can be specified in 1-bit units.

(1) Port mode

P147 function as an I/O port. P147 can be set to input or output port in 1-bit units using port mode register 14 (PM14).

(2) Control mode

P147 function as A/D converter analog input.

(a) ANI18

This is an analog input pin of A/D converter.

When using this pin as analog input pin, see **12.10 (5) Analog input (ANIn) pins**.

### 2.2.12 VDD, VSS

(1) VDD

VDD is the positive power supply pin.

(2) VSS

VSS is the ground potential pin.

**Remark** Use bypass capacitors (about 0.1 μF) as noise and latch up countermeasures with relatively thick wires at the shortest distance to VDD to VSS lines.

### 2.2.13 $\overline{\text{RESET}}$

This is the active-low system reset input pin.


When the external reset pin is not used, connect this pin directly or via a resistor to VDD.

When the external reset pin is used, design the circuit based on VDD.

### 2.2.14 REGC

This is the pin for connecting regulator output stabilization capacitance for internal operation. Connect this pin to VSS via a capacitor (0.47 to 1 μF).

Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.



**Caution** Keep the wiring length as short as possible for the broken-line part in the above figure.

### 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2 - 3 shows the types of pin I/O circuits and the recommended connections of unused pins.

**Table 2 - 3 Connection of Unused Pins (32-pin products)**

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/ANI17/TI00/TxD1/ (TRJ00)	8-R	I/O	Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.
P01/ANI16/TO00/RxD1/ TRJIO0	5-AN		
P10/TRDIOD1	5-AN		
P11/TRDIOC1	8-R		
P12/TRDIOB1	8-R		
P13/TRDIOA1	8-R		
P14/TRDIOD0	5-AN		
P15/PCLBUZ1/TRDIOB0			
P16/TI01/TO01/INTP5/ TRDIOC0/(RxD0)			
P17/TI02/TO02/TRDIOA0/T RDCLK0/(TxD0)			
P20/ANI0/AVREFF	11-T		
P21/ANI1/AVREFM			
P22/ANI2	11-G		
P23/ANI3			
P30/INTP3/SCK00/SCL00/ TRJ00	5-AN		
P31/TI03/TO03/INTP4/ PCLBUZ0/(TRJIO0)			
P40/TOOL0	8-R		
P50/INTP1/SI00/RxD0/ TOOLRxD/SDA00/(TRJ00)	5-AN		
P51/INTP2/SO00/TxD0/ TOOLTxD	8-R		
P60	13-R	Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Set the port's output latch to 0 and leave the pins open, or set the port's output latch to 1 and independently connect the pins to V <sub>DD</sub> or V <sub>SS</sub> via resistor.	
P61			
P62/SSI00			
P70	8-R	Input: Independently connect to V <sub>DD</sub> via a resistor, or leave open. Output: Leave open.	
P120/ANI19	11-U	Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.	
P121/X1	37-C	Input	Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P122/X2/EXCLK			
P137/INTP0	2		Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P147/ANI18	11-U	I/O	Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.
RESET	2	Input	Connect to V <sub>DD</sub> directly or via a resistor.
REGC	—	—	Connect to V <sub>SS</sub> via a capacitor (0.47 to 1 μF: target).

Figure 2 - 1 Pin I/O Circuit List (1/2)





Figure 2 - 2 Pin I/O Circuit List (2/2)




## CHAPTER 3 CPU ARCHITECTURE

### 3.1 Memory Space

Products in the μPD79F7027, μPD79F7028 can access a 1 MB address space. Figures 3 - 1 and 3 - 2 show the memory maps.


Figure 3 - 1 Memory Map (μPD79F7027MC, μPD79F7027GA)



- Note 1.** Use of the area FFE20H to FFEDFH is prohibited when using the self-programming function, because this area is used for self-programming library.
- Note 2.** Instructions can be executed from the RAM area excluding the general-purpose register area.
- Note 3.** When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.  
When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
- Note 4.** Writing boot cluster 0 can be prohibited depending on the setting of security (see **23.5 Security Settings**).

**Caution** When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the used RAM area + 10 bytes.


Figure 3 - 2 Memory Map (μPD79F7028MC, μPD79F7028GA)



- Note 1.** Use of the area FFE20H to FFEDFH is prohibited when using the self-programming function, because this area is used for self-programming library.
- Note 2.** Instructions can be executed from the RAM area excluding the general-purpose register area.
- Note 3.** When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.  
When boot swap is used: Set the option bytes to 000C0H to 000C3H and 010C0H to 010C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 010C4H to 010CDH.
- Note 4.** Writing boot cluster 0 can be prohibited depending on the setting of security (see 23.5 Security Settings).

**Caution** When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the used RAM area + 10 bytes.

**Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3 - 1 Correspondence Between Address Values and Block Numbers in Flash Memory.**



(μPD79F7028)

Correspondence between the address values and block numbers in the flash memory are shown below.

**Table 3 - 1 Correspondence Between Address Values and Block Numbers in Flash Memory**

Address Value	Block Number	Address Value	Block Number
00000H to 003FFH	00H	04000H to 043FFH	10H
00400H to 007FFH	01H	04400H to 047FFH	11H
00800H to 00BFFH	02H	04800H to 04BFFH	12H
00C00H to 00FFFH	03H	04C00H to 04FFFH	13H
01000H to 013FFH	04H	05000H to 053FFH	14H
01400H to 017FFH	05H	05400H to 057FFH	15H
01800H to 01BFFH	06H	05800H to 05BFFH	16H
01C00H to 01FFFH	07H	05C00H to 05FFFH	17H
02000H to 023FFH	08H	06000H to 063FFH	18H
02400H to 027FFH	09H	06400H to 067FFH	19H
02800H to 02BFFH	0AH	06800H to 06BFFH	1AH
02C00H to 02FFFH	0BH	06C00H to 06FFFH	1BH
03000H to 033FFH	0CH	07000H to 073FFH	1CH
03400H to 037FFH	0DH	07400H to 077FFH	1DH
03800H to 03BFFH	0EH	07800H to 07BFFH	1EH
03C00H to 03FFFH	0FH	07C00H to 07FFFH	1FH

### 3.1.1 Internal program memory space

The internal program memory space stores the program and table data.

The μPD79F7027, μPD79F7028 products incorporate internal ROM (flash memory), as shown below.

**Table 3 - 2 Internal ROM Capacity**

Part Number	Internal ROM	
	Structure	Capacity
μPD79F7027	Flash memory	16384 × 8 bits (00000H to 03FFFH)
μPD79F7028		32768 × 8 bits (00000H to 07FFFH)

The internal program memory space is divided into the following areas.

(1) Vector table area

The 128-byte area 00000H to 0007FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area. Furthermore, the interrupt jump address is a 64 K address of 00000H to 0FFFFH, because the vector code is assumed to be 2 bytes.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

To use the boot swap function, set a vector table also at 01000H to 0107FH.

**Table 3 - 3 Vector Table**

Vector Table Address	Interrupt Source	32-pin	30-pin
0000H	RESET, POR, LVD, WDT, TRAP, IAW, RPE	√	√
0004H	INTWDTI	√	√
0006H	INTLVI	√	√
0008H	INTP0	√	√
000AH	INTP1	√	√
000CH	INTP2	√	√
000EH	INTP3	√	√
0010H	INTP4	√	√
0012H	INTP5	√	√
001EH	INTST0/INTCSI00/INTIIC00	√	√
0020H	INTSR0	√	√
0022H	INTSRE0	√	√
	INTTM01H	√	√
0024H	INTST1	√	√
0026H	INTSR1	√	√
0028H	INTSRE1	√	√
	INTTM03H	√	√
002CH	INTTM00	√	√
002EH	INTTM01	√	√
0030H	INTTM02	√	√
0032H	INTTM03	√	√
0034H	INTAD	√	√
0038H	INTIT	√	√
0040H	INTTRJ0	√	√
0056H	INTTRD0	√	√
0058H	INTTRD1	√	√
0062H	INTFL	√	√
007EH	BRK	√	√

(2) CALLT instruction table area

The 64-byte area 00080H to 000BFH can store the subroutine entry address of a 2-byte call instruction (CALLT). Set the subroutine entry address to a value in a range of 00000H to 0FFFFH (because an address code is 2 bytes).

To use the boot swap function, set a CALLT instruction table also at 01080H to 010BFH.

(3) Option byte area

A 4-byte area of 000C0H to 000C3H can be used as an option byte area. Set the option byte at 010C0H to 010C3H when the boot swap is used. For details, see **CHAPTER 22 OPTION BYTE**.

(4) On-chip debug security ID setting area

A 10-byte area of 000C4H to 000CDH and 010C4H to 010CDH can be used as an on-chip debug security ID setting area. Set the on-chip debug security ID of 10 bytes at 000C4H to 000CDH when the boot swap is not used and at 000C4H to 000CDH and at 010C4H to 010CDH when the boot swap is used. For details, see **CHAPTER 24 ON-CHIP DEBUG FUNCTION**.

### 3.1.2 Mirror area


The μPD79F7027, μPD79F7028 mirrors the code flash area of 00000H to 07FFFH, to F0000H to FFFFFH. By reading data from F0000H to FFFFFH, an instruction that does not have the ES register as an operand can be used, and thus the contents of the code flash can be read with the shorter code. However, the code flash area is not mirrored to the SFR, extended SFR, RAM, and use prohibited areas.

See **3.1 Memory Space** for the mirror area of each product.

The mirror area can only be read and no instruction can be fetched from this area.

The following show examples.

Example μPD79F7028 (Flash memory: 32 KB, RAM: 4 KB)



The PMC register is described below.

- Processor mode control register (PMC)
  - This register sets the flash memory space for mirroring to area from F0000H to FFFFFH.
  - The PMC register can be set by a 1-bit or 8-bit memory manipulation instruction.
  - Reset signal generation sets this register to 00H.

**Figure 3 - 3 Format of Configuration of Processor mode control register (PMC)**

Address: FFFFEH      After reset: 00H      R/W

Symbol	7	6	5	4	3	2	1	<0>
PMC	0	0	0	0	0	0	0	MAA

MAA	Selection of flash memory space for mirroring to area from F0000H to FFFFFH
0	00000H to 07FFFH is mirrored to F0000H to FFFFFH
1	Setting prohibited

**Caution 1.** Be sure to clear bit 0 (MAA) of this register to 0 (default value).  
**Caution 2.** After setting the PMC register, wait for at least one instruction and access the mirror area.

### 3.1.3 Internal data memory space

The μPD79F7027, μPD79F7028 products incorporate the following RAMs.

**Table 3 - 4 Internal RAM Capacity**

Part Number	Internal RAM
μPD79F7027	2560 × 8 bits (FF500H to FFEFFH)
μPD79F7028	4096 × 8 bits (FEF00H to FFEFFH)

The internal RAM can be used as a data area and a program area where instructions are written and executed. Four general-purpose register banks consisting of eight 8-bit registers per bank are assigned to the 32-byte area of FFEE0H to FFEFFH of the internal RAM area. However, instructions cannot be executed by using the general-purpose registers.

The internal RAM is used as a stack memory.

**Caution 1. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.**

**Caution 2. The area FFE20H to FFEDFH of the internal RAM cannot be used as stack memory when using the self-programming function.**

### 3.1.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FFF00H to FFFFFH (see **Tables 3 - 5 to 3 - 7** in **3.2.4 Special function registers (SFRs)**).

**Caution** Do not access addresses to which SFRs are not assigned.

### 3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area

On-chip peripheral hardware special function registers (2nd SFRs) are allocated in the area F0000H to F07FFH (see **Tables 3 - 8 to 3 - 12** in **3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)**).

SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.


**Caution** Do not access addresses to which extended SFRs are not assigned.

### 3.1.6 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the μPD79F7027, μPD79F7028, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of the special function registers (SFR) and general-purpose registers are available for use. Figures 3 - 4 and 3 - 5 show correspondence between data memory and addressing. For details of each addressing, see **3.4 Addressing for Processing Data Addresses**.


Figure 3 - 4 Correspondence Between Data Memory and Addressing (μPD79F7027)



**Note** Use of the area FFE20H to FFEDFH is prohibited when using the self-programming function, because this area is used for self-programming library.

**Caution** When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the used RAM area + 10 bytes.

Figure 3 - 5 Correspondence Between Data Memory and Addressing (μPD79F7028)



**Note** Use of the area FFE20H to FFEDFH is prohibited when using the self-programming function, because this area is used for self-programming library.

**Caution** When executing instructions from the RAM area while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the used RAM area + 10 bytes.

### 3.2 Processor Registers

The μPD79F7027, μPD79F7028 products incorporate the following processor registers.

#### 3.2.1 Control registers

The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

(1) Program counter (PC)

The program counter is a 20-bit register that holds the address information of the next program to be executed.

In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

Reset signal generation sets the reset vector table values at addresses 0000H and 0001H to the program counter.

**Figure 3 - 6 Format of Program Counter**




(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution.

Program status word contents are stored in the stack area upon vectored interrupt request is acknowledged or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions. Reset signal generation sets the PSW register to 06H.

**Figure 3 - 7 Format of Program Status Word**



(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled.

When 1, the IE flag is set to the interrupt enabled (EI) state and interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0, RBS1)

These are 2-bit flags to select one of the four register banks.


In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.

- (d) Auxiliary carry flag (AC)  
If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.
- (e) In-service priority flags (ISP1, ISP0)  
This flag manages the priority of acknowledgeable maskable vectored interrupts. Vectored interrupt requests specified lower than the value of ISP0 and ISP1 flags by the priority specification flag registers (PRn0L, PRn0H, PRn1L, PRn1H, PRn2L, PRn2H) (see 15.3 (3)) can not be acknowledged. Actual request acknowledgment is controlled by the interrupt enable flag (IE).

**Remark** n = 0, 1

- (f) Carry flag (CY)  
This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.
- (3) Stack pointer (SP)  
This is a 16-bit register to hold the start address of the memory stack area. Only the internal RAM area can be set as the stack area.

**Figure 3 - 8 Format of Stack Pointer**



The SP is decremented ahead of write (save) to the stack memory and is incremented after read (restored) from the stack memory.


Each stack operation saves data as shown in Figure 3 - 9.

**Caution 1.** Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.

**Caution 2.** It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space as a stack area.

**Caution 3.** The area FFE20H to FFEDFH of the internal RAM cannot be used as stack memory when using the self-programming function.

**Figure 3 - 9 Data to Be Saved to Stack Memory**



### 3.2.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FFEE0H to FFEFFH) of the data memory. The general-purpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).


These registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.


**Caution** It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.

Figure 3 - 10 Configuration of General-Purpose Registers

(a) Function name



(b) Absolute name




### 3.2.3 ES and CS registers

The ES register is used for data access and the CS register is used to specify the higher address when a branch instruction is executed.

The default value of the ES register after reset is 0FH, and that of the CS register is 00H.

Figure 3 - 11 Configuration of ES and CS Registers



### 3.2.4 Special function registers (SFRs)

Unlike a general-purpose register, each SFR has a special function.

SFRs are allocated to the FFF00H to FFFFFH area.

SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation  
Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit).  
This manipulation can also be specified with an address.
- 8-bit manipulation  
Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr).  
This manipulation can also be specified with an address.
- 16-bit manipulation  
Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp).  
When specifying an address, describe an even address.

Tables 3 - 5 to 3 - 7 give lists of the SFRs. The meanings of items in the table are as follows.

- Symbol  
This item indicates the address of a special function register. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.
- R/W  
This item indicates whether the corresponding SFR can be read or written.  
R/W: Read/write enable  
R: Read only  
W: Write only
- Manipulable bit units  
“√” indicates the manipulable bit unit (1, 8, or 16). “—” indicates a bit unit for which manipulation is not possible.
- After reset  
This item indicates each register status upon reset signal generation.

**Caution** Do not access addresses to which SFRs are not assigned.

**Remark** For extended SFRs (2nd SFRs), see **3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)**.

Table 3 - 5 SFR List (1/3)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
FFF00H	Port register 0	P0		R/W	√	√	—	00H
FFF01H	Port register 1	P1		R/W	√	√	—	00H
FFF02H	Port register 2	P2		R/W	√	√	—	00H
FFF03H	Port register 3	P3		R/W	√	√	—	00H
FFF04H	Port register 4	P4		R/W	√	√	—	00H
FFF05H	Port register 5	P5		R/W	√	√	—	00H
FFF06H	Port register 6	P6		R/W	√	√	—	00H
FFF07H	Port register 7	P7		R/W	√	√	—	00H
FFF0CH	Port register 12	P12		R/W	√	√	—	Undefined
FFF0DH	Port register 13	P13		R/W	√	√	—	Undefined
FFF0EH	Port register 14	P14		R/W	√	√	—	00H
FFF10H	Serial data register 00	TXD0/ SIO00	SDR00	R/W	—	√	√	0000H
FFF11H		—			—	—		
FFF12H	Serial data register 01	RXD0/ SIO01	SDR01	R/W	—	√	√	0000H
FFF13H		—			—	—		
FFF18H	Timer data register 00	TDR00		R/W	—	—	√	0000H
FFF19H								
FFF1AH	Timer data register 01	TDR01L	TDR01	R/W	—	√	√	00H
FFF1BH		TDR01H			—	√	00H	
FFF1EH	10-bit A/D conversion result register	ADCR		R	—	—	√	0000H
FFF1FH	8-bit A/D conversion result register	ADCRH		R	—	√	—	00H
FFF20H	Port mode register 0	PM0		R/W	√	√	—	FFH
FFF21H	Port mode register 1	PM1		R/W	√	√	—	FFH
FFF22H	Port mode register 2	PM2		R/W	√	√	—	FFH
FFF23H	Port mode register 3	PM3		R/W	√	√	—	FFH
FFF24H	Port mode register 4	PM4		R/W	√	√	—	FFH
FFF25H	Port mode register 5	PM5		R/W	√	√	—	FFH
FFF26H	Port mode register 6	PM6		R/W	√	√	—	FFH
FFF27H	Port mode register 7	PM7		R/W	√	√	—	FFH
FFF2CH	Port mode register 12	PM12		R/W	√	√	—	FFH
FFF2EH	Port mode register 14	PM14		R/W	√	√	—	FFH
FFF30H	A/D converter mode register 0	ADM0		R/W	√	√	—	00H
FFF31H	Analog input channel specification register	ADS		R/W	√	√	—	00H
FFF32H	A/D converter mode register 1	ADM1		R/W	√	√	—	00H
FFF38H	External interrupt rising edge enable register 0	EGP0		R/W	√	√	—	00H
FFF39H	External interrupt falling edge enable register 0	EGN0		R/W	√	√	—	00H

**Table 3 - 6 SFR List (2/3)**

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
FFF44H	Serial data register 02	TXD1/ SIO10	SDR02	R/W	—	√	√	0000H
FFF45H		—			—	—		
FFF46H	Serial data register 03	RXD1/ SIO11	SDR03	R/W	—	√	√	0000H
FFF47H		—			—	—		
FFF58H	Timer RD general register C0	TRDGRC0		R/W	—	—	√	FFFFH Note
FFF59H					—	—	—	
FFF5AH	Timer RD general register D0	TRDGRD0		R/W	—	—	√	FFFFH Note
FFF5BH					—	—	—	
FFF5CH	Timer RD general register C1	TRDGRC1		R/W	—	—	√	FFFFH Note
FFF5DH					—	—	—	
FFF5EH	Timer RD general register D1	TRDGRD1		R/W	—	—	√	FFFFH Note
FFF5FH					—	—	—	
FFF64H	Timer data register 02	TDR02		R/W	—	—	√	0000H
FFF65H					—	—	—	
FFF66H	Timer data register 03	TDR03L	TDR03	R/W	—	√	√	00H
FFF67H		TDR03H			—	√	—	
FFF90H	12-bit interval timer control register	ITMC		R/W	—	—	√	0FFFH
FFF91H					—	—	—	
FFFA0H	Clock operation mode control register	CMC		R/W	—	√	—	00H
FFFA1H	Clock operation status control register	CSC		R/W	√	√	—	C0H
FFFA2H	Oscillation stabilization time counter status register	OSTC		R	√	√	—	00H
FFFA3H	Oscillation stabilization time select register	OSTS		R/W	—	√	—	07H
FFFA4H	System clock control register	CKC		R/W	√	√	—	00H
FFFA5H	Clock output select register 0	CKS0		R/W	√	√	—	00H
FFFA6H	Clock output select register 1	CKS1		R/W	√	√	—	00H

**Note** The timer RD SFRs are undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Table 3 - 7 SFR List (3/3)**

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
FFFA8H	Reset control flag register	RESF		R	—	√	—	Undefined Note 1
FFFA9H	Voltage detection register	LVIM		R/W	√	√	—	00H Note 2
FFFAAH	Voltage detection level register	LVIS		R/W	√	√	—	00H/01H/81H Note 3
FFFABH	Watchdog timer enable register	WDTE		R/W	—	√	—	9AH/1AH Note 4
FFFACH	CRC input register	CRCIN		R/W	—	√	—	00H
FFFD1H	Interrupt request flag register 2H	IF2H	IF2	R/W	√	√	√	00H
FFFD5H	Interrupt mask flag register 2H	MK2H	MK2	R/W	√	√	√	FFH
FFFD9H	Priority specification flag register 02H	PR02H	PR02	R/W	√	√	√	FFH
FFFDDH	Priority specification flag register 12H	PR12H	PR12	R/W	√	√	√	FFH
FFFE0H	Interrupt request flag register 0L	IF0L	IF0	R/W	√	√	√	00H
FFFE1H	Interrupt request flag register 0H	IF0H		R/W	√	√		00H
FFFE2H	Interrupt request flag register 1L	IF1L	IF1	R/W	√	√	√	00H
FFFE3H	Interrupt request flag register 1H	IF1H		R/W	√	√		00H
FFFE4H	Interrupt mask flag register 0L	MK0L	MK0	R/W	√	√	√	FFH
FFFE5H	Interrupt mask flag register 0H	MK0H		R/W	√	√		FFH
FFFE6H	Interrupt mask flag register 1L	MK1L	MK1	R/W	√	√	√	FFH
FFFE7H	Interrupt mask flag register 1H	MK1H		R/W	√	√		FFH
FFFE8H	Priority specification flag register 00L	PR00L	PR00	R/W	√	√	√	FFH
FFFE9H	Priority specification flag register 00H	PR00H		R/W	√	√		FFH
FFFEAH	Priority specification flag register 01L	PR01L	PR01	R/W	√	√	√	FFH
FFFEBH	Priority specification flag register 01H	PR01H		R/W	√	√		FFH
FFFECH	Priority specification flag register 10L	PR10L	PR10	R/W	√	√	√	FFH
FF FEDH	Priority specification flag register 10H	PR10H		R/W	√	√		FFH
FF FEEH	Priority specification flag register 11L	PR11L	PR11	R/W	√	√	√	FFH
FF FEFH	Priority specification flag register 11H	PR11H		R/W	√	√		FFH
FFFF0H	Multiply and accumulation register (L)	MACRL		R/W	—	—	√	0000H
FFFF1H								
FFFF2H	Multiply and accumulation register (H)	MACRH		R/W	—	—	√	0000H
FFFF3H								
FFFFEH	Processor mode control register	PMC		R/W	√	√	—	00H

- Note 1.** The reset value of the RESF register varies depending on the reset source.
- Note 2.** The reset value of the LVIM register varies depending on the reset source.
- Note 3.** The reset value of the LVIS register varies depending on the reset source and the setting of the option byte.
- Note 4.** The reset value of the WDTE register is determined by the setting of the option byte.

**Remark** For extended SFRs (2<sup>nd</sup> SFRs), see **Tables 3 - 8 to 3 - 12 Extended SFR (2<sup>nd</sup> SFR) List**.

### 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)

Unlike a general-purpose register, each extended SFR (2<sup>nd</sup> SFR) has a special function.

Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (!addr16.bit). This manipulation can also be specified with an address.

- 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.

- 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (!addr16). When specifying an address, describe an even address.

Tables 3 - 8 to 3 - 12 give lists of the extended SFRs. The meanings of items in the table are as follows.

- Symbol

This item indicates the address of an extended SFR. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

- R/W

This item indicates whether the corresponding extended SFR can be read or written.

R/W:Read/write enable

R:Read only

W:Write only

- Manipulable bit units

“√” indicates the manipulable bit unit (1, 8, or 16). “—” indicates a bit unit for which manipulation is not possible.

- After reset

This item indicates each register status upon reset signal generation.

**Caution** Do not access addresses to which extended SFRs are not assigned.

**Remark** For SFRs in the SFR area, see 3.2.4 Special function registers (SFRs).

**Table 3 - 8 Extended SFR (2<sup>nd</sup> SFR) List (1/5)**

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F0010H	A/D converter mode register 2	ADM2	R/W	√	√	—	00H
F0011H	Conversion result comparison upper limit setting register	ADUL	R/W	—	√	—	FFH
F0012H	Conversion result comparison lower limit setting register	ADLL	R/W	—	√	—	00H
F0013H	A/D test register	ADTES	R/W	—	√	—	00H
F0030H	Pull-up resistor option register 0	PU0	R/W	√	√	—	00H
F0031H	Pull-up resistor option register 1	PU1	R/W	√	√	—	00H
F0033H	Pull-up resistor option register 3	PU3	R/W	√	√	—	00H
F0034H	Pull-up resistor option register 4	PU4	R/W	√	√	—	01H
F0035H	Pull-up resistor option register 5	PU5	R/W	√	√	—	00H
F0037H	Pull-up resistor option register 7	PU7	R/W	√	√	—	00H
F003CH	Pull-up resistor option register 12	PU12	R/W	√	√	—	00H
F003EH	Pull-up resistor option register 14	PU14	R/W	√	√	—	00H
F0040H	Port input mode register 0	PIM0	R/W	√	√	—	00H
F0041H	Port input mode register 1	PIM1	R/W	√	√	—	00H
F0043H	Port input mode register 3	PIM3	R/W	√	√	—	00H
F0045H	Port input mode register 5	PIM5	R/W	√	√	—	00H
F0050H	Port output mode register 0	POM0	R/W	√	√	—	00H
F0051H	Port output mode register 1	POM1	R/W	√	√	—	00H
F0053H	Port output mode register 3	POM3	R/W	√	√	—	00H
F0055H	Port output mode register 5	POM5	R/W	√	√	—	00H
F0060H	Port mode control register 0	PMC0	R/W	√	√	—	FFH
F006CH	Port mode control register 12	PMC12	R/W	√	√	—	FFH
F006EH	Port mode control register 14	PMC14	R/W	√	√	—	FFH
F0070H	Noise filter enable register 0	NFEN0	R/W	√	√	—	00H
F0071H	Noise filter enable register 1	NFEN1	R/W	√	√	—	00H
F0073H	Input switch control register	ISC	R/W	√	√	—	00H
F0074H	Timer input select register 0	TIS0	R/W	—	√	—	00H
F0076H	A/D port configuration register	ADPC	R/W	—	√	—	00H
F0077H	Peripheral I/O redirection register 0	PIOR0	R/W	—	√	—	00H
F0078H	Invalid memory access detection control register	IAWCTL	R/W	—	√	—	00H
F0079H	Peripheral I/O redirection register 1	PIOR1	R/W	—	√	—	00H
F007AH	Peripheral enable register 1	PER1	R/W	√	√	—	00H
F007BH	Port mode select register	PMS	R/W	√	√	—	00H
F00A0H	High-speed on-chip oscillator trimming register	HIOTRM	R/W	—	√	—	Note
F00A8H	High-speed on-chip oscillator frequency select register	HOCODIV	R/W	—	√	—	Undefined

**Note** The reset value differs for each chip.

**Table 3 - 9 Extended SFR (2<sup>nd</sup> SFR) List (2/5)**

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
F00F0H	Peripheral enable register 0	PER0		R/W	√	√	—	00H
F00F3H	Operation speed mode control register	OSMC		R/W	—	√	—	00H
F00F5H	RAM parity error control register	RPECTL		R/W	√	√	—	00H
F00FEH	BCD correction result register	BCDADJ		R	—	√	—	Undefined
F0100H	Serial status register 00	SSR00L	SSR00	R	—	√	√	0000H
F0101H		—			—	—		
F0102H	Serial status register 01	SSR01L	SSR01	R	—	√	√	0000H
F0103H		—			—	—		
F0104H	Serial status register 02	SSR02L	SSR02	R	—	√	√	0000H
F0105H		—			—	—		
F0106H	Serial status register 03	SSR03L	SSR03	R	—	√	√	0000H
F0107H		—			—	—		
F0108H	Serial flag clear trigger register 00	SIR00L	SIR00	R/W	—	√	√	0000H
F0109H		—			—	—		
F010AH	Serial flag clear trigger register 01	SIR01L	SIR01	R/W	—	√	√	0000H
F010BH		—			—	—		
F010CH	Serial flag clear trigger register 02	SIR02L	SIR02	R/W	—	√	√	0000H
F010DH		—			—	—		
F010EH	Serial flag clear trigger register 03	SIR03L	SIR03	R/W	—	√	√	0000H
F010FH		—			—	—		
F0110H	Serial mode register 00	SMR00		R/W	—	—	√	0020H
F0111H					—	—	—	
F0112H	Serial mode register 01	SMR01		R/W	—	—	√	0020H
F0113H					—	—	—	
F0114H	Serial mode register 02	SMR02		R/W	—	—	√	0020H
F0115H					—	—	—	
F0116H	Serial mode register 03	SMR03		R/W	—	—	√	0020H
F0117H					—	—	—	
F0118H	Serial communication operation setting register 00	SCR00		R/W	—	—	√	0087H
F0119H					—	—	—	
F011AH	Serial communication operation setting register 01	SCR01		R/W	—	—	√	0087H
F011BH					—	—	—	
F011CH	Serial communication operation setting register 02	SCR02		R/W	—	—	√	0087H
F011DH					—	—	—	
F011EH	Serial communication operation setting register 03	SCR03		R/W	—	—	√	0087H
F011FH					—	—	—	

**Note** This value varies depending on the products.

**Table 3 - 10 Extended SFR (2<sup>nd</sup> SFR) List (3/5)**

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
F0120H	Serial channel enable status register 0	SE0L	SE0	R	√	√	√	0000H
F0121H		—			—	—		
F0122H	Serial channel start register 0	SS0L	SS0	R/W	√	√	√	0000H
F0123H		—			—	—		
F0124H	Serial channel stop register 0	ST0L	ST0	R/W	√	√	√	0000H
F0125H		—			—	—		
F0126H	Serial clock select register 0	SPS0L	SPS0	R/W	—	√	√	0000H
F0127H		—			—	—		
F0128H	Serial output register 0	SO0		R/W	—	—	√	0F0FH
F0129H								
F012AH	Serial output enable register 0	SOE0L	SOE0	R/W	√	√	√	0000H
F012BH		—			—	—		
F0134H	Serial output level register 0	SOL0L	SOL0	R/W	—	√	√	0000H
F0135H		—			—	—		
F0138H	Serial standby control register 0	SSC0L	SSC0	R/W	—	√	√	0000H
		—			—	—		
F0180H	Timer counter register 00	TCR00		R	—	—	√	FFFFH
F0181H								
F0182H	Timer counter register 01	TCR01		R	—	—	√	FFFFH
F0183H								
F0184H	Timer counter register 02	TCR02		R	—	—	√	FFFFH
F0185H								
F0186H	Timer counter register 03	TCR03		R	—	—	√	FFFFH
F0187H								
F0190H	Timer mode register 00	TMR00		R/W	—	—	√	0000H
F0191H								
F0192H	Timer mode register 01	TMR01		R/W	—	—	√	0000H
F0193H								
F0194H	Timer mode register 02	TMR02		R/W	—	—	√	0000H
F0195H								
F0196H	Timer mode register 03	TMR03		R/W	—	—	√	0000H
F0197H								
F01A0H	Timer status register 00	TSR00L	TSR00	R	—	√	√	0000H
F01A1H		—			—	—		
F01A2H	Timer status register 01	TSR01L	TSR01	R	—	√	√	0000H
F01A3H		—			—	—		
F01A4H	Timer status register 02	TSR02L	TSR02	R	—	√	√	0000H
F01A5H		—			—	—		
F01A6H	Timer status register 03	TSR03L	TSR03	R	—	√	√	0000H
F01A7H		—			—	—		

**Table 3 - 11 Extended SFR (2<sup>nd</sup> SFR) List (4/5)**

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
F01B0H	Timer channel enable status register 0	TE0L	TE0	R	√	√	√	0000H
F01B1H		—	—		—	—		
F01B2H	Timer channel start register 0	TS0L	TS0	R/W	√	√	√	0000H
F01B3H		—	—		—	—		
F01B4H	Timer channel stop register 0	TT0L	TT0	R/W	√	√	√	0000H
F01B5H		—	—		—	—		
F01B6H	Timer clock select register 0	TPS0		R/W	—	—	√	0000H
F01B7H		—	—		—	—		
F01B8H	Timer output register 0	TO0L	TO0	R/W	—	√	√	0000H
F01B9H		—	—		—	—		
F01BAH	Timer output enable register 0	TOE0L	TOE0	R/W	√	√	√	0000H
F01BBH		—	—		—	—		
F01BCH	Timer output level register 0	TOL0L	TOL0	R/W	—	√	√	0000H
F01BDH		—	—		—	—		
F01BEH	Timer output mode register 0	TOM0L	TOM0	R/W	—	√	√	0000H
F01BFH		—	—		—	—		
F0240H	Timer RJ control register 0	TRJCR0		R/W	—	√	—	00H
F0241H	Timer RJ I/O control register 0	TRJIOC0		R/W	√	√	—	00H
F0242H	Timer RJ mode register 0	TRJMR0		R/W	√	√	—	00H
F0243H	Timer RJ event pin select register 0	TRJISR0		R/W	√	√	—	00H
F0260H	Timer RD ELC register	TRDEL		R/W	√	√	—	00H Note
F0263H	Timer RD start register	TRDSTR		R/W	—	√	—	0CH Note
F0264H	Timer RD mode register	TRDMR		R/W	√	√	—	00H Note
F0265H	Timer RD PWM function select register	TRDPMR		R/W	√	√	—	00H Note
F0266H	Timer RD function control register	TRDFCR		R/W	√	√	—	80H Note
F0267H	Timer RD output master enable register 1	TRDOER1		R/W	√	√	—	FFH Note
F0268H	Timer RD output master enable register 2	TRDOER2		R/W	√	√	—	00H Note
F0269H	Timer RD output control register	TRDOCR		R/W	√	√	—	00H Note
F026AH	Timer RD digital filter function select register 0	TRDDF0		R/W	√	√	—	00H Note
F026BH	Timer RD digital filter function select register 1	TRDDF1		R/W	√	√	—	00H Note
F0270H	Timer RD control register 0	TRDCR0		R/W	√	√	—	00H Note
F0271H	Timer RD I/O control register A0	TRDIORA0		R/W	√	√	—	00H Note
F0272H	Timer RD I/O control register C0	TRDIORC0		R/W	√	√	—	88H Note
F0273H	Timer RD status register 0	TRDSR0		R/W	√	√	—	00H Note
F0274H	Timer RD interrupt enable register 0	TRDIER0		R/W	√	√	—	00H Note
F0275H	Timer RD PWM function output level control register 0	TRDPOCR0		R/W	√	√	—	00H Note
F0276H	Timer RD counter 0	TRD0		R/W	—	—	√	0000H Note
F0277H		—	—		—	—		

**Note** The timer RD SFRs are undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Table 3 - 12 Extended SFR (2<sup>nd</sup> SFR) List (5/5)**

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F0278H	Timer RD general register A0	TRDGRA0	R/W	—	—	√	FFFFH Note
F0279H							
F027AH	Timer RD general register B0	TRDGRB0	R/W	—	—	√	FFFFH Note
F027BH							
F0280H	Timer RD control register 1	TRDCR1	R/W	√	√	—	00H Note
F0281H	Timer RD I/O control register A1	TRDIORA1	R/W	√	√	—	00H Note
F0282H	Timer RD I/O control register C1	TRDIORC1	R/W	√	√	—	88H Note
F0283H	Timer RD status register 1	TRDSR1	R/W	√	√	—	00H Note
F0284H	Timer RD interrupt enable register 1	TRDIER1	R/W	√	√	—	00H Note
F0285H	Timer RD PWM function output level control register 1	TRDPOCR1	R/W	√	√	—	00H Note
F0286H	Timer RD counter 1	TRD1	R/W	—	—	√	0000H Note
F0287H							
F0288H	Timer RD general register A1	TRDGRA1	R/W	—	—	√	FFFFH Note
F0289H							
F028AH	Timer RD general register B1	TRDGRB1	R/W	—	—	√	FFFFH Note
F028BH							
F02F0H	Flash memory CRC control register	CRC0CTL	R/W	√	√	—	00H
F02F2H	Flash memory CRC operation result register	PGCRCL	R/W	—	—	√	0000H
F02FAH	CRC data register	CRCD	R/W	—	—	√	0000H
F0300H	Event output destination select register 00	ELSELR00	R/W	√	√	—	00H
F0301H	Event output destination select register 01	ELSELR01	R/W	√	√	—	00H
F0302H	Event output destination select register 02	ELSELR02	R/W	√	√	—	00H
F0303H	Event output destination select register 03	ELSELR03	R/W	√	√	—	00H
F0304H	Event output destination select register 04	ELSELR04	R/W	√	√	—	00H
F0305H	Event output destination select register 05	ELSELR05	R/W	√	√	—	00H
F0308H	Event output destination select register 08	ELSELR08	R/W	√	√	—	00H
F0309H	Event output destination select register 09	ELSELR09	R/W	√	√	—	00H
F030AH	Event output destination select register 10	ELSELR10	R/W	√	√	—	00H
F030BH	Event output destination select register 11	ELSELR11	R/W	√	√	—	00H
F030CH	Event output destination select register 12	ELSELR12	R/W	√	√	—	00H
F030DH	Event output destination select register 13	ELSELR13	R/W	√	√	—	00H
F0310H	Event output destination select register 16	ELSELR16	R/W	√	√	—	00H
F0311H	Event output destination select register 17	ELSELR17	R/W	√	√	—	00H
F0312H	Event output destination select register 18	ELSELR18	R/W	√	√	—	00H
F0313H	Event output destination select register 19	ELSELR19	R/W	√	√	—	00H
F0500H	Timer RJ counter register 0	TRJ0	R/W	—	—	√	FFFFH
F0501H							

**Note** The timer RD SFRs are undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Remark** For SFRs in the SFR area, see **Tables 3 - 5 to 3 - 7 SFR List**.


### 3.3 Instruction Address Addressing

#### 3.3.1 Relative addressing

[Function]

Relative addressing stores in the program counter (PC) the result of adding a displacement value included in the instruction word (signed complement data: -128 to +127 or -32768 to +32767) to the program counter (PC)'s value (the start address of the next instruction), and specifies the program address to be used as the branch destination. Relative addressing is applied only to branch instructions.

Figure 3 - 12 Outline of Relative Addressing



#### 3.3.2 Immediate addressing

[Function]

Immediate addressing stores immediate data of the instruction word in the program counter, and specifies the program address to be used as the branch destination.

For immediate addressing, CALL !!addr20 or BR !!addr20 is used to specify 20-bit addresses and CALL !addr16 or BR !addr16 is used to specify 16-bit addresses. 0000 is set to the higher 4 bits when specifying 16-bit addresses.

Figure 3 - 13 Example of CALL !!addr20/BR !!addr20





Figure 3 - 14 Example of CALL !addr16/BR !addr16




### 3.3.3 Table indirect addressing

[Function]

Table indirect addressing specifies a table address in the CALLT table area (0080H to 00BFH) with the 5-bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16-bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the RL78 microcontrollers, branching is enabled only to the 64 KB space from 00000H to 0FFFFH.

Figure 3 - 15 Outline of Table Indirect Addressing




### 3.3.4 Register direct addressing

[Function]

Register direct addressing stores in the program counter (PC) the contents of a general-purpose register pair (AX/BC/DE/HL) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register direct addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.

Figure 3 - 16 Outline of Register Direct Addressing



### 3.4 Addressing for Processing Data Addresses

#### 3.4.1 Implied addressing

[Function]


Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

[Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

Implied addressing can be applied only to MULU X.

Figure 3 - 17 Outline of Implied Addressing



#### 3.4.2 Register addressing


[Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL

Figure 3 - 18 Outline of Register Addressing



### 3.4.3 Direct addressing

[Function]

Direct addressing uses immediate data in the instruction word as an operand address to directly specify the target address.

[Operand format]

Identifier	Description
ADDR16	Label or 16-bit immediate data (only the space from F0000H to FFFFFH is specifiable)
ES: ADDR16	Label or 16-bit immediate data (higher 4-bit addresses are specified by the ES register)

Figure 3 - 19 Example of ADDR16





Figure 3 - 20 Example of ES:ADDR16



### 3.4.4 Short direct addressing


[Function]

Short direct addressing directly specifies the target addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFE20H to FFF1FH.

[Operand format]

Identifier	Description
SADDR	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (only the space from FFE20H to FFF1FH is specifiable)
SADDRP	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (even address only) (only the space from FFE20H to FFF1FH is specifiable)

Figure 3 - 21 Outline of Short Direct Addressing



**Remark** SADDR and SADDRP are used to describe the values of addresses FE20H to FF1FH with 16-bit immediate data (higher 4 bits of actual address are omitted), and the values of addresses FFE20H to FFF1FH with 20-bit immediate data. Regardless of whether SADDR or SADDRP is used, addresses within the space from FFE20H to FFF1FH are specified for the memory.

### 3.4.5 SFR addressing


[Function]

SFR addressing directly specifies the target SFR addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFF00H to FFFFFH.

[Operand format]

Identifier	Description
SFR	SFR name
SFRP	16-bit-manipulatable SFR name (even address only)

Figure 3 - 22 Outline of SFR Addressing



### 3.4.6 Register indirect addressing

[Function]

Register indirect addressing directly specifies the target addresses using the contents of the register pair specified with the instruction word as an operand address.

[Operand format]

Identifier	Description
—	[DE], [HL] (only the space from F0000H to FFFFFH is specifiable)
—	ES:[DE], ES:[HL] (higher 4-bit addresses are specified by the ES register)

Figure 3 - 23 Example of [DE], [HL]





Figure 3 - 24 Example of ES:[DE], ES:[HL]



### 3.4.7 Based addressing

[Function]

Based addressing uses the contents of a register pair specified with the instruction word as a base address, and 8-bit immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
—	[HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specifiable)
—	word[B], word[C] (only the space from F0000H to FFFFFH is specifiable)
—	word[BC] (only the space from F0000H to FFFFFH is specifiable)
—	ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register)
—	ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)
—	ES:word[BC] (higher 4-bit addresses are specified by the ES register)

Figure 3 - 25 Example of [SP+byte]




Figure 3 - 26 Example of [HL + byte], [DE + byte]




Figure 3 - 27 Example of word[B], word[C]




Figure 3 - 28 Example of word[BC]




Figure 3 - 29 Example of ES:[HL + byte], ES:[DE + byte]




Figure 3 - 30 Example of ES:word[B], ES:word[C]





Figure 3 - 31 Example of ES:word[BC]



### 3.4.8 Based indexed addressing

[Function]

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base address, and the content of the B register or C register similarly specified with the instruction word as offset address. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
—	[HL+B], [HL+C] (only the space from F0000H to FFFFFH is specifiable)
—	ES:[HL+B], ES:[HL+C] (higher 4-bit addresses are specified by the ES register)

Figure 3 - 32 Example of [HL+B], [HL+C]





Figure 3 - 33 Example of ES:[HL+B], ES:[HL+C]



### 3.4.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) contents. This addressing is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request.

Stack addressing is applied only to the internal RAM area.

[Operand format]

Identifier	Description
—	PUSH AX/BC/DE/HL POP AX/BC/DE/HL CALL/CALLT RET BRK RETB (Interrupt request generated) RETI

## CHAPTER 4 PORT FUNCTIONS

### 4.1 Port Functions

Pin I/O buffer power supplies depend on the product. The relationship between these power supplies and the pins is shown below.

**Table 4 - 1 Pin I/O Buffer Power Supplies**

30-pin, 32-pin products

Power Supply	Corresponding Pins
VDD	All pins

The μPD79F7027, μPD79F7028 microcontrollers are provided with digital I/O ports, which enable variety of control operations.

In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.

## 4.2 Port Configuration

Ports include the following hardware.

**Table 4 - 2 Port Configuration**

Item	Configuration
Control registers	Port mode registers (PM0-PM7, PM12, PM14) Port registers (P0-P7, P12-P14) Pull-up resistor option registers (PU0, PU1, PU3-PU5, PU7, PU12, PU14) Port input mode registers (PIM0, PIM1, PIM3, PIM5) Port output mode registers (POM0, POM1, POM3, POM5) Port mode control registers (PMC0, PMC12, PMC14) A/D port configuration register (ADPC) Peripheral I/O redirection registers (PIOR0, PIOR1)
Port	<ul style="list-style-type: none"> <li>• 30-pin products Total: 26 (CMOS I/O: 21, CMOS input: 3, N-ch open-drain I/O: 2)</li> <li>• 32-pin products Total: 28 (CMOS I/O: 22, CMOS input: 3, N-ch open-drain I/O: 3)</li> </ul>
Pull-up resistor	<ul style="list-style-type: none"> <li>• 30-pin products      Total: 17</li> <li>• 32-pin products      Total: 18</li> </ul>

**Caution** Most of the following descriptions in this chapter use the 32-pin products with the 00H setting in peripheral I/O redirection register 0, 1 (PIOR0, 1) as an example.

### 4.2.1 Port 0

Port 0 is an I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units using port mode register 0 (PM0). When the P00 and P01 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 0 (PU0).

Input to the P01 pin can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 0 (PIM0).

Output from the P00 pin can be specified as N-ch open-drain output (V<sub>DD</sub> tolerance) in 1-bit units using port output mode register 0 (POM0).

Input to the P00 and P01 pins can be specified as analog input or digital input in 1-bit units, using port mode control register 0 (PMC0).

This port can also be used for timer I/O, A/D converter analog input, and serial interface data I/O.

When reset signal is generated, the following configuration will be set.

- Analog input

**Table 4 - 3 Settings of Registers When Using Port 0**

Pin Name		PM0 <sub>x</sub>	PIM0 <sub>x</sub>	POM0 <sub>x</sub>	PMC0 <sub>x</sub>	Alternate Function Setting	Remark
Name	I/O						
P00	Input	1	—	×	0	×	
	Output	0	—	0	0	TxD1 output = 1 Note 1	CMOS output
		0		1	0		N-ch O.D. output
P01	Input	1	0	—	0	×	CMOS input
		1	1		0	×	TTL input
	Output	0	×	—	0	TO00 output = 0 Note 2 TRJIO0 output = 1 Note 3	

**Note 1.** To use a pin multiplexed with the serial array unit function as a general-purpose port, set the SOM<sub>n</sub> bit in serial output register m (SOM), the SOE<sub>m</sub> bit in serial output enable register m (SOE<sub>m</sub>), and the SE<sub>m</sub> bit in serial channel enable status register m (SE<sub>m</sub>) for the corresponding unit channel to the default value. (m = 02)


**Note 2.** To use a pin multiplexed with the timer output function of the timer array unit as a general-purpose port, set the TOM<sub>n</sub> bit in timer output register m (TOM) and the TOE<sub>m</sub> bit in timer output enable register m (TOE<sub>m</sub>) for the corresponding unit channel to the default status. (m = 0, n = 0)

**Note 3.** To use a pin multiplexed with the timer I/O function of timer RJ as a general-purpose port, set bits TMOD2 to TMOD0 in timer RJ mode register 0 (TRJMR0) to the default value or a value other than 001B.

**Remark** ×: don't care  
 PM0<sub>x</sub>: Port mode register 0  
 PIM0<sub>x</sub>: Port input mode register 0  
 POM0<sub>x</sub>: Port output mode register 0  
 PMC0<sub>x</sub>: Port mode control register 0


For example, Figures 4 - 1 and 4 - 2 show block diagrams of port 0 for 32-pin products when PIOR0 = 00H, PIOR1 = 00H.

Figure 4 - 1 Block Diagram of P00



- P0: Port register 0
- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- POM0: Port output mode register 0
- PMC0: Port mode control register 0
- PMS: Port mode select register
- RD: Read signal
- WRxx: Write signal

Figure 4 - 2 Block Diagram of P01



- P0: Port register 0
- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- PIM0: Port input mode register 0
- PMC0: Port mode control register 0
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

### 4.2.2 Port 1

Port 1 is an I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

Input to the P10 and P14 to P17 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 1 (PIM1).

Output from the P10, P11, P13 to P15 and P17 pins can be specified as N-ch open-drain output (VDD tolerance) in 1-bit units using port output mode register 1 (POM1).

This port can also be used for clock I/O, timer I/O, external interrupt request input, clock/buzzer output.

Reset signal generation sets port 1 to input mode.

**Table 4 - 4 Settings of Registers When Using Port 1 (1/2)**

Pin Name		PM1×	PIM1×	POM1×	Alternate Function Setting <sup>Note 5</sup>	Remark
Name	I/O					
P10	Input	1	0	×	×	CMOS input
		1	1	×	×	TTL input
	Output	0	×	0	TRDIOD1 output = 0 <sup>Note 1</sup>	CMOS output
		0	×	1		N-ch O.D. output
P11	Input	1	—	×	×	
	Output	0	—	0	TRDIOC1 output = 0 <sup>Note 1</sup>	CMOS output
		0		1		N-ch O.D. output
P12	Input	1	—	—	×	
	Output	0			TRDIOB1 output = 0 <sup>Note 1</sup>	
P13	Input	1	—	×	×	
	Output	0	—	0	TRDIOA1 output = 0 <sup>Note 1</sup>	CMOS output
		0		1		N-ch O.D. output
P14	Input	1	0	×	×	CMOS input
		1	1	×	×	TTL input
	Output	0	×	0	TRDIOD0 output = 0 <sup>Note 1</sup>	CMOS output
		0	×	1		N-ch O.D. output
P15	Input	1	0	×	×	CMOS input
		1	1	×	×	TTL input
	Output	0	×	0	PCLBUZ1 output = 0 <sup>Note 2</sup>	CMOS output
		0	×	1	TRDIOB0 output = 0 <sup>Note 1</sup>	N-ch O.D. output


**Table 4 - 5 Settings of Registers When Using Port 1 (2/2)**

Pin Name		PM1 <sub>x</sub>	PIM1 <sub>x</sub>	POM1 <sub>x</sub>	Alternate Function Setting <sup>Note 5</sup>	Remark
Name	I/O					
P16	Input	1	0	—	×	CMOS input
		1	1		×	TTL input
	Output	0	×		TO01 output = 0 <sup>Note 3</sup> TRDIOC0 output = 0 <sup>Note 1</sup>	
P17	Input	1	0	×	×	CMOS input
		1	1	×	×	TTL input
	Output	0	×	0	TO02 output = 0 <sup>Note 3</sup> TRDIOA0 output = 0 <sup>Note 1</sup>	CMOS output
		0	×	1	(TxD0 output = 1 <sup>Note 4</sup> )	N-ch O.D. output

- Note 1.** To use a pin multiplexed with the timer RD function as a general-purpose port, set the output control bit in timer RD output master enable register 1 (TRDOER1) for the corresponding TRDIO<sub>ij</sub> pin to the default value. (i = A, B, C, D; j = 0, 1)
- Note 2.** To use a pin multiplexed with the clock/buzzer output function as a general-purpose port, set the PCLOE<sub>i</sub> bit in clock output select register i (CKSi) to the default status. (i = 1)
- Note 3.** To use a pin multiplexed with the timer output function of the timer array unit as a general-purpose port, set the TO<sub>mn</sub> bit in timer output register m (TOM) and the TOE<sub>mn</sub> bit in timer output enable register m (TOEm) for the corresponding unit channel to the default status. (m = 0, n = 1, 2)
- Note 4.** To use a pin multiplexed with the serial array unit function as a general-purpose port when the PIOR01 bit in peripheral I/O redirection register 0 (PIOR0) is 1, set the SO<sub>mn</sub> bit in serial output register m (SOM), the SOE<sub>mn</sub> bit in serial output enable register m (SOEm), and the SE<sub>mn</sub> bit in serial channel enable status register m (SEm) for the corresponding unit channel to the default value. (mn = 00)
- Note 5.** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers 0, 1 (PIOR0, 1).


**Remark**  
 ×: don't care  
 PM1<sub>x</sub>: Port mode register 1  
 PIM1<sub>x</sub>: Port input mode register 1  
 POM1<sub>x</sub>: Port output mode register 1

Figure 4 - 3 Block Diagram of P10




- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- PIM1: Port input mode register 1
- POM1: Port output mode register 1
- PMS: Port mode select register
- RD: Read signal
- WRxx: Write signal

Figure 4 - 4 Block Diagram of P11




- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- POM1: Port output mode register 1
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

Figure 4 - 5 Block Diagram of P12




- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

Figure 4 - 6 Block Diagram of P13




- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- PIM1: Port input mode register 1
- POM1: Port output mode register 1
- PMS: Port mode select register
- RD: Read signal
- WRxx: Write signal

Figure 4 - 7 Block Diagram of P14




- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- PIM1: Port input mode register 1
- POM1: Port output mode register 1
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

Figure 4 - 8 Block Diagram of P15




- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- PIM1: Port input mode register 1
- POM1: Port output mode register 1
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

Figure 4 - 9 Block Diagram of P16



- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- PIM1: Port input mode register 1
- PMS: Port mode select register
- RD: Read signal
- WRxx: Write signal

Figure 4 - 10 Block Diagram of P17



- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- PIM1: Port input mode register 1
- POM1: Port output mode register 1
- PMS: Port mode select register
- RD: Read signal
- WRxx: Write signal

### 4.2.3 Port 2

Port 2 is an I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2).

This port can also be used for A/D converter analog input, and (+side and - side) reference voltage input.

To use P20/ANI0/AVREFP, P21/ANI1/AVREFM, P22/ANI2, P23/ANI3 as digital input pins, set them in the digital I/O mode by using the A/D port configuration register (ADPC) and in the input mode by using the PM2 register. Use these pins starting from the upper bit.

To use P20/ANI0/AVREFP, P21/ANI1/AVREFM, P22/ANI2, P23/ANI3 as digital output pins, set them in the digital I/O mode by using the ADPC register and in the output mode by using the PM2 register.

To use P20/ANI0/AVREFP, P21/ANI1/AVREFM, P22/ANI2, P23/ANI3 as analog I/O pins, set them in the analog I/O mode by using the A/D port configuration register (ADPC) and in the input mode by using the PM2 register. Use these pins starting from the lower bit.

**Table 4 - 6 Settings of Registers When Using Port 2**

Pin Name		PM2 <sub>x</sub>	ADPC	Alternate Function Setting	Remark
Name	I/O				
P2n	Input	1	01 to n+1H	—	To use P2n as a port, use these pins from a higher bit.
	Output	0	01 to n+1H		

**Remark 1.** PM2<sub>x</sub>: Port mode register 2  
 ADPC: A/D port configuration register

**Remark 2.** n = 0 to 3


**Table 4 - 7 Setting Functions of P20/ANI0 to P23/ANI3 Pins**

ADPC Register	PM2 Register	ADS Register	P20/ANI0 to P23/ANI3 Pins
Digital I/O selection	Input mode	—	Digital input
	Output mode	—	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

All P20/ANI0 to P23/ANI3 are set in the analog input mode when the reset signal is generated.

For example, Figures 4 - 11 shows a block diagram of port 2 for 32-pin products.

Figure 4 - 11 Block Diagram of P20, P21, P22, P23



- P2: Port register 2
- PM2: Port mode register 2
- PMS: Port mode select register
- RD: Read signal
- WRxx: Write signal

### 4.2.4 Port 3

Port 3 is an I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When the P30 and P31 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

Input to the P30 pin can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 3 (PIM3).

Output from the P30 pin can be specified as N-ch open-drain output (V<sub>DD</sub> tolerance) in 1-bit units using port output mode register 3 (POM3).

This port can also be used for external interrupt request input, clock/buzzer output, serial interface clock I/O, and timer I/O.

Reset signal generation sets port 3 to input mode.

Figures 4 - 12 and 4 - 13 show block diagrams of port 3.

**Table 4 - 8 Settings of Registers When Using Port 3**

Pin Name		PM3 <sub>x</sub>	PIM3 <sub>x</sub>	POM3 <sub>x</sub>	Alternate Function Setting Note 6	Remark
Name	I/O					
P30	Input	1	0	×	×	CMOS input
		1	1	×	×	TTL input
	Output	0	×	0	$\overline{\text{SCK00/SCL00}}$ output = 0 Note 1	CMOS output
		0	×	1	TRJ00 output = 0 Note 2	N-ch O.D. output
P31	Input	1	—	—	×	CMOS input
	Output	0	—	—	TO03 output = 0 Note 3 PCLBUZ0 output = 0 Note 4 (TRJIO0 output = 0 Note 5)	

**Note 1.** To use a pin multiplexed with the serial array unit function as a general-purpose port, set the CKO<sub>mn</sub> bit in serial output register m (SO<sub>m</sub>), the SOE<sub>mn</sub> bit in serial output enable register m (SOE<sub>m</sub>), and the SE<sub>mn</sub> bit in serial channel enable status register m (SE<sub>m</sub>) for the corresponding unit channel to the default value. (mn = 00)

**Note 2.** To use a pin multiplexed with the output function of timer RJ as a general-purpose port, set bit 2 (TOENA) in timer RJ I/O control register 0 (TRJIOC0) to the default value.

**Note 3.** To use a pin multiplexed with the timer output function of the timer array unit as a general-purpose port, set the TO<sub>mn</sub> bit in timer output register m (TO<sub>m</sub>) and the TOE<sub>mn</sub> bit in timer output enable register m (TOE<sub>m</sub>) for the corresponding unit channel to the default status. (m = 0, n = 4)

**Note 4.** To use a pin multiplexed with the clock/buzzer output function as a general-purpose port, set the PCLOE<sub>i</sub> bit in clock output select register i (CKSi) to the default value. (i = 0)


**Note 5.** To use a pin multiplexed with the timer I/O function of timer RJ as a general-purpose port when bits PIOR11 and PIOR10 in peripheral I/O redirection register 1 (PIOR1) are 01B, set bits TMOD2 to TMOD0 in timer RJ mode register 0 (TRJMR0) to the default value or a value other than 001B.

**Note 6.** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers 0, 1 (PIOR0, 1).

**Remark**  
 ×: don't care  
 PM3<sub>x</sub>: Port mode register 3  
 PIM3<sub>x</sub>: Port input mode register 3  
 POM3<sub>x</sub>: Port output mode register 3


For example, Figures 4 - 12 and 4 - 13 show block diagrams of port 3 for 32-pin products when PIOR1 = 00H.

Figure 4 - 12 Block Diagram of P30



- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- PIM3: Port input mode register 3
- POM3: Port output mode register 3
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

Figure 4 - 13 Block Diagram of P31



- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- PIM3: Port input mode register 3
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

### 4.2.5 Port 4

Port 4 is an I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). When the P4 pin is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 4 (PU4).

This port can also be used for data I/O for a flash memory programmer/debugger, clock I/O, and external interrupt request input.

Reset signal generation sets port 4 to input mode.

**Table 4 - 9 Settings of Registers When Using Port 4**


Pin Name		PM4x	PIM4x	POM4x	Alternate Function Setting	Remark
Name	I/O					
P40	Input	1	—	—	×	
	Output	0			×	

**Caution** When a tool is connected, the P40 pin cannot be used as a port pin.

**Remark** ×: don't care  
 PM4x: Port mode register 4  
 PIM4x: Port input mode register 4  
 POM4x: Port output mode register 4

For example, Figure 4 - 14 show block diagrams of port 4 for 32-pin products.

Figure 4 - 14 Block Diagram of P40



- P4: Port register 4
- PU4: Pull-up resistor option register 4
- PM4: Port mode register 4
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

### 4.2.6 Port 5

Port 5 is an I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units using port mode register 5 (PM5). When the P50 and P51 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 5 (PU5).

Input to the P50 pin can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 5 (PIM5).

Output from the P50 and P51 pins can be specified as N-ch open-drain output (V<sub>DD</sub> tolerance) in 1-bit units using port output mode register 5 (POM5).

This port can also be used for external interrupt request input, serial interface data I/O, and programming UART transmission/reception.

Reset signal generation sets port 5 to input mode.

**Table 4 - 10 Settings of Registers When Using Port 5**

Pin Name		PM5 <sub>x</sub>	PIM5 <sub>x</sub>	POM5 <sub>x</sub>	Alternate Function Setting	Remark
Name	I/O					
P50	Input	1	0	×	×	CMOS input
		1	1	×	×	TTL input
	Output	0	×	0	SDA00 output = 1 <i>Note 1</i>	CMOS output
		0	×	1		N-ch O.D. output
P51	Input	1	—	×	×	
	Output	0	—	0	SO00/TxD0 output = 1 <i>Note 2</i>	CMOS output
		0		1		N-ch O.D. output


**Note 1.** To use a pin multiplexed with the serial array unit function as a general-purpose port, set the CKO<sub>mn</sub> bit in serial output register m (SO<sub>m</sub>), the SOE<sub>mn</sub> bit in serial output enable register m (SOE<sub>m</sub>), and the SE<sub>mn</sub> bit in serial channel enable status register m (SE<sub>m</sub>) for the corresponding unit channel to the default value. (mn = 00)

**Note 2.** To use a pin multiplexed with the serial array unit function as a general-purpose port, set the SO<sub>mn</sub> bit in serial output register m (SO<sub>m</sub>), the SOE<sub>mn</sub> bit in serial output enable register m (SOE<sub>m</sub>), and the SE<sub>mn</sub> bit in serial channel enable status register m (SE<sub>m</sub>) for the corresponding unit channel to the default value. (mn = 00)

**Remark** ×: don't care  
 PM5<sub>x</sub>: Port mode register 5  
 PIM5<sub>x</sub>: Port input mode register 5  
 POM5<sub>x</sub>: Port output mode register 5


For example, Figures 4 - 15 and 4 - 16 show block diagrams of port 5 for 32-pin products when PIOR0 = 00H.

Figure 4 - 15 Block Diagram of P50



- P5: Port register 5
- PU5: Pull-up resistor option register 5
- PM5: Port mode register 5
- PIM5: Port input mode register 5
- POM5: Port output mode register 5
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

Figure 4 - 16 Block Diagram of P51



- P5: Port register 5
- PU5: Pull-up resistor option register 5
- PM5: Port mode register 5
- POM5: Port output mode register 5
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

### 4.2.7 Port 6

Port 6 is an I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6).

The output of the P60 to P62 pins is N-ch open-drain output (6 V tolerance).

This port can also be used for chip select input.

Reset signal generation sets port 6 to input mode.


**Table 4 - 11 Settings of Registers When Using Port 6**

Pin Name		PM6 <sub>x</sub>	Alternate Function Setting	Remark
Name	I/O			
P60	Input	1	×	
	Output	0	×	
P61	Input	1	×	
	Output	0	×	
P62	Input	1	×	
	Output	0	×	

**Remark**    ×:    don't care  
                  PM6<sub>x</sub>: Port mode register 6

For example, Figure 4 - 17 show block diagrams of port 6 for 32-pin products.

Figure 4 - 17 Block Diagram of P60 to P62



- P6: Port register 6
- PM6: Port mode register 6
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

### 4.2.8 Port 7

Port 7 is an I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7).

Reset signal generation sets port 7 to input mode.


**Table 4 - 12 Settings of Registers When Using Port 7**

Pin Name		PM7	POM7 <sub>x</sub>	Alternate Function Setting	Remark
Name	I/O				
P70	Input	1	x	x	
	Output	0	0	x	

**Remark** x: don't care  
 PM7<sub>x</sub>: Port mode register 7  
 POM7<sub>x</sub>: Port output mode register 7

For example, Figure 4 - 18 show block diagrams of port 7 for 32-pin products.

Figure 4 - 18 Block Diagram of P70



- P7: Port register 7
- PU7: Pull-up resistor option register 7
- PM7: Port mode register 7
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

### 4.2.9 Port 12

P120 is a 1-bit I/O port with an output latch. Port 12 can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

P121 and P122 are 2-bit input ports.

Input to the P120 pin can be specified as analog input or digital input in 1-bit units, using port mode control register 12 (PMC12).

This port can also be used for A/D converter analog input, connecting resonator for main system clock, and external clock input for main system clock.

Reset signal generation sets P120 to analog input, and sets P121 and P122 to input mode.

**Table 4 - 13 Settings of Registers When Using Port 12**


Pin Name		PM12	PMC12×	Alternate Function Setting	Remark
Name	I/O				
P120	Input	1	0	×	
	Output	0	0	×	
P121	Input	—	—	OSCSEL bit of CMC register = 0 or EXCLK bit = 1	
P122	Input	—	—	OSCSEL bit of CMC register = 0	

**Caution** The function setting on P121 and P122 is available only once after the reset release. The port once set for connection to an oscillator cannot be used as an input port unless the reset is performed.

**Remark** ×: don't care  
 PM12×: Port mode register 12  
 PMC12×: Port mode control register 12

For example, Figures 4 - 19 and 4 - 20 show block diagrams of port 12 for 32-pin products.

Figure 4 - 19 Block Diagram of P120



- P12: Port register 12
- PU12: Pull-up resistor option register 12
- PM12: Port mode register 12
- PMC12: Port mode control register 12
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal



### 4.2.10 Port 13

P137 is a 1-bit input-only port.

P137 is fixed an input ports.

This port can also be used for external interrupt request input.


**Table 4 - 14 Settings of Registers When Using Port 13**

Pin Name		Alternate Function Setting	Remark
Name	I/O		
P137	Input	×	

**Remark**    ×:don't care

For example, Figure 4 - 21 show block diagrams of port 13 for 32-pin products.

**Figure 4 - 21 Block Diagram of P137**



RD: Read signal

### 4.2.11 Port 14

Port 14 is an I/O port with an output latch. Port 14 can be set to the input mode or output mode in 1-bit units using port mode register 14 (PM14). When the P147 pin is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 14 (PU14).

Input to the P147 pin can be specified as analog input or digital input in 1-bit units, using port mode control register 14 (PMC14).

This port can also be used for A/D converter analog input.

Reset signal generation sets P147 to analog input mode.


**Table 4 - 15 Settings of Registers When Using Port 14**

Pin Name		PM14x	PIM14x	POM14x	PMC14x	Alternate Function Setting	Remark
Name	I/O						
P147	Input	1	—	—	0	×	
	Output	0			0	×	

- Remark**
- ×: don't care
  - PM14x: Port mode register 14
  - PIM14x: Port input mode register 14
  - POM14x: Port output mode register 14
  - PMC14x: Port mode control register 14

For example, Figure 4 - 22 show block diagrams of port 14 for 32-pin products.

Figure 4 - 22 Block Diagram of P147



- P14: Port register 14
- PU14: Pull-up resistor option register 14
- PM14: Port mode register 14
- PMC14: Port mode control register 14
- PMS: Port mode select register
- RD: Read signal
- WR<sub>xx</sub>: Write signal

### 4.3 Registers Controlling Port Function

Port functions are controlled by the following registers.

- Port mode registers (PMxx)
- Port registers (Pxx)
- Pull-up resistor option registers (PUxx)
- Port input mode registers (PIMxx)
- Port output mode registers (POMxx)
- Port mode control registers (PMCxx)
- A/D port configuration register (ADPC)
- Peripheral I/O redirection register 0, 1 (PIOR0, PIOR1)

**Caution** The undefined bits in each register vary by product and must be used with their initial value.

**Table 4 - 16 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (30-pin products and 32-pin products) (1/3)**

Port		Bit name						32-pin	30-pin
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register		
Port 0	0	PM00	P00	PU00	—	POM00	PMC00	√	√
	1	PM01	P01	PU01	PIM01	—	PMC01	√	√
	2	—	—	—	—	—	—	—	—
	3	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—
Port 1	0	PM10	P10	PU10	PIM10	POM10	—	√	√
	1	PM11	P11	PU11	—	POM11	—	√	√
	2	PM12	P12	PU12	—	—	—	√	√
	3	PM13	P13	PU13	—	POM13	—	√	√
	4	PM14	P14	PU14	PIM14	POM14	—	√	√
	5	PM15	P15	PU15	PIM15	POM15	—	√	√
	6	PM16	P16	PU16	PIM16	—	—	√	√
	7	PM17	P17	PU17	PIM17	POM17	—	√	√
Port 2	0	PM20	P20	—	—	—	—	√	√
	1	PM21	P21	—	—	—	—	√	√
	2	PM22	P22	—	—	—	—	√	√
	3	PM23	P23	—	—	—	—	√	√
	4	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—

**Table 4 - 17 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (30-pin products and 32-pin products) (2/3)**

Port		Bit name						32-pin	30-pin
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register		
Port 3	0	PM30	P30	PU30	PIM30	POM30	—	√	√
	1	PM31	P31	PU31	—	—	—	√	√
	2	—	—	—	—	—	—	—	—
	3	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—
Port 4	0	PM40	P40	PU40	—	—	—	√	√
	1	—	—	—	—	—	—	—	—
	2	—	—	—	—	—	—	—	—
	3	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—
Port 5	0	PM50	P50	PU50	PIM50	POM50	—	√	√
	1	PM51	P51	PU51	—	POM51	—	√	√
	2	—	—	—	—	—	—	—	—
	3	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—
Port 6	0	PM60	P60	—	—	—	—	√	√
	1	PM61	P61	—	—	—	—	√	√
	2	PM62	P62	—	—	—	—	√	—
	3	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—
Port 7	0	PM70	P70	PU70	—	—	—	√	—
	1	—	—	—	—	—	—	—	—
	2	—	—	—	—	—	—	—	—
	3	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—

**Table 4 - 18 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (30-pin products and 32-pin products) (3/3)**

Port		Bit name						32-pin	30-pin
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register		
Port 12	0	PM120	P120	PU120	—	—	PMC120	√	√
	1	—	P121	—	—	—	—	√	√
	2	—	P122	—	—	—	—	√	√
	3	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—
Port 13	0	—	—	—	—	—	—	—	—
	1	—	—	—	—	—	—	—	—
	2	—	—	—	—	—	—	—	—
	3	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—
	7	—	P137	—	—	—	—	√	√
Port 14	0	—	—	—	—	—	—	—	—
	1	—	—	—	—	—	—	—	—
	2	—	—	—	—	—	—	—	—
	3	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—
	7	PM147	P147	PU147	—	—	PMC147	√	√

The format of each register is described below. The description here uses the 32-pin products as an example.

For the registers mounted on others than 32-pin products, refer to **Tables 4 - 4 to 4 - 6**.

(1) Port mode registers (PMxx)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register by referencing **4.5 Settings of Port Related Register When Using Alternate Function**.

**Figure 4 - 23 Format of Port mode register (32-pin products)**

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	1	1	1	1	1	1	PM01	PM00	FFF20H	FFH	R/W
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W
PM2	1	1	1	1	PM23	PM22	PM21	PM20	FFF22H	FFH	R/W
PM3	1	1	1	1	1	1	PM31	PM30	FFF23H	FFH	R/W
PM4	1	1	1	1	1	1	1	PM40	FFF24H	FFH	R/W
PM5	1	1	1	1	1	1	PM51	PM50	FFF25H	FFH	R/W
PM6	1	1	1	1	1	PM62	PM61	PM60	FFF26H	FFH	R/W
PM7	1	1	1	1	1	1	1	PM70	FFF27H	FFH	R/W
PM12	1	1	1	1	1	1	1	PM120	FFF2CH	FFH	R/W
PM14	PM147	1	1	1	1	1	1	1	FFF2EH	FFH	R/W

PMmn	Pmn pin I/O mode selection (m = 0 to 7, 12, 14; n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

**Caution** Be sure to set bits 2 to 7 of the PM0 register, bits 4 to 7 of the PM2 register, bits 2 to 7 of the PM3 register, bits 1 to 7 of the PM4 register, bits 2 to 7 of the PM5 register, bits 3 to 7 of the PM6 register, bits 1 to 7 of the PM7 register, bits 1 to 7 of the PM12 register, and bits 0 to 6 of the PM15 register to "1".

(2) Port registers (Pxx)

These registers set the output latch value of a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read *Note*.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

**Note** If P00, P01, P20 to P23, P120, and P147 are set up as analog inputs of the A/D converter, or when a port is read while in the input mode, 0 is always returned, not the pin level.

**Figure 4 - 24 Format of Port register (32-pin products)**

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	0	0	0	0	0	0	P01	P00	FFF00H	00H (output latch)	R/W
P1	P17	P16	P15	P14	P13	P12	P11	P10	FFF01H	00H (output latch)	R/W
P2	0	0	0	0	P23	P22	P21	P20	FFF02H	00H (output latch)	R/W
P3	0	0	0	0	0	0	P31	P30	FFF03H	00H (output latch)	R/W
P4	0	0	0	0	0	0	0	P40	FFF04H	00H (output latch)	R/W
P5	0	0	0	0	0	0	P51	P50	FFF05H	00H (output latch)	R/W
P6	0	0	0	0	0	P62	P61	P60	FFF06H	00H (output latch)	R/W
P7	0	0	0	0	0	0	0	P70	FFF07H	00H (output latch)	R/W
P12	0	0	0	0	0	P122	P121	P120	FFF0CH	Undefined	R/W <i>Note</i>
P13	P137	0	0	0	0	0	0	0	FFF0DH	Undefined	R/W <i>Note</i>
P14	P147	0	0	0	0	0	0	0	FFF0EH	00H (output latch)	R/W

Pmn	m = 0 to 7, 12 to 14; n = 0 to 7	
	Output data control (in output mode)	Input data read (in input mode)
0	Output 0	Input low level
1	Output 1	Input high level

**Note** P121, P122, and P137 are read-only.

(3) Pull-up resistor option registers (PUxx)

These registers specify whether the on-chip pull-up resistors are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits set to input mode of the pins to which the use of an on-chip pull-up resistor has been specified in these registers. On-chip pull-up resistors cannot be connected to bits set to output mode and bits used as alternate-function output pins, regardless of the settings of these registers.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H (Only PU4 is set to 01H).

**Figure 4 - 25 Format of Pull-up resistor option register (32-pin products)**

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PU0	0	0	0	0	0	0	PU01	PU00	F0030H	00H	R/W
PU1	PU17	PU16	PU15	PU14	PU13	PU12	PU11	PU10	F0031H	00H	R/W
PU3	0	0	0	0	0	0	PU31	PU30	F0033H	00H	R/W
PU4	0	0	0	0	0	0	0	PU40	F0034H	01H	R/W
PU5	0	0	0	0	0	0	PU51	PU50	F0035H	00H	R/W
PU7	0	0	0	0	0	0	0	PU70	F0037H	00H	R/W
PU12	0	0	0	0	0	0	0	PU120	F003CH	00H	R/W
PU14	PU147	0	0	0	0	0	0	0	F003EH	00H	R/W

PUmn	Pmn pin on-chip pull-up resistor selection (m = 0, 1, 3 to 5, 7, 12, 14; n = 0 to 7)
0	On-chip pull-up resistor not connected
1	On-chip pull-up resistor connected

(4) Port input mode registers (PIM0, PIM1, PIM3, PIM5)

These registers set the input buffer of P01, P10, P13 to P17, P30, and P50 in 1-bit units.

TTL input buffer can be selected during serial communication with an external device of the different potential.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

**Figure 4 - 26 Format of Port input mode register (32-pin products)**

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM0	0	0	0	0	0	0	PIM01	0	F0040H	00H	R/W
PIM1	PIM17	PIM16	PIM15	PIM14	0	0	0	PIM10	F0041H	00H	R/W
PIM3	0	0	0	0	0	0	0	PIM30	F0043H	00H	R/W
PIM5	0	0	0	0	0	0	0	PIM50	F0045H	00H	R/W

PIMmn	Pmn pin input buffer selection (m = 0, 1, 3, 5; n = 0, 1, 3 to 7)	
0	Normal input buffer	
1	TTL input buffer	

(5) Port output mode registers (POM0, POM1, POM3, POM5)

These registers set the output mode of P00, P10, P11, P13 to P15, P17, P30, P50, and P51 in 1-bit units.

N-ch open-drain output (VDD tolerance) mode can be selected during serial communication with an external device of the different potential, and for the SDA00 pin during simplified I2C communication with an external device of the same potential.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

**Figure 4 - 27 Format of Port output mode register (32-pin products)**

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
POM0	0	0	0	0	0	0	0	POM00	F0050H	00H	R/W
POM1	POM17	0	POM15	POM14	POM13	0	POM11	POM10	F0051H	00H	R/W
POM3	0	0	0	0	0	0	0	POM30	F0053H	00H	R/W
POM5	0	0	0	0	0	0	POM51	POM50	F0055H	00H	R/W

POMmn	Pmn pin output mode selection (m = 0, 1, 3, 5; n = 0, 1, 3 to 5, 7)
0	Normal output mode
1	N-ch open-drain output (VDD tolerance) mode

(6) Port mode control registers (PMC0, PMC12, PMC14)

These registers set the P00, P01, P120, and P147 digital I/O/analog input in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to FFH.

**Figure 4 - 28 Format of Port mode control register (32-pin products)**

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PMC0	1	1	1	1	1	1	PMC01	PMC00	F0060H	FFH	R/W
PMC12	1	1	1	1	1	1	1	PMC120	F006CH	FFH	R/W
PMC14	PMC147	1	1	1	1	1	1	1	F006EH	FFH	R/W

PMCmn	Pmn pin digital I/O/analog input selection (m = 0, 12, 14; n = 0, 1, 7)
0	Digital I/O (alternate function other than analog input)
1	Analog input

(7) A/D port configuration register (ADPC)

This register is used to switch the P20/ANI0, P21/ANI1, P22/ANI2, and P23/ANI3 pins to digital I/O of port or analog input of A/D converter.

The ADPC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

**Figure 4 - 29 Format of A/D port configuration register (ADPC)**

Address: F0076H      After reset: 00H      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

ADPC	0	0	0	0	ADPC3	ADPC2	ADPC1	ADPC0
------	---	---	---	---	-------	-------	-------	-------

ADPC3	ADPC2	ADPC1	ADPC0	Analog I/O (A)/digital I/O (D) switching			
				ANI3/P23	ANI2/P22	ANI1/P21	ANI0/P20
0	0	0	0	A	A	A	A
0	0	0	1	D	D	D	D
0	0	1	0	D	D	D	A
0	0	1	1	D	D	A	A
0	1	0	0	D	A	A	A
0	1	0	1	A	A	A	A
0	1	1	0	A	A	A	A
0	1	1	1	A	A	A	A
1	0	0	0	A	A	A	A
1	0	0	1	A	A	A	A
1	0	1	0	A	A	A	A
1	0	1	1	A	A	A	A
1	1	0	0	A	A	A	A
1	1	0	1	A	A	A	A
1	1	1	0	A	A	A	A
1	1	1	1	A	A	A	A
Other than above				Setting prohibited			

**Caution 1.** Set the channel used for A/D conversion to the input mode by using port mode register 2 (PM2).

**Caution 2.** Do not set the pin set by the ADPC register as digital I/O by the analog input channel specification register (ADS).

(8) Peripheral I/O redirection register 0 (PIOR0)

This register is used to specify whether to enable or disable the peripheral I/O redirect function.

This function is used to switch ports to which alternate functions are assigned.

The PIOR0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

**Figure 4 - 30 Format of Peripheral I/O redirection register 0 (PIOR0)**

Address: F0077H      After reset: 00H      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

PIOR0	0	0	0	0	0	0	PIOR01	0
-------	---	---	---	---	---	---	--------	---

Bit	Function	32/30-pin	
		Setting value	
		0	1
PIOR01	TxD0	P51	P17
	RxD0	P50	P16
	SCL00	P30	—
	SDA00	P50	—
	SI00	—	—
	SO00	—	—
	SCK00	P30	—

(9) Peripheral I/O redirection register 1 (PIOR1)

This register is used to specify whether to enable or disable the peripheral I/O redirect function.

This function is used to switch ports to which alternate functions are assigned.

The PIOR1 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

**Figure 4 - 31 Format of Peripheral I/O redirection register 1 (PIOR1)**

Address: F0079H      After reset: 00H      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

PIOR1	0	0	0	0	PIOR13	PIOR12	PIOR11	PIOR10
-------	---	---	---	---	--------	--------	--------	--------

PIOR13	PIOR12	Timer RJ TRJ00 pin select
0	0	Double as P30/INTP3/ $\overline{\text{SCK00}}$ /SCL00
0	1	Double as P50/INTP1/SI00/RxD0/TOOLRxD/SDA00
1	0	Double as P00/ANI17/TI00/TxD1
1	1	Setting prohibited

PIOR11	PIOR10	Timer RJ TRJIO0 pin select
0	0	Double as P01/ANI16/TO00/RxD1
0	1	Double as P31/TI03/TO03/INTP4/PCLBUZ0
1	0	Setting prohibited
1	1	

## 4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

### 4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

### 4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

### 4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change.

The data of the output latch is cleared when a reset signal is generated.

### 4.4.4 Connecting to external device with different potential (2.5 V, 3 V)

It is possible to connect an external device with a different potential (2.5 V or 3 V) by changing V<sub>DD</sub> to accord with the power supply of the connected device.

I/O connection with an external device operating on 2.5 V or 3 V when the system is operating on V<sub>DD</sub> = 4.0 V to 5.5 V is still possible via the serial interface by using ports 0, 1, 4, and 5.

External device	V <sub>DD</sub>
3 V	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V
2.5 V	3.3 V ≤ V <sub>DD</sub> ≤ 4.0 V

Regarding inputs, CMOS/TTL switching is possible on a bit-by-bit basis by the port input mode registers (PIM0, PIM1, PIM3, and PIM5).

Moreover, regarding outputs, different potentials can be supported by switching the output buffer to the N-ch open-drain (V<sub>DD</sub> tolerance) by the port output mode registers (POM0, POM1, POM3, and POM5).

(1) Setting procedure when using I/O pins of UART0, UART1, and CSI00 functions

(a) Use as 2.5 V, 3 V input port

<1> If pull-up is needed, externally pull up the pin to be used (on-chip pull-up resistor cannot be used).

- In case of UART0: P50 (P16)
- In case of UART1: P01
- In case of CSI00: P30, P50 (P16)

**Remark** Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR0).

- <2> After reset release, the port mode is the input mode (Hi-Z).
- <3> Set the corresponding bit of the PIM0, PIM1, PIM3, and PIM5 registers to 1 to switch to the TTL input buffer.
- <4> V<sub>IH</sub>/V<sub>IL</sub> operates on 2.5 V, 3 V operating voltage.

(b) Use as 2.5 V, 3 V output port

<1> Pull up externally the pin to be used (on-chip pull-up resistor cannot be used).

- In case of UART0: P51 (P17)
- In case of UART1: P00
- In case of CSI00: P30, P51 (P17)

**Remark** Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR0).

- <2> After reset release, the port mode changes to the input mode (Hi-Z).
- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM0, POM1, POM3, and POM5 registers to 1 to set the N-ch open-drain output (V<sub>DD</sub> withstand voltage) mode.
- <5> Set the output mode by manipulating the PM0, PM1, PM3, and PM5 registers.  
At this time, the output data is high level, so the pin is in the Hi-Z state.
- <6> Communication is started by setting the serial array unit.

(2) Setting procedure when using I/O pins of simplified IIC00 function

<1> Externally pull up the pin to be used (on-chip pull-up resistor cannot be used).

In case of simplified IIC00: P30, P50

<2> After reset release, the port mode is the input mode (Hi-Z).

<3> Set the output latch of the corresponding port to 1.

<4> Set the corresponding bit of the POM3 and POM5 registers to 1 to set the N-ch open-drain output (V<sub>DD</sub> tolerance) mode.

<5> Set the corresponding bit of the PM3 and PM5 registers to the output mode (data I/O is possible in the output mode).

At this time, the output data is high level, so the pin is in the Hi-Z state.

<6> Enable the operation of the serial array unit and set the mode to the simplified IIC mode.

### 4.5 Settings of Port Related Register When Using Alternate Function

To use the alternate function of a port pin, set the port mode register, and output latch as shown in Tables 4 - 19 to 4 - 21.

**Caution** If the output function of an alternate function is assigned to a pin that is also used as an output pin, the output of the unused alternate function must be set to its initial state.

**Table 4 - 19 Settings of Port Mode Register, and Output Latch When Using Alternate Function (1/3)**

Pin Name	Alternate Function		PIOR <sub>xx</sub>	POM <sub>xx</sub>	PMC <sub>xx</sub>	PM <sub>xx</sub>	P <sub>xx</sub>	
	Function Name	I/O						
P00	ANI17 <small>Note 1</small>	Input	×	×	1	1	×	
	TI00	Input	×	×	0	1	×	
	TxD1	Output	×	0/1	0	0	1	
	(TRJ00)	Output	PIOR13, PIOR12 = 10B		0	0	0	0
P01	ANI16 <small>Note 1</small>	Input	×	×	1	1	×	
	TO00	Output	×	—	0	0	0	
	RxD1	Input	×	×	0	1	×	
	TRJIO0	Input	PIOR13, PIOR12 = 00B		—	0	1	×
		Output	PIOR13, PIOR12 = 00B		—	0	0	0
P10	TRDIOD1	Input	×	×	—	1	×	
		Output	×	0	—	0	0	
P11	TRDIOC1	Input	×	×	—	1	×	
		Output	×	0	—	0	0	
P12	TRDIOB1	Input	×	—	—	1	×	
		Output	×	—	—	0	0	
P13	TRDIOA1	Input	×	×	—	1	×	
		Output	×	0	—	0	0	
P14	TRDIOD0	Input	×	×	—	1	×	
		Output	×	0	—	0	0	
P15	PCLBUZ1	Output	×	×	—	0	0	
	TRDIOB0	Input	×	×	—	1	×	
		Output	×	0	—	0	0	
P16	TI01	Input	×	—	—	1	×	
	TO01	Output	×	—	—	0	0	
	INTP5	Input	×	—	—	1	×	
	TRDIOC0	Input	×	—	—	1	×	
		Output	×	—	—	0	0	
	(RxD0)	Input	PIOR01 = 1		—	—	1	×

**Remark 1.** ×: don't care  
 PIOR<sub>xx</sub>: Peripheral I/O redirection register  
 POM<sub>xx</sub>: Port output mode register  
 PMC<sub>xx</sub>: Port mode control register  
 PM<sub>xx</sub>: Port mode register  
 P<sub>xx</sub>: Port output latch

**Remark 2.** The above table shows the relationship between the pins and the functions when a 32-pin product is used. In the other products, alternate functions might be assigned to different pins, but even in this case, the PIOR<sub>xx</sub>, POM<sub>xx</sub>, PMC<sub>xx</sub>, PM<sub>xx</sub>, and P<sub>xx</sub> settings remain the same.

**Remark 3.** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers 0, 1 (PIOR0, 1).

(The notes are described after the last table.)

**Table 4 - 20 Settings of Port Mode Register, and Output Latch When Using Alternate Function (2/3)**

Pin Name	Alternate Function		PIOR <sub>xx</sub>	POM <sub>xx</sub>	PMC <sub>xx</sub>	PM <sub>xx</sub>	P <sub>xx</sub>
	Function Name	I/O					
P17	TI02	Input	x	x	—	1	x
	TO02	Output	x	0	—	0	0
	TRDIOA0	Input	x	x	—	1	x
		Output	x	0	—	0	0
	TRDCLK0	Input	x	x	—	1	x
	(TxD0)	Output	PIOR01 = 1	0/1	—	0	1
P20	ANI0 <small>Note 2</small>	Input	x	—	—	1	x
	AVREFF	Input	x	—	—	1	x
P21	ANI1 <small>Note 2</small>	Input	x	—	—	1	x
	AVREFM	Input	x	—	—	1	x
P22	ANI2 <small>Note 2</small>	Input	x	—	—	1	x
P23	ANI3 <small>Note 2</small>	Input	x	—	—	1	x
P30	INTP3	Input	x	x	—	1	x
	SCK00	Input	PIOR01 = 0	x	—	1	x
		Output	PIOR01 = 0	0/1	—	0	1
	SCL00	Output	PIOR01 = 0	0/1	—	0	1
	TRJ00	Output	PIOR13, PIOR12 = 00B	0	—	0	0
P31	TI03	Input	x	—	—	1	x
	TO03	Output	x	—	—	0	0
	INTP4	Input	x	—	—	1	x
	(TRJIO0)	Input	PIOR13, PIOR12 = 01B	—	—	1	x
		Output	PIOR13, PIOR12 = 01B	—	—	0	0
P40	TOOL0	I/O	x	—	—	x	x

**Remark 1.** x: don't care  
 PIOR<sub>xx</sub>: Peripheral I/O redirection register  
 POM<sub>xx</sub>: Port output mode register  
 PMC<sub>xx</sub>: Port mode control register  
 PM<sub>xx</sub>: Port mode register  
 P<sub>xx</sub>: Port output latch

**Remark 2.** The above table shows the relationship between the pins and the functions when a 32-pin product is used. In the other products, alternate functions might be assigned to different pins, but even in this case, the PIOR<sub>xx</sub>, POM<sub>xx</sub>, PMC<sub>xx</sub>, PM<sub>xx</sub>, and P<sub>xx</sub> settings remain the same.

**Remark 3.** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers 0, 1 (PIOR0, 1).

(The notes are described after the last table.)

**Table 4 - 21 Settings of Port Mode Register, and Output Latch When Using Alternate Function (3/3)**

Pin Name	Alternate Function		PIOR <sub>xx</sub>	POM <sub>xx</sub>	PMC <sub>xx</sub>	PM <sub>xx</sub>	P <sub>xx</sub>
	Function Name	I/O					
P50	INTP1	Input	x	—	—	1	x
	SI00	Input	PIOR01 = 0	x	—	1	x
	RxD0	Input	PIOR01 = 0	x	—	1	x
	TOOLRxD	Input	x	x	—	1	x
	SDA00	I/O	PIOR01 = 0	1	—	0	1
	(TRJ00)	Output	PIOR13, PIOR12 = 01B	0	—	0	0
P51	INTP2	Input	x	—	—	1	x
	SO00	Output	PIOR01 = 0	0/1	—	0	1
	TxD0	Output	PIOR01 = 0	0/1	—	0	1
	TOOLTxD	Output	x	0/1	—	0	1
P62	SS100	Input	x	—	—	1	x
P120	ANI19 Note 1	Input	x	—	1	1	x
P137	INTP0	Input	x	—	—	—	x
P147	ANI18 Note 1	Input	x	—	1	1	x

**Remark 1.** x: don't care  
 PIOR<sub>xx</sub>: Peripheral I/O redirection register  
 POM<sub>xx</sub>: Port output mode register  
 PMC<sub>xx</sub>: Port mode control register  
 PM<sub>xx</sub>: Port mode register  
 P<sub>xx</sub>: Port output latch

**Remark 2.** The above table shows the relationship between the pins and the functions when a 32-pin product is used. In the other products, alternate functions might be assigned to different pins, but even in this case, the PIOR<sub>xx</sub>, POM<sub>xx</sub>, PMC<sub>xx</sub>, PM<sub>xx</sub>, and P<sub>xx</sub> settings remain the same.

**Remark 3.** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers 0, 1 (PIOR0, 1).

(The notes are described after the last table.)

**Note 1.** The functions of the ANI16/P01, ANI17/P00, ANI18/P147, and ANI19/P120 pins can be selected by using the port mode control registers 0, 12, 14 (PMC0, PMC12, PMC14), analog input channel specification register (ADS), and port mode registers 0, 12, 14 (PM0, PM12, PM14).

**Table 4 - 22 Settings Function of ANI16/P01, ANI17/P00, ANI18/P147, and ANI19/P120 Pins**

PMC0, PMC12, PMC14 Registers	PM0, PM12, PM14 Registers	ADS Register	ANI16/P01, ANI17/P00, ANI18/P147, ANI19/P120 Pins
Digital I/O selection	Input mode	—	Digital input
	Output mode	—	Digital output
Analog I/O selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

**Note 2.** The functions of the P20/ANI0, P21/ANI1, P22/ANI2, P23/ANI3 pins can be selected by using the A/D port configuration register (ADPC), analog input channel specification register (ADS), and port mode registers 2 (PM2).

**Table 4 - 23 Setting Functions of P20/ANI0, P21/ANI1, P22/ANI2, and P23/ANI3 Pins**

ADPC Register	PM2 Register	ADS Register	P20/ANI0, P21/ANI1, P22/ANI2, P23/ANI3 Pins
Digital I/O selection	Input mode	—	Digital input
	Output mode	—	Digital output
Analog I/O selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

## 4.6 Cautions When Using Port Function

### 4.6.1 Cautions on 1-Bit Manipulation Instruction for Port Register n (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit. Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

<Example> When P10 is an output port, P11 to P17 are input ports (all pin statuses are high level), and the port latch value of port 1 is 00H, if the output of output port P10 is changed from low level to high level via a 1-bit manipulation instruction, the output latch value of port 1 is FFH.

Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin status, respectively.

A 1-bit manipulation instruction is executed in the following order in the μPD79F7027, μPD79F7028.

<1> The Pn register is read in 8-bit units.

<2> The targeted one bit is manipulated.


<3> The Pn register is written in 8-bit units.

In step <1>, the output latch value (0) of P10, which is an output port, is read, while the pin statuses of P11 to P17, which are input ports, are read. If the pin statuses of P11 to P17 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.

Figure 4 - 32 Bit Manipulation Instruction (P10)



## CHAPTER 5 CLOCK GENERATOR

The presence or absence of connecting resonator pin for main system clock and external clock input pin for main system clock, depends on the product.

	30, 32-pin products
X1, X2 pins	√
EXCLK pin	√

### 5.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following three kinds of system clocks and clock oscillators are selectable.

(1) Main system clock

<1> X1 oscillator

This circuit oscillates a clock of  $f_x = 1$  to 20 MHz by connecting a resonator to X1 and X2.

Oscillation can be stopped by executing the STOP instruction or setting of the MSTOP bit (bit 7 of the clock operation status control register (CSC)).

<2> High-speed on-chip oscillator (High-speed OCO)

The frequency at which to oscillate can be selected from among  $f_{HOCO} = 48, 24, 16, 12, 8, 4,$  or 1 MHz (TYP.) by using the option byte (000C2H). When 48 MHz is selected as  $f_{HOCO}$ ,  $f_{IH}$  is set to 24 MHz. When 24 MHz or less is selected as  $f_{HOCO}$ ,  $f_{IH}$  is not divided and set to the same frequency as  $f_{HOCO}$ . After a reset release, the CPU always starts operating with this high-speed on-chip oscillator clock <sup>Note</sup>. Oscillation can be stopped by executing the STOP instruction or setting of the HIOSTOP bit (bit 0 of the CSC register).

An external main system clock ( $f_{EX} = 1$  to 20 MHz) can also be supplied from the EXCLK/X2/P122 pin. An external main system clock input can be disabled by executing the STOP instruction or setting of the MSTOP bit. As the main system clock, a high-speed system clock (X1 clock or external main system clock) or high-speed on-chip oscillator clock can be selected by setting of the MCM0 bit (bit 4 of the system clock control register (CKC)).

**Note** When selecting 48 MHz, the selected clock ( $f_{HOCO}$ ) is supplied to timer RD. However, 24 MHz of two frequency division of  $f_{HOCO}$  is supplied to the other functions (including the CPU). When supplying 48 MHz to timer RD, set  $f_{CLK}$  to  $f_{IH}$ .

(2) Low-speed on-chip oscillator (Low-speed OCO)

This circuit oscillates a clock of  $f_{IL} = 15 \text{ kHz}$  (TYP.).

The low-speed on-chip oscillator clock cannot be used as the CPU clock.

Only the following peripheral hardware runs on the low-speed on-chip oscillator clock.

- Watchdog timer
- 12-bit interval timer
- Timer RJ

This clock operates when bit 4 (WDTON) of the option byte (000C0H), bit 4 (WUTMMCK0) of the operation speed mode control register (OSMC), or both are set to 1.

However, when  $WDTON = 1$ ,  $WUTMMCK0 = 0$ , and bit 0 (WDSTBYON) of the option byte (000C0H) is 0, oscillation of the low-speed on-chip oscillator stops if the HALT or STOP instruction is executed.

**Remark**

fx:	X1 clock oscillation frequency
fHOCO:	High-speed on-chip oscillator clock frequency (48 MHz max.)
fIH:	High-speed on-chip oscillator clock frequency (24 MHz max.) <sup>Note</sup>
fEX:	External main system clock frequency
fIL:	Low-speed on-chip oscillator frequency

**Note** fIH is controlled by hardware to be set to two frequency division of fHOCO when fHOCO is set to 48 MHz, and the same clock frequency as fHOCO when fHOCO is set to 24 MHz or less. When supplying 48 MHz to timer RD, set fCLK to fIH.

## 5.2 Configuration of Clock Generator

The clock generator includes the following hardware.

**Table 5 - 1 Configuration of Clock Generator**

Item	Configuration
Control registers	Clock operation mode control register (CMC) System clock control register (CKC) Clock operation status control register (CSC) Oscillation stabilization time counter status register (OSTC) Oscillation stabilization time select register (OSTS) Peripheral enable registers 0, 1 (PER0, PER1) Operation speed mode control register (OSMC) High-speed on-chip oscillator frequency select register (HOCODIV) High-speed on-chip oscillator trimming register (HIOTRM)
Oscillators	X1 oscillator High-speed on-chip oscillator clock Low-speed on-chip oscillator clock



<b>Remark</b>	fx:	X1 clock oscillation frequency
	fHOCO:	High-speed on-chip oscillator clock frequency (48 MHz max.)
	fIH:	High-speed on-chip oscillator clock frequency (24 MHz max.) <sup>Note</sup>
	fEX:	External main system clock frequency
	fMX:	High-speed system clock frequency
	fMAIN:	Main system clock frequency
	fCLK:	CPU/peripheral hardware clock frequency
	fIL:	Low-speed on-chip oscillator clock frequency

**Note** fIH is controlled by hardware to be set to two frequency division of fHOCO when fHOCO is set to 48 MHz, and the same clock frequency as fHOCO when fHOCO is set to 24 MHz or less. When supplying 48 MHz to timer RD, set fCLK to fIH.

### 5.3 Registers Controlling Clock Generator

The following registers are used to control the clock generator.

- Clock operation mode control register (CMC)
- System clock control register (CKC)
- Clock operation status control register (CSC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- Peripheral enable registers 0, 1 (PER0, PER1)
- Operation speed mode control register (OSMC)
- High-speed on-chip oscillator frequency select register (HOCODIV)
- High-speed on-chip oscillator trimming register (HIOTRM)

#### (1) Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121, X2/EXCLK/P122, and to select a gain of the oscillator.

The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release. This register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 5 - 2 Format of Clock operation mode control register (CMC)**

Address: FFFA0H    After reset: 00H    R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

CMC	EXCLK	OSCSEL	0	0	0	0	0	AMPH
-----	-------	--------	---	---	---	---	---	------

EXCLK	OSCSEL	High-speed system clock pin operation mode	X1/P121 pin	X2/EXCLK/P122 pin
0	0	Input port mode	Input port	
0	1	X1 oscillation mode	Crystal/ceramic resonator connection	
1	0	Input port mode	Input port	
1	1	External clock input mode	Input port	External clock input

AMPH	Control of X1 clock oscillation frequency
0	1 MHz ≤ fx ≤ 10 MHz
1	10 MHz < fx ≤ 20 MHz

- Caution 1.** The CMC register can be written only once after reset release, by an 8-bit memory manipulation instruction. When the CMC register is used at the default value (00H), be sure to set 00H to this register after reset release in order to prevent malfunctioning during a program loop.
- Caution 2.** After reset release, set the CMC register before X1 oscillation is started as set by the clock operation status control register (CSC).
- Caution 3.** Be sure to set the AMPH bit to 1 if the X1 clock oscillation frequency exceeds 10 MHz.
- Caution 4.** Specify the settings for the AMPH, AMPHS1, and AMPHS0 bits while f<sub>IN</sub> is selected as f<sub>CLK</sub> after a reset ends (before f<sub>CLK</sub> is switched to f<sub>MX</sub>).
- Caution 5.** Although the maximum system clock frequency is 24 MHz, the maximum frequency of the X1 oscillator is 20 MHz.
- Remark**    fx: X1 clock frequency

(2) System clock control register (CKC)

This register is used to select a CPU/peripheral hardware clock and a main system clock.

The CKC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

**Figure 5 - 3 Format of System clock control register (CKC)**

Address: FFFA4H      After reset: 00H      R/W<sup>Note 1</sup>

Symbol	7	6	<5>	<4>	3	2	1	0
CKC	0	0	MCS	MCM0 <sup>Note 2</sup>	0	0	0	0
MCS	Status of Main system clock (f <sub>MAIN</sub> )							
0	High-speed on-chip oscillator clock (f <sub>IH</sub> )							
1	High-speed system clock (f <sub>MX</sub> )							
MCM0 <sup>Note 2</sup>	Main system clock (f <sub>MAIN</sub> ) operation control							
0	Selects the high-speed on-chip oscillator clock (f <sub>IH</sub> ) as the main system clock (f <sub>MAIN</sub> )							
1	Selects the high-speed system clock (f <sub>MX</sub> ) as the main system clock (f <sub>MAIN</sub> )							

**Note 1.** Bit 5 is read-only.

**Note 2.** Changing the value of the MCM0 bit is prohibited while the CSS bit is set to 1.

**Remark** f<sub>HOCO</sub>: High-speed on-chip oscillator clock frequency (48 MHz max.)  
 f<sub>IH</sub>: High-speed on-chip oscillator clock frequency (24 MHz max.) <sup>Note</sup>  
 f<sub>MX</sub>: High-speed system clock frequency  
 f<sub>MAIN</sub>: Main system clock frequency

**Note** f<sub>IH</sub> is controlled by hardware to be set to two frequency division of f<sub>HOCO</sub> when f<sub>HOCO</sub> is set to 48 MHz, and the same clock frequency as f<sub>HOCO</sub> when f<sub>HOCO</sub> is set to 24 MHz or less. When supplying 48 MHz to timer RD, set f<sub>CLK</sub> to f<sub>IH</sub>.

(Cautions are listed on the next page.)

- Caution 1.** Be sure to set bits 0 to 3, 6, and 7 of the CKC register to 0.
- Caution 2.** If the CPU clock is changed, therefore, the clock supplied to peripheral hardware (except the 12-bit interval timer, clock output/buzzer output, and watchdog timer) is also changed at the same time. Consequently, stop each peripheral function when changing the CPU/peripheral hardware clock.
- Caution 3.** When selecting `fHOCO` as the count source for timer RD, set `fCLK` to `fIH` before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing `fCLK` to a clock other than `fIH`, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.

(3) Clock operation status control register (CSC)

This register is used to control the operations of the high-speed system clock, and high-speed on-chip oscillator clock (except the low-speed on-chip oscillator clock).

The CSC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to COH.

**Figure 5 - 4 Format of Clock operation status control register (CSC)**

Address: FFFA1H      After reset: COH      R/W

Symbol      <7>                  6                  5                  4                  3                  2                  1                  <0>

CSC	MSTOP	1	0	0	0	0	0	HIOSTOP
-----	-------	---	---	---	---	---	---	---------

MSTOP	High-speed system clock operation control		
	X1 oscillation mode	External clock input mode	Input port mode
0	X1 oscillator operating	External clock from EXCLK pin is valid	Input port
1	X1 oscillator stopped	External clock from EXCLK pin is invalid	

HIOSTOP	High-speed on-chip oscillator clock operation control
0	High-speed on-chip oscillator operating
1	High-speed on-chip oscillator stopped

- Caution 1.** After reset release, set the clock operation mode control register (CMC) before setting the CSC register.
- Caution 2.** Set the oscillation stabilization time select register (OSTS) before setting the MSTOP bit to 0 after releasing reset. Note that if the OSTS register is being used with its default settings, the OSTS register is not required to be set here.
- Caution 3.** To start X1 oscillation as set by the MSTOP bit, check the oscillation stabilization time of the X1 clock by using the oscillation stabilization time counter status register (OSTC).
- Caution 4.** Do not stop the clock selected for the CPU peripheral hardware clock (fCLK) with the OSC register.
- Caution 5.** The setting of the flags of the register to stop clock oscillation (invalidate the external clock input) and the condition before clock oscillation is to be stopped are as Table 5 - 2.

**Table 5 - 2 Condition Before Stopping Clock Oscillation and Flag Setting**

Clock	Condition Before Stopping Clock (Invalidating External Clock Input)	Setting of CSC Register Flags
X1 clock	CPU and peripheral hardware clocks operate with a clock other than the high-speed system clock. (MCS = 0)	MSTOP = 1
External main system clock		
High-speed on-chip oscillator clock	CPU and peripheral hardware clocks operate with a clock other than the high-speed on-chip oscillator clock. (MCS = 1)	HIOSTOP = 1

(4) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter.

The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating.

The OSTC register can be read by a 1-bit or 8-bit memory manipulation instruction.

The generation of reset signal, the STOP instruction and MSTOP (bit 7 of clock operation status control register (CSC)) = 1 clear the OSTC register to 00H.

**Remark** The oscillation stabilization time counter starts counting in the following cases.

- When oscillation of the X1 clock starts (EXCLK, OSCSEL = 0, 1 → MSTOP = 0)
- When the STOP mode is released

Figure 5 - 5 Format of Oscillation stabilization time counter status register (OSTC)

Address: FFFA2H    After reset: 00H    R

Symbol    7    6    5    4    3    2    1    0

OSTC	MOST8	MOST9	MOST10	MOST11	MOST13	MOST15	MOST17	MOST18
------	-------	-------	--------	--------	--------	--------	--------	--------

MOST8	MOST9	MOST10	MOST11	MOST13	MOST15	MOST17	MOST18	Oscillation stabilization time status		
								fx = 10 MHz	fx = 20 MHz	
0	0	0	0	0	0	0	0	2 <sup>8</sup> /fx max.	25.6 μs max.	12.8 μs max.
1	0	0	0	0	0	0	0	2 <sup>8</sup> /fx min.	25.6 μs min.	12.8 μs min.
1	1	0	0	0	0	0	0	2 <sup>9</sup> /fx min.	51.2 μs min.	25.6 μs min.
1	1	1	0	0	0	0	0	2 <sup>10</sup> /fx min.	102.4 μs min.	51.2 μs min.
1	1	1	1	0	0	0	0	2 <sup>11</sup> /fx min.	204.8 μs min.	102.4 μs min.
1	1	1	1	1	0	0	0	2 <sup>13</sup> /fx min.	819.2 μs min.	409.6 μs min.
1	1	1	1	1	1	0	0	2 <sup>15</sup> /fx min.	3.27 ms min.	1.64 ms min.
1	1	1	1	1	1	1	0	2 <sup>17</sup> /fx min.	13.11 ms min.	6.55 ms min.
1	1	1	1	1	1	1	1	2 <sup>18</sup> /fx min.	26.21 ms min.	13.11 ms min.


**Caution 1.** After the above time has elapsed, the bits are set to 1 in order from the MOST8 bit and remain 1.

**Caution 2.** The oscillation stabilization time counter counts up to the oscillation stabilization time set by the oscillation stabilization time select register (OSTS).

In the following cases, set the oscillation stabilization time of the OSTS register to the value greater than the count value which is to be checked by the OSTC register.

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating.  
(Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is released.)

**Caution 3.** The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts (“a” below).



**Remark**    fx: X1 clock oscillation frequency

(5) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released.

When the X1 clock is selected as the CPU clock, the operation automatically waits for the time set using the OSTS register after the STOP mode is released.

When the high-speed on-chip oscillator clock is selected as the CPU clock, confirm with the oscillation stabilization time counter status register (OSTC) that the desired oscillation stabilization time has elapsed after the STOP mode is released. The oscillation stabilization time can be checked up to the time set using the OSTC register.

The OSTS register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets the OSTS register to 07H.

Figure 5 - 6 Format of Oscillation stabilization time select register (OSTS)

Address: FFFA3H    After reset: 07H    R/W

Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection	
			fx = 10 MHz	fx = 20 MHz
0	0	0	$2^9/fx$	25.6 μs
0	0	1	$2^9/fx$	51.2 μs
0	1	0	$2^{10}/fx$	102.4 μs
0	1	1	$2^{11}/fx$	204.8 μs
1	0	0	$2^{13}/fx$	819.2 μs
1	0	1	$2^{15}/fx$	3.27 ms
1	1	0	$2^{17}/fx$	13.11 ms
1	1	1	$2^{18}/fx$	26.21 ms

**Caution 1.** To set the STOP mode when the X1 clock is used as the CPU clock, set the OSTS register before executing the STOP instruction.

**Caution 2.** Change the setting of the OSTS register before setting the MSTOP bit of the clock operation status control register (CSC) to 0.


**Caution 3.** Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.

**Caution 4.** The oscillation stabilization time counter counts up to the oscillation stabilization time set by the OSTS register.

In the following cases, set the oscillation stabilization time of the OSTS register to the value greater than the count value which is to be checked by the OSTC register after the oscillation starts.

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating. (Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is released.)

**Caution 5.** The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts (“a” below).



**Remark** fx: X1 clock oscillation frequency

## (6) Peripheral enable registers 0, 1 (PER0, PER1)

These registers are used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise.

To use the peripheral functions below, which are controlled by these registers, set (1) the bit corresponding to each function before specifying the initial settings of the peripheral functions.

- 12-bit interval timer
- A/D converter
- Serial array unit 0
- Timer array unit 0
- Timer RD
- Timer RJ

The PER0 and PER1 registers can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

**Figure 5 - 7 Format of Peripheral enable register 0 (PER0)**

Address: F00F0H      After reset: 00H      R/W

Symbol      <7>                  6                  <5>                  4                  3                  <2>                  1                  <0>

PER0	ITEN	0	ADCEN	0	0	SAU0EN	0	TAU0EN
------	------	---	-------	---	---	--------	---	--------

ITEN	Control of supplying input clock for 12-bit interval timer
0	Stops input clock supply. • SFR used by the 12-bit interval timer cannot be written. • The 12-bit interval timer is in the reset status.
1	Enables input clock supply. • SFR used by the 12-bit interval timer can be read and written.

ADCEN	Control of A/D converter input clock supply
0	Stops input clock supply. • SFR used by the A/D converter cannot be written. • The A/D converter is in the reset status.
1	Enables input clock supply. • SFR used by the A/D converter can be read and written.

SAU0EN	Control of serial array unit 0 input clock supply
0	Stops input clock supply. • SFR used by the serial array unit 0 cannot be written. • The serial array unit 0 is in the reset status.
1	Enables input clock supply. • SFR used by the serial array unit 0 can be read and written.

TAU0EN	Control of timer array unit 0 input clock supply
0	Stops input clock supply. • SFR used by timer array unit 0 cannot be written. • Timer array unit 0 is in the reset status.
1	Enables input clock supply. • SFR used by timer array unit 0 can be read and written.

**Caution**    **Be sure to clear the following bits to 0.**  
                  **Be sure to set bits 1, 3, 4, 6 of the PER0 register to 0.**

**Figure 5 - 8 Format of Peripheral enable register 1 (PER1)**

Address: F007AH      After reset: 00H      R/W

Symbol      7                  6                  5                  <4>                  3                  2                  1                  <0>

PER1	0	0	0	TRD0EN <sup>Note 1</sup>	0	0	0	TRJ0EN
------	---	---	---	--------------------------	---	---	---	--------

TRD0EN <sup>Note 1</sup>	Control of timer RD input clock supply
0	Stops input clock supply. • SFR used by timer RD cannot be written. • Timer RD is in the reset status.
1	Enables input clock supply. • SFR used by timer RD can be read and written.

TRJ0EN	Control of timer RJ0 input clock supply
0	Stops input clock supply. • SFR used by timer RJ0 cannot be written. • Timer RJ0 is in the reset status.
1	Enables input clock supply. • SFR used by timer RJ0 can be read and written.

**Note 1.** When FRQSEL4 = 1 in the user option byte (000C2H), set fCLK to fIH before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing fCLK to a clock other than fIH, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.

**Caution** **Be sure to clear the following bits to 0.**  
**Be sure to set bits 1 to 3, 5 to 7 of the PER1 register to 0.**

(7) Operation speed mode control register (OSMC)

This register is used to reduce power consumption by stopping unnecessary clock functions.

The OSMC register can be used to select the operation clock of the 12-bit interval timer.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 5 - 9 Format of Operation speed mode control register (OSMC)**

Address: F00F3H      After reset: 00H      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

OSMC	0	0	0	WUTMMCK0	0	0	0	0
------	---	---	---	----------	---	---	---	---

WUTMMCK0	Selection of operation clock for 12-bit interval timer and timer RJ
0	Setting prohibited
1	Low-speed on-chip oscillator clock (f <sub>IL</sub> )

(8) High-speed on-chip oscillator frequency select register (HOCODIV)

The frequency of the high-speed on-chip oscillator which is set by an option byte (000C2H) can be changed by using high-speed on-chip oscillator frequency select register (HOCODIV). However, the selectable frequency depends on the FRQSEL4 and FRQSEL3 bits of the option byte (000C2H).

The HOCODIV register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to default value (undefined).

**Figure 5 - 10 Format of High-speed on-chip oscillator frequency select register (HOCODIV)**

Address: F00A8H      After reset: Undefined      R/W

Symbol      7      6      5      4      3      2      1      0

HOCODIV	0	0	0	0	0	HOCODIV/2	HOCODIV/1	HOCODIV/0
---------	---	---	---	---	---	-----------	-----------	-----------

HOCODIV/2	HOCODIV/1	HOCODIV/0	Selection of high-speed on-chip oscillator clock frequency		
			FRQSEL4 = 0		FRQSEL4 = 1
			FRQSEL3 = 0	FRQSEL3 = 1	FRQSEL3 = 0
0	0	0	f <sub>IH</sub> = 24 MHz	Setting prohibited	f <sub>IH</sub> = 24 MHz f <sub>HOCO</sub> = 48 MHz
0	0	1	f <sub>IH</sub> = 12 MHz	f <sub>IH</sub> = 16 MHz	f <sub>IH</sub> = 12 MHz f <sub>HOCO</sub> = 24 MHz
0	1	0	f <sub>IH</sub> = 6 MHz	f <sub>IH</sub> = 8 MHz	f <sub>IH</sub> = 6 MHz f <sub>HOCO</sub> = 12 MHz
0	1	1	f <sub>IH</sub> = 3 MHz	f <sub>IH</sub> = 4 MHz	f <sub>IH</sub> = 3 MHz f <sub>HOCO</sub> = 6 MHz
1	0	0	Setting prohibited	f <sub>IH</sub> = 2 MHz	Setting prohibited
1	0	1	Setting prohibited	f <sub>IH</sub> = 1 MHz	Setting prohibited
Other than above			Setting prohibited		

**Caution 1.** Set the HOCODIV register within the operable voltage range both before and after changing the frequency.

**Caution 2.** Use the device within the voltage of the flash operation mode set by the option byte (000C2H) even after the frequency has been changed by using the HOCODIV register.

Option Byte (000C2H) Value		Flash Operation Mode	Operating Frequency Range	Operating Voltage Range
CMODE1	CMODE2			
1	0	LS (low-speed main) mode	1 to 8 MHz	2.7 to 5.5 V
1	1	HS (high-speed main) mode	1 to 24 MHz	2.7 to 5.5 V
Setting prohibited		Other than above		

**Caution 3.** The device operates at the old frequency for the duration of 3 clocks after the frequency value has been changed by using the HOCODIV register. When setting of high-speed on-chip oscillator clock as system clock, and the clock oscillation stabilization wait three minutes further.

**Caution 4.** To change the frequency of the high-speed on-chip oscillator when X1 oscillation, external oscillation input, stop the high-speed on-chip oscillator by setting bit 0 (HIOSTOP) of the CSC register to 1 and then change the frequency.

(9) High-speed on-chip oscillator trimming register (HIOTRM)

This register is used to adjust the accuracy of the high-speed on-chip oscillator.

With self-measurement of the high-speed on-chip oscillator frequency via a timer using high-accuracy external clock input, and so on, the accuracy can be adjusted.

The HIOTRM register can be set by an 8-bit memory manipulation instruction.

**Caution** The frequency will vary if the temperature and VDD pin voltage change after accuracy adjustment. When the temperature and VDD voltage change, accuracy adjustment must be executed regularly or before the frequency accuracy is required.

**Figure 5 - 11 Format of High-speed on-chip oscillator trimming register (HIOTRM)**

Address: F00A0H      After reset: Note      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

HIOTRM	0	0	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0
--------	---	---	---------	---------	---------	---------	---------	---------

HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator
0	0	0	0	0	0	Minimum speed
0	0	0	0	0	1	↑ ↓
0	0	0	0	1	0	
0	0	0	0	1	1	
0	0	0	1	0	0	
• • •						
1	1	1	1	1	0	
1	1	1	1	1	1	Maximum speed

**Note**      The reset value differs for each chip.

## 5.4 System Clock Oscillator

### 5.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator (1 to 20 MHz) connected to the X1 and X2 pins.

An external clock can also be input. In this case, input the clock signal to the EXCLK pin.

To use the X1 oscillator, set bits 7 and 6 (EXCLK, OSCSEL) of the clock operation mode control register (CMC) as follows.


- Crystal or ceramic oscillation: EXCLK, OSCSEL = 0, 1
- External clock input: EXCLK, OSCSEL = 1, 1

When the X1 oscillator is not used, set the input port mode (EXCLK, OSCSEL = 0, 0).

When the pins are not used as input port pins, either, see **Tables 2 - 3 to 2 - 5 Connection of Unused Pins**.

Figure 5 - 12 shows an example of the external circuit of the X1 oscillator.

**Figure 5 - 12 Example of External Circuit of X1 Oscillator**




Cautions are listed on the next page.


Figure 5 - 13 shows examples of incorrect resonator connection.

**Figure 5 - 13 Examples of Incorrect Resonator Connection (1/2)**


(a) Too long wiring




(b) Crossed signal line



(c) The X1 and X2 signal line wires cross.




(d) A power supply/GND pattern exists under the X1 and X2 wires.




**Note** Do not place a power supply/GND pattern under the wiring section (section indicated by a broken line in the figure) of the X1 and X2 pins and the resonators in a multi-layer board or double-sided board.  
Do not configure a layout that will cause capacitance elements and affect the oscillation characteristics.

Figure 5 - 14 Examples of Incorrect Resonator Connection (2/2)


(e) Wiring near high alternating current



(f) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)



(g) Signals are fetched



### 5.4.2 High-speed on-chip oscillator

The high-speed on-chip oscillator is incorporated in the μPD79F7027, μPD79F7028. The frequency can be selected from among 48, 24, 16, 12, 8, 4, or 1 MHz by using the option byte (000C2H). When 48 MHz is selected, the two frequency division of the selected clock is supplied to CPU clock. Oscillation can be controlled by bit 0 (HISTOP) of the clock operation status control register (CSC).

The high-speed on-chip oscillator automatically starts oscillating after reset release.

### 5.4.3 Low-speed on-chip oscillator

The low-speed on-chip oscillator is incorporated in the μPD79F7027, μPD79F7028.

The low-speed on-chip oscillator clock is used only as the watchdog timer, 12-bit interval timer, and timer RJ clock. The low-speed on-chip oscillator clock cannot be used as the CPU clock.

This clock operates when bit 4 (WDTON) of the option byte (000C0H), bit 4 (WUTMMCK0) of the operation speed mode control register (OSMC), or both are set to 1.

Unless the watchdog timer is stopped and WUTMMCK0 is a value other than zero, oscillation of the low-speed on-chip oscillator continues. While the watchdog timer operates, the low-speed on-chip oscillator clock does not stop even if the program freezes.

## 5.5 Clock Generator Operation


The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode (see **Figure 5 - 1**).

- Main system clock fMAIN
  - High-speed system clock fMX
  - X1 clock fx
  - External main system clock fEX
  - High-speed on-chip oscillator clock fiH
- Low-speed on-chip oscillator clock fiL
- CPU/peripheral hardware clock fCLK

The CPU starts operation when the high-speed on-chip oscillator starts outputting after a reset release in the μPD79F7027, μPD79F7028.

When the power supply voltage is turned on, the clock generator operation is shown in Figure 5 - 15.

Figure 5 - 15 Clock Generator Operation When Power Supply Voltage Is Turned On



- <1> After the power is turned on, an internal reset signal is generated by the power-on-reset (POR) circuit. However, keep the reset status using the voltage detection function or reset pin until the voltage reaches the minimum operation-guaranteed voltage (the above figure shows an example when the reset pin is used).
- <2> When the reset is released, the high-speed on-chip oscillator automatically starts oscillation.
- <3> The CPU starts operation on the high-speed on-chip oscillator clock after a reset processing such as waiting for the voltage of the power supply or regulator to stabilize has been performed after reset release.
- <4> Set the start of oscillation of the X1 via software (see **5.6.2 Example of setting X1 oscillation clock**).
- <5> When switching the CPU clock to the X1, wait for the clock oscillation to stabilize, and then set switching via software (see **5.6.2 Example of setting X1 oscillation clock**).

**Note 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed on chip oscillator clock.

**Note 2.** When releasing a reset, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC).

**Caution** It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.

## 5.6 Controlling Clock

### 5.6.1 Example of setting high-speed on-chip oscillator

After a reset release, the CPU/peripheral hardware clock (fCLK) always starts operating with the high-speed on-chip oscillator clock. The frequency of the high-speed on-chip oscillator can be selected from 48, 24, 16, 12, 8, 4, and 1 MHz by using FRQSEL0 to FRQSEL4 of the option byte (000C2H). In addition, Oscillation can be changed by the high-speed on-chip oscillator frequency select register (HOCODIV).

[Option byte setting]

Address: 000C2H

Option byte (000C2H)	7	6	5	4	3	2	1	0
	CMODE1 0/1	CMODE0 0/1	1	FRQSEL4 0/1	FRQSEL3 0/1	FRQSEL2 0/1	FRQSEL1 0/1	FRQSEL0 0/1

CMODE1	CMODE0	Setting of flash operation mode	
1	0	LS (low speed main) mode	V <sub>DD</sub> = 2.7 V to 5.5 V @ 1 MHz to 8 MHz
1	1	HS (high speed main) mode	V <sub>DD</sub> = 2.7 V to 5.5 V @ 1 MHz to 24 MHz

FRQSEL4	FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-speed on-chip oscillator	
					fHOCO	fIH
1	0	0	0	0	48 MHz	24 MHz
0	0	0	0	0	24 MHz	24 MHz
0	1	0	0	1	16 MHz	16 MHz
0	0	0	0	1	12 MHz	12 MHz
0	1	0	1	0	8 MHz	8 MHz
0	1	0	1	1	4 MHz	4 MHz
0	1	1	0	1	1 MHz	1 MHz
Other than above					Setting prohibited	

[High-speed on-chip oscillator frequency select register (HOCODIV) setting]

Address: F00A8H

Symbol	7	6	5	4	3	2	1	0
HOCODIV	0	0	0	0	0	HOCODIV2	HOCODIV1	HOCODIV0

HOCODIV2	HOCODIV1	HOCODIV0	Selection of high-speed on-chip oscillator clock frequency		
			FRQSEL4 = 0		FRQSEL4 = 1
			FRQSEL3 = 0	FRQSEL3 = 1	FRQSEL3 = 0
0	0	0	f <sub>ih</sub> = 24 MHz	Setting prohibited	f <sub>ih</sub> = 24 MHz f <sub>hoco</sub> = 48 MHz
0	0	1	f <sub>ih</sub> = 12 MHz	f <sub>ih</sub> = 16 MHz	f <sub>ih</sub> = 12 MHz f <sub>hoco</sub> = 24 MHz
0	1	0	f <sub>ih</sub> = 6 MHz	f <sub>ih</sub> = 8 MHz	f <sub>ih</sub> = 6 MHz f <sub>hoco</sub> = 12 MHz
0	1	1	f <sub>ih</sub> = 3 MHz	f <sub>ih</sub> = 4 MHz	f <sub>ih</sub> = 3 MHz f <sub>hoco</sub> = 6 MHz
1	0	0	Setting prohibited	f <sub>ih</sub> = 2 MHz	Setting prohibited
1	0	1	Setting prohibited	f <sub>ih</sub> = 1 MHz	Setting prohibited
Other than above			Setting prohibited		

### 5.6.2 Example of setting X1 oscillation clock

After a reset release, the CPU/peripheral hardware clock (fCLK) always starts operating with the high-speed on-chip oscillator clock. To subsequently change the clock to the X1 oscillation clock, set the oscillator and start oscillation by using the oscillation stabilization time select register (OSTS), clock operation mode control register (CMC), and clock operation status control register (CSC) and wait for oscillation to stabilize by using the oscillation stabilization time counter status register (OSTC). After the oscillation stabilizes, set the X1 oscillation clock to fCLK by using the system clock control register (CKC).

[Register settings] Set the register in the order of <1> to <5> below.

- <1> Set (1) the OSCSEL bit of the CMC register, except for the cases where the fx is equal to or more than 10 MHz, in such cases set (1) the AMPH bit, to operate the X1 oscillator.

	7	6	5	4	3	2	1	0
CMC	EXCLK 0	OSCSEL 1	EXCLKS 0	OSCSELS 0		AMPHS1 0	AMPHS0 0	AMPH 1

AMPH bit: Set this bit to 0 if the X1 oscillation clock is 10 MHz or less.

- <2> Using the OSTS register, select the oscillation stabilization time of the X1 oscillator at releasing of the STOP mode.

Example: Setting values when a wait of at least 102.4 μs is set based on a 10 MHz resonator.

	7	6	5	4	3	2	1	0
OSTS						OSTS2 0	OSTS1 1	OSTS0 0

- <3> Clear (0) the MSTOP bit of the CSC register to start oscillating the X1 oscillator.

	7	6	5	4	3	2	1	0
CSC	MSTOP 0	XTSTOP 1						HIOSTOP 0

- <4> Use the OSTC register to wait for oscillation of the X1 oscillator to stabilize.

Example: Wait until the bits reach the following values when a wait of at least 102.4 μs is set based on a 10 MHz resonator.

	7	6	5	4	3	2	1	0
OSTC	MOST8 1	MOST9 1	MOST10 1	MOST11 0	MOST13 0	MOST15 0	MOST17 0	MOST18 0


- <5> Use the MCM0 bit of the CKC register to specify the X1 oscillation clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS 0	CSS 0	MCS 0	MCM0 1				

### 5.6.3 CPU clock status transition diagram

Figure 5 - 16 shows the CPU clock status transition diagram of this product.

**Figure 5 - 16 CPU Clock Status Transition Diagram**



Tables 5 - 3 to 5 - 5 show transition of the CPU clock and examples of setting the SFR registers.

**Table 5 - 3 CPU Clock Transition and SFR Register Setting Examples (1/3)**

(1) CPU operating with high-speed on-chip oscillator clock (B) after reset release (A)

Status Transition	SFR Register Setting
(A) → (B)	SFR registers do not have to be set (default status after reset release).

(2) CPU operating with high-speed system clock (C) after reset release (A)

(The CPU operates with the high-speed on-chip oscillator clock immediately after a reset release (B).)

(Setting sequence of SFR registers)

Setting Flag of SFR Register Status Transition	CMC Register <sup>Note 1</sup>			OSTS Register	CSC Register	OSTC Register	CKC Register
	EXCLK	OSCSEL	AMPH		MSTOP		MCM0
(A) → (B) → (C) (X1 clock: 1 MHz ≤ f <sub>x</sub> ≤ 10 MHz)	0	1	0	Note 2	0	Must be checked	1
(A) → (B) → (C) (X1 clock: 10 MHz < f <sub>x</sub> ≤ 20 MHz)	0	1	1	Note 2	0	Must be checked	1
(A) → (B) → (C) (external main clock)	1	1	×	Note 2	0	Need not be checked	1

**Note 1.** The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.

**Note 2.** Set the oscillation stabilization time as follows.

- Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time ≤ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

**Caution** Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 27 ELECTRICAL SPECIFICATIONS).

**Remark 1.** ×: don't care

**Remark 2.** (A) to (H) in Tables 5 - 3 to 5 - 5 correspond to (A) to (H) in Figure 5 - 16.

**Table 5 - 4 CPU Clock Transition and SFR Register Setting Examples (2/3)**

(3) CPU clock changing from high-speed on-chip oscillator clock (B) to high-speed system clock (C)

(Setting sequence of SFR registers) →

Setting Flag of SFR Register Status Transition	CMC Register <sup>Note 1</sup>			OSTS Register	CSC Register	OSTC Register	CKC Register
	EXCLK	OSCESEL	AMPH		MSTOP		
(B) → (C) (X1 clock: 1 MHz ≤ f <sub>x</sub> ≤ 10 MHz)	0	1	0	Note 2	0	Must be checked	1
(B) → (C) (X1 clock: 10 MHz < f <sub>x</sub> ≤ 20 MHz)	0	1	1	Note 2	0	Must be checked	1
(B) → (C) (external main clock)	1	1	×	Note 2	0	Must not be checked	1

Unnecessary if these registers are already set
 Unnecessary if the CPU is operating with the high-speed system clock

**Note 1.** The clock operation mode control register (CMC) can be changed only once after reset release. This setting is not necessary if it has already been set.

**Note 2.** Set the oscillation stabilization time as follows.

- Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time ≤ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

**Caution** Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 27 ELECTRICAL SPECIFICATIONS).

**Remark 1.** ×: don't care

**Remark 2.** (A) to (H) in Tables 5 - 3 to 5 - 5 correspond to (A) to (H) in Figure 5 - 16.

(4) CPU clock changing from high-speed system clock (C) to high-speed on-chip oscillator clock (B)

(Setting sequence of SFR registers) →

Setting Flag of SFR Register Status Transition	CSC Register	Oscillation accuracy stabilization time	CKC Register
	HIOSTOP		MCM0
(C) → (B)	0	30 μs	0

Unnecessary if the CPU is operating with the high-speed on-chip oscillator clock

**Remark** (A) to (H) in Tables 5 - 3 to 5 - 5 correspond to (A) to (H) in Figure 5 - 16.

**Table 5 - 5 CPU Clock Transition and SFR Register Setting Examples (3/3)**

- (5) • HALT mode (D) set while CPU is operating with high-speed on-chip oscillator clock (B)
- HALT mode (E) set while CPU is operating with high-speed system clock (C)

Status Transition	Setting
(B) → (D)	Executing HALT instruction
(C) → (E)	

**Remark** (A) to (H) in Tables 5 - 3 to 5 - 5 correspond to (A) to (H) in Figure 5 - 16.

- (6) • STOP mode (F) set while CPU is operating with high-speed on-chip oscillator clock (B)
- STOP mode (G) set while CPU is operating with high-speed system clock (C)

(Setting sequence) →

Status Transition		Setting		
(B) → (F)		Stopping peripheral functions that cannot operate in STOP mode	—	Executing STOP instruction
(C) → (G)	In X1 oscillation		Sets the OSTS register	
	External main system clock		—	

- (7) CPU changing from STOP mode (H) to SNOOZE mode (H)
- For details about the setting for switching from the STOP mode to the SNOOZE mode, see **12.8 SNOOZE Mode Function**, **13.5.7 SNOOZE mode function**, and **13.7.3 SNOOZE mode function**.

**Remark** (A) to (H) in Tables 5 - 3 to 5 - 5 correspond to (A) to (H) in Figure 5 - 16.

### 5.6.4 Condition before changing CPU clock and processing after changing CPU clock

Condition before changing the CPU clock and processing after changing the CPU clock are shown below.

**Table 5 - 6 Changing CPU Clock**

CPU Clock		Condition Before Change	Processing After Change
Before Change	After Change		
High-speed on-chip oscillator clock	X1 clock	Stabilization of X1 oscillation <ul style="list-style-type: none"> <li>• OSCSEL = 1, EXCLK = 0, MSTOP = 0</li> <li>• After elapse of oscillation stabilization time</li> </ul>	Operating current can be reduced by stopping high-speed on-chip oscillator (HIOSTOP = 1).
	External main system clock	Enabling input of external clock from the EXCLK pin <ul style="list-style-type: none"> <li>• OSCSEL = 1, EXCLK = 1, MSTOP = 0</li> </ul>	
X1 clock	High-speed on-chip oscillator clock	Oscillation of high-speed on-chip oscillator <ul style="list-style-type: none"> <li>• HIOSTOP = 0</li> </ul>	X1 oscillation can be stopped (MSTOP = 1).
	External main system clock	Transition not possible	—
External main system clock	High-speed on-chip oscillator clock	Oscillation of high-speed on-chip oscillator <ul style="list-style-type: none"> <li>• HIOSTOP = 0</li> </ul>	External main system clock input can be disabled (MSTOP = 1).
	X1 clock	<ul style="list-style-type: none"> <li>• Transition not possible</li> <li>• After elapse of oscillation stabilization time</li> </ul>	—

### 5.6.5 Time required for switchover of CPU clock and main system clock

By setting bits 4 (MCM0) of the system clock control register (CKC) and main system clock can be switched (between the high-speed on-chip oscillator clock and the high-speed system clock).

The actual switchover operation is not performed immediately after rewriting to the CKC register; operation continues on the pre-switchover clock for several clocks (see **Tables 5 - 7** and **5 - 8**).

Whether the main system clock is operating on the high-speed system clock or high-speed on-chip oscillator clock can be ascertained using bit 5 (MCS) of the CKC register.

When the CPU clock is switched, the peripheral hardware clock is also switched.

**Table 5 - 7 Maximum Time Required for Main System Clock Switchover**

Clock A	Switching directions	Clock B	Remark
f <sub>IH</sub>	↔	f <sub>MX</sub>	See <b>Table 5 - 8</b>

**Table 5 - 8 Maximum Number of Clocks Required for f<sub>IH</sub> ↔ f<sub>MX</sub>**

Set Value Before Switchover		Set Value After Switchover	
MCM0		MCM0	
		0 (f <sub>MAIN</sub> = f <sub>IH</sub> )	1 (f <sub>MAIN</sub> = f <sub>MX</sub> )
0 (f <sub>MAIN</sub> = f <sub>IH</sub> )	f <sub>MX</sub> ≥ f <sub>IH</sub>		2 clock
	f <sub>MX</sub> < f <sub>IH</sub>		1 + f <sub>IH</sub> /f <sub>MX</sub> clock
1 (f <sub>MAIN</sub> = f <sub>IH</sub> )	f <sub>MX</sub> ≥ f <sub>IH</sub>	2f <sub>MX</sub> /f <sub>IH</sub> clock	
	f <sub>MX</sub> < f <sub>IH</sub>	2 clock	

**Remark 1.** The number of clocks listed in Table 5 - 8 is the number of CPU clocks before switchover.

**Remark 2.** Calculate the number of clocks in Table 5 - 8 by rounding up the number after the decimal position.

Example When switching the main system clock from the high-speed system clock to the high-speed on-chip oscillator clock (@ oscillation with f<sub>IH</sub> = 8 MHz, f<sub>MX</sub> = 10 MHz)  
 $2f_{MX}/f_{IH} = 2 (10/8) = 2.5 \rightarrow 3$  clocks

### 5.6.6 Conditions before clock oscillation is stopped

The following lists the register flag settings for stopping the clock oscillation (disabling external clock input) and conditions before the clock oscillation is stopped.

**Table 5 - 9 Conditions Before the Clock Oscillation Is Stopped and Flag Settings**

Clock	Conditions Before Clock Oscillation Is Stopped (External Clock Input Disabled)	Flag Settings of SFR Register
High-speed on-chip oscillator clock	MCS = 1 (The CPU is operating on a clock other than the high-speed on-chip oscillator clock.)	HIOSTOP = 1
X1 clock	MCS = 0	MSTOP = 1
External main system clock	(The CPU is operating on a clock other than the high-speed system clock.)	

### 5.7 Operation-Verified Resonators and Reference Oscillator Constants As of June 2012

The following shows operation-verified resonators and their reference oscillator constants.

These oscillator constants are reference values based on evaluation in a specific environment by the resonator manufacturer.


If it is necessary to optimize the oscillator characteristics in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit.

The oscillation voltage and oscillation frequency only indicate the oscillator characteristic.

Use the μPD79F7027, μPD79F7028 so that the internal operation conditions are within the specifications of the DC and AC characteristics.

**Figure 5 - 17 Example of External Circuit**

(a) X1 oscillation



(1) X1 oscillation

Manufacturer	Resonator	Part Number	SMD/Lead	Frequency (MHz)	Flash Operation Mode <sup>Note 1</sup>	Circuit Constants (Reference) <sup>Note 2</sup>			Voltage Range (V)		
						C1 (pF)	C2 (pF)	Rd (kΩ)	MIN.	MAX.	
Murata Manufacturing Co., Ltd.	Ceramic resonator	CSTCR4M00G55-R0	SMD	4.0	LS	(39)	(39)	0	2.7	5.5	
		CSTLS4M00G53-B0	Lead			(15)	(15)	0			
		CSTCR5M00G53-R0	SMD	5.0		(15)	(15)	0			
		CSTLS5M00G53-B0	Lead			(15)	(15)	0			
		CSTCR6M00G53-R0	SMD	6.0		(15)	(15)	0			
		CSTLS6M00G53-B0	Lead			(15)	(15)	0			
		CSTCE8M00G52-R0	SMD	8.0		(10)	(10)	0			
		CSTLS8M00G53-B0	Lead			(15)	(15)	0			
		CSTCR5M00G53-R0	SMD	5.0		HS	(15)	(15)	0	2.7	5.5
		CSTLS5M00G53-B0	Lead				(15)	(15)	0		
		CSTCR6M00G53-R0	SMD	6.0			(15)	(15)	0		
		CSTLS6M00G53-B0	Lead				(15)	(15)	0		
		CSTCE8M00G52-R0	SMD	8.0			(10)	(10)	0		
		CSTLS8M00G53-B0	Lead				(15)	(15)	0		
		CSTCE10M0G52-R0	SMD	10.0			(10)	(10)	0		
		CSTLS10M0G53-B0	Lead				(15)	(15)	0		
		CSTCE16M0V53-R0	SMD	16.0			(15)	(15)	0		
		CSTLS16M0X51-B0	Lead				(5)	(5)	0		
CSTCE20M0V51-R0	SMD	20.0	HS	(5)	(5)		0	2.7	5.5		
CSTLS20M0X51-B0	Lead			(5)	(5)		0				
Nihon Dempa Kogyo Co., Ltd.	Ceramic resonator	NX3225HA <sup>Note 3</sup>	SMD	20	HS		Note 3			2.7	5.5

**Note 1.** Set the flash operation mode by using the CMODE1 and CMODE0 bits of the option byte (000C2H).

**Note 2.** Values in parentheses in the C1 and C2 columns indicate an internal capacitance.

**Note 3.** When using these resonators, contact Nihon Dempa Kogyo Co., Ltd (<http://www.ndk.com/en>) for more information on matching.

(Cautions are listed on the next page.)

**Caution 1.** The parameters of operation-verified resonators and the reference oscillator constants shown above are only reference values based on the information provided from the resonator manufacturer. Renesas Electronics Corporation disclaims any warranties regarding the values.


The reference oscillator constants are the results of tests carried out by the resonator manufacturer under fixed operating conditions. Values may differ for actual systems. Confirm the optimal oscillator constants applicable to your systems with the resonator manufacturer for evaluation on the implementation circuit. In addition, the above conditions are for oscillating the resonator which is connected to the MCU, and do not show MCU operation conditions. Use the MCU so that the internal operation conditions are within the specifications of the DC and AC characteristics.

**Caution 2.** Left open because feed-back resistors are internally provided in the MCU.

## CHAPTER 6 TIMER ARRAY UNIT

The timer array unit has four 16-bit timers.

Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more “channels” can be used to create a high-accuracy timer.



For details about each function, see the table below.

Independent channel operation function	Simultaneous channel operation function
<ul style="list-style-type: none"> <li>• Interval timer (→ refer to 6.7.1)</li> <li>• Square wave output (→ refer to 6.7.1)</li> <li>• External event counter (→ refer to 6.7.2)</li> <li>• Divider function <sup>Note</sup> (→ refer to 6.7.3)</li> <li>• Input pulse interval measurement (→ refer to 6.7.4)</li> <li>• Measurement of high-/low-level width of input signal (→ refer to 6.7.5)</li> <li>• Delay counter (→ refer to 6.7.6)</li> </ul>	<ul style="list-style-type: none"> <li>• One-shot pulse output (→ refer to 6.8.1)</li> <li>• PWM output (→ refer to 6.8.2)</li> <li>• Multiple PWM output (→ refer to 6.8.3)</li> </ul>

**Note** Only channel 0 of timer array unit 0.

It is possible to use the 16-bit timer of channels 1 and 3 of the unit 0 as two 8-bit timers (higher and lower). The functions that can use channels 1 and 3 as 8-bit timers are as follows:

- Interval timer
- External event counter (lower 8-bit timer only)
- Delay counter (lower 8-bit timer only)

## 6.1 Functions of Timer Array Unit


Timer array unit has the following functions.

### 6.1.1 Independent channel operation function

By operating a channel independently, it can be used for the following purposes without being affected by the operation mode of other channels.


(1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMmn) at fixed intervals.




(2) Square wave output

A toggle operation is performed each time INTTMmn interrupt is generated and a square wave with a duty factor of 50% is output from a timer output pin (TOMn).




(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (TIMn) has reached a specific value.




(4) Divider function (channel 0 only)

A clock input from a timer input pin (TI00) is divided and output from an output pin (TO00).



(5) Input pulse interval measurement


Counting is started by the valid edge of a pulse signal input to a timer input pin (TIMn). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.



(Note, Caution, and Remark are listed on the next page.)


(6) Measurement of high-/low-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (TImn), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.



(7) Delay counter

Counting is started at the valid edge of the signal input to the timer input pin (TImn), and an interrupt is generated after any delay period.




**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

### 6.1.2 Simultaneous channel operation function

By using the combination of a master channel (a reference timer mainly controlling the cycle) and slave channels (timers operating according to the master channel), channels can be used for the following purposes.


(1) One-shot pulse output

Two channels are used as a set to generate a one-shot pulse with a specified output timing and a specified pulse width.




(2) PWM (Pulse Width Modulation) output

Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.



(Caution is listed on the next page.)

- (3) Multiple PWM (Pulse Width Modulation) output  
 By extending the PWM function and using one master channel and two or more slave channels, up to three types of PWM signals that have a specific period and a specified duty factor can be generated.



**Caution** The following rules apply when using multiple channels simultaneously.

- Only an even-numbered channel (channel 0, 2) can be specified as the master channel.
- Only channels with lower channel numbers than the master channel can be specified as slave channels (multiple slave channels can be set).

For details about the rules of simultaneous channel operation function, see 6.4.1 Basic rules of simultaneous channel operation function.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3),  
 p, q: Slave channel number (n < p < q ≤ 3)

### 6.1.3 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8-bit timer channels. This function can only be used for channels 1 and 3.

**Caution** There are several rules for using 8-bit timer operation function.  
 For details, see 6.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only).

## 6.2 Configuration of Timer Array Unit

Timer array unit includes the following hardware.

**Table 6 - 1 Configuration of Timer Array Unit**

Item	Configuration
Timer/counter	Timer count register mn (TCRmn)
Register	Timer data register mn (TDRmn)
Timer input	TI00 to TI03
Timer output	TO00 to TO03, output controller
Control registers	<Registers of unit setting block> <ul style="list-style-type: none"> <li>• Peripheral enable register 0 (PER0)</li> <li>• Timer clock select register m (TPSm)</li> <li>• Timer channel enable status register m (TEm)</li> <li>• Timer channel start register m (TSM)</li> <li>• Timer channel stop register m (TTm)</li> <li>• Timer input select register 0 (TIS0)</li> <li>• Timer output enable register m (TOEm)</li> <li>• Timer output register m (TOM)</li> <li>• Timer output level register m (TOLm)</li> <li>• Timer output mode register m (TOMm)</li> </ul>
	<Registers of each channel> <ul style="list-style-type: none"> <li>• Timer mode register mn (TMRmn)</li> <li>• Timer status register mn (TSRmn)</li> <li>• Noise filter enable register 1 (NFEN1)</li> <li>• Port mode register (PMxx) <small>Note 2</small></li> <li>• Port register (Pxx) <small>Note 2</small></li> </ul>

**Note 1.** See **Table 6 - 2 Timer I/O Pins provided in Each Product** for details.

**Note 2.** See **6.3 (14) Port mode registers 0, 1, 3 (PM0, PM1, PM3)**.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

The presence or absence of timer I/O pins in each timer array unit channel depends on the product.

**Table 6 - 2 Timer I/O Pins provided in Each Product**


Timer array unit channels		I/O Pins of Each Product
		30, 32-pin
Unit 0	Channel 0	P00/TI00, P01/TO00
	Channel 1	P16/TI01/TO01
	Channel 2	P17/TI02/TO02
	Channel 3	P31/TI03/TO03

**Remark** When timer input and timer output are shared by the same pin, either only timer input or only timer output can be used.

×


Tables 6 - 1 and 6 - 2 show the block diagrams of the timer array unit.

Figure 6 - 1 Entire Configuration of Timer Array Unit 0



**Remark** fil: Low-speed on-chip oscillator clock frequency

Figure 6 - 2 Internal Block Diagram of Channel of Timer Array Unit 0



Remark n = 0, 2

(1) Timer count register mn (TCRmn)


The TCRmn register is a 16-bit read-only register and is used to count clocks.

The value of this counter is incremented or decremented in synchronization with the rising edge of a count clock.

Whether the counter is incremented or decremented depends on the operation mode that is selected by the MDmn3 to MDmn0 bits of timer mode register mn (TMRmn) (refer to 6.3 (3) Timer mode register mn (TMRmn)).

Figure 6 - 3 Format of Timer count register mn (TCRmn)

Address: F0180H, F0181H (TCR00) to F0186H, F0187H (TCR03) After reset: FFFFH R



Remark m: Unit number (m = 0), n: Channel number (n = 0 to 3)

The count value can be read by reading timer count register mn (TCRmn).

The count value is set to FFFFH in the following cases.

- When the reset signal is generated
- When the TAUmEN bit of peripheral enable register 0 (PER0) is cleared
- When counting of the slave channel has been completed in the PWM output mode
- When counting of the slave channel has been completed in the delay count mode
- When counting of the master/slave channel has been completed in the one-shot pulse output mode
- When counting of the slave channel has been completed in the multiple PWM output mode

The count value is cleared to 0000H in the following cases.

- When the start trigger is input in the capture mode
- When capturing has been completed in the capture mode

**Caution** The count value is not captured to timer data register mn (TDRmn) even when the TCRmn register is read.

The TCRmn register read value differs as follows according to operation mode changes and the operating status.

**Table 6 - 3 Timer Count Register mn (TCRmn) Read Value in Various Operation Modes**

Operation Mode	Count Mode	Timer count register mn (TCRmn) Read Value <sup>Note</sup>			
		Value if the operation mode was changed after releasing reset	Value if the operation mode was changed after count operation paused (TTmn = 1)	Value if the Operation was restarted after count operation paused (TTmn = 1)	Value when waiting for a start trigger after one count
Interval timer mode	Count down	FFFFH	Undefined	Stop value	—
Capture mode	Count up	0000H	Undefined	Stop value	—
Event counter mode	Count down	FFFFH	Undefined	Stop value	—
One-count mode	Count down	FFFFH	Undefined	Stop value	FFFFH
Capture & one-count mode	Count up	0000H	Undefined	Stop value	Capture value of TDRmn register + 1

**Note** This indicates the value read from the TCRmn register when channel n has stopped operating as a timer (TEmn = 0) and has been enabled to operate as a counter (TSmn = 1). The read value is held in the TCRmn register until the count operation starts.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(2) Timer data register mn (TDRmn)

This is a 16-bit register from which a capture function and a compare function can be selected.

The capture or compare function can be switched by selecting an operation mode by using the MDmn3 to MDmn0 bits of timer mode register mn (TMRmn).


The value of the TDRmn register can be changed at any time.

This register can be read or written in 16-bit units.


In addition, for the TDRm1 and TDRm3 registers, while in the 8-bit timer mode (when the SPLIT bits of timer mode registers 01 and 03 (TMRm1, TMRm3) are 1), it is possible to rewrite the data in 8-bit units, with TDRm1H and TDRm3H used as the higher 8 bits, and TDRm1L and TDRm3L used as the lower 8 bits. However, reading is only possible in 16-bit units.

Reset signal generation clears this register to 0000H.

**Figure 6 - 4 Format of Timer data register mn (TDRmn) (n = 0, 2)**



**Figure 6 - 5 Format of Timer data register mn (TDRmn) (n = 1, 3)**



(i) When timer data register mn (TDRmn) is used as compare register

Counting down is started from the value set to the TDRmn register. When the count value reaches 0000H, an interrupt signal (INTTMmn) is generated. The TDRmn register holds its value until it is rewritten.

**Caution** The TDRmn register does not perform a capture operation even if a capture trigger is input, when it is set to the compare function.

(ii) When timer data register mn (TDRmn) is used as capture register

The count value of timer count register mn (TCRmn) is captured to the TDRmn register when the capture trigger is input.

A valid edge of the TImn pin can be selected as the capture trigger. This selection is made by timer mode register mn (TMRmn).

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

### 6.3 Registers Controlling Timer Array Unit

Timer array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Timer clock select register m (TPSm)
- Timer mode register mn (TMRmn)
- Timer status register mn (TSRmn)
- Timer channel enable status register m (TEm)
- Timer channel start register m (TSM)
- Timer channel stop register m (TTm)
- Timer input select register 0 (TIS0)
- Timer output enable register m (TOEm)
- Timer output register m (TOM)
- Timer output level register m (TOLm)
- Timer output mode register m (TOMm)
- Noise filter enable register 1 (NFEN1)
- Port mode register (PMxx) <sup>Note</sup>
- Port register (Pxx) <sup>Note</sup>

**Note** For details, see **6.3 (14) Port mode registers 0, 1, 3 (PM0, PM1, PM3)**.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(1) Peripheral enable register 0 (PER0)

This registers is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the timer array unit 0 is used, be sure to set bit 0 (TAU0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 6 - 6 Format of Peripheral enable register 0 (PER0)**

Address: F00F0H    After reset: 00H    R/W

Symbol    <7>                  6                  <5>                  4                  3                  <2>                  1                  <0>

PER0	INTEN	0	ADCEN	0	0	SAU0EN	0	TAU0EN
------	-------	---	-------	---	---	--------	---	--------

TAU0EN	Control of timer array 0 unit input clock
0	Stops supply of input clock. • SFR used by the timer array unit 0 cannot be written. • The timer array unit 0 is in the reset status.
1	Supplies input clock. • SFR used by the timer array unit 0 can be read/written.

**Caution 1.** When setting the timer array unit, be sure to set the TAU0EN bit to 1 first. If TAU0EN = 0, writing to a control register of timer array unit is ignored, and all read values are default values (except for the timer input select register 0 (TIS0), noise filter enable register 1 (NFEN1), port mode registers 0, 12, 14 (PM0, PM12, PM14), and port registers 0, 1, 3 (P0, P1, P3)).

**Caution 2.** Be sure to clear the following bits to 0.  
Bits 1, 3, 4, 6

## (2) Timer clock select register m (TPSm)

The TPSm register is a 16-bit register that is used to select two types or four types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel from external prescaler. CKm1 is selected by using bits 7 to 4 of the TPSm register, and CKm0 is selected by using bits 3 to 0. In addition, for channel 1 and 3, CKm2 is selected by using bits 9 and 8 of the TPSm register, and CKm3 is selected by using bits 13 and 12.

Rewriting of the TPSm register during timer operation is possible only in the following cases.

If the PRSm00 to PRSm03 bits can be rewritten (n = 0 to 3):

All channels for which CKm0 is selected as the operation clock (CKSmn1, CKSmn0 = 0, 0) are stopped (TEmn = 0).

If the PRSm10 to PRSm13 bits can be rewritten (n = 0 to 3):

All channels for which CKm2 is selected as the operation clock (CKSmn1, CKSmn0 = 0, 1) are stopped (TEmn = 0).

If the PRSm20 and PRSm21 bits can be rewritten (n = 1, 3):

All channels for which CKm1 is selected as the operation clock (CKSmn1, CKSmn0 = 1, 0) are stopped (TEmn = 0).

If the PRSm30 and PRSm31 bits can be rewritten (n = 1, 3):

All channels for which CKm3 is selected as the operation clock (CKSmn1, CKSmn0 = 1, 1) are stopped (TEmn = 0).

The TPSm register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 6 - 7 Format of Timer clock select register m (TPSm) (1/2)

Address: F01B6H, F01B7H (TPS0)

After reset: 0000H

R/W

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TPSm	0	0	PRSm 31	PRSm 30	0	0	PRSm 21	PRSm 20	PRSm 13	PRSm 12	PRSm 11	PRSm 10	PRSm 03	PRSm 02	PRSm 01	PRSm 00
------	---	---	------------	------------	---	---	------------	------------	------------	------------	------------	------------	------------	------------	------------	------------

PRS mk3	PRS mk2	PRS mk1	PRS mk0	Selection of operation clock (CKmk) <sup>Note (k = 0, 1)</sup>				
				fCLK = 2 MHz	fCLK = 5 MHz	fCLK = 10 MHz	fCLK = 20 MHz	
0	0	0	0	fCLK	2 MHz	5 MHz	10 MHz	20 MHz
0	0	0	1	fCLK/2	1 MHz	2.5 MHz	5 MHz	10 MHz
0	0	1	0	fCLK/2 <sup>2</sup>	500 kHz	1.25 MHz	2.5 MHz	5 MHz
0	0	1	1	fCLK/2 <sup>3</sup>	250 kHz	625 kHz	1.25 MHz	2.5 MHz
0	1	0	0	fCLK/2 <sup>4</sup>	125 kHz	312.5 kHz	625 kHz	1.25 MHz
0	1	0	1	fCLK/2 <sup>5</sup>	62.5 kHz	156.2 kHz	312.5 kHz	625 kHz
0	1	1	0	fCLK/2 <sup>6</sup>	31.25 kHz	78.1 kHz	156.2 kHz	312.5 kHz
0	1	1	1	fCLK/2 <sup>7</sup>	15.62 kHz	39.1 kHz	78.1 kHz	156.2 kHz
1	0	0	0	fCLK/2 <sup>8</sup>	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz
1	0	0	1	fCLK/2 <sup>9</sup>	3.91 kHz	9.76 kHz	19.5 kHz	39.1 kHz
1	0	1	0	fCLK/2 <sup>10</sup>	1.95 kHz	4.88 kHz	9.76 kHz	19.5 kHz
1	0	1	1	fCLK/2 <sup>11</sup>	976 Hz	2.44 kHz	4.88 kHz	9.76 kHz
1	1	0	0	fCLK/2 <sup>12</sup>	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz
1	1	0	1	fCLK/2 <sup>13</sup>	244 Hz	610 Hz	1.22 kHz	2.44 kHz
1	1	1	0	fCLK/2 <sup>14</sup>	122 Hz	305 Hz	610 Hz	1.22 kHz
1	1	1	1	fCLK/2 <sup>15</sup>	61 Hz	153 Hz	305 Hz	610 Hz

**Note** When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), stop timer array unit (TTm = 000FH).

**Caution 1.** Be sure to clear bits 15, 14, 11, 10 to “0”.

**Caution 2.** If fCLK (undivided) is selected as the operation clock (CKmk) and TDRnm is set to 0000H (m = 0 to 3), interrupt requests output from timer array units are not detected.

**Remark 1.** fCLK: CPU/peripheral hardware clock frequency

**Remark 2.** Waveform of the clock to be selected in the TPS0 register which becomes high level for one period of fCLK from its rising edge. For details, see 6.5.1 Count clock (fCLK).

**Figure 6 - 8 Format of Timer clock select register m (TPSm) (2/2)**

Address: F01B6H, F01B7H (TPS0)

After reset: 0000H

R/W

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TPSm	0	0	PRSm 31	PRSm 30	0	0	PRSm 21	PRSm 20	PRSm 13	PRSm 12	PRSm 11	PRSm 10	PRSm 03	PRSm 02	PRSm 01	PRSm 00
------	---	---	------------	------------	---	---	------------	------------	------------	------------	------------	------------	------------	------------	------------	------------

PRSm21	PRSm20	Selection of operation clock (CKm2) <sup>Note</sup>				
		fCLK = 2 MHz	fCLK = 5 MHz	fCLK = 10 MHz	fCLK = 20 MHz	
0	0	fCLK/2	1 MHz	2.5 MHz	5 MHz	10 MHz
0	1	fCLK/2 <sup>2</sup>	500 kHz	1.25 MHz	2.5 MHz	5 MHz
1	0	fCLK/2 <sup>4</sup>	125 kHz	312.5 kHz	625 kHz	1.25 MHz
1	1	fCLK/2 <sup>6</sup>	31.25 kHz	78.1 kHz	156.2 kHz	312.5 kHz

PRSm31	PRSm30	Selection of operation clock (CKm3) <sup>Note</sup>				
		fCLK = 2 MHz	fCLK = 5 MHz	fCLK = 10 MHz	fCLK = 20 MHz	
0	0	fCLK/2 <sup>8</sup>	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz
0	1	fCLK/2 <sup>10</sup>	1.95 kHz	4.88 kHz	9.76 kHz	19.5 kHz
1	0	fCLK/2 <sup>12</sup>	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz
1	1	fCLK/2 <sup>14</sup>	122 Hz	305 Hz	610 Hz	1.22 kHz

**Note** When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), stop timer array unit (TTm = 000FH).

**Caution** Be sure to clear bits 15, 14, 11, 10 to "0".

By using channels 1 and 3 in the 8-bit timer mode and specifying CKm2 or CKm3 as the operation clock, the interval times shown in Table 6 - 4 can be achieved by using the interval timer function.

**Table 6 - 4 Interval Times Available for Operation Clock CKSm2 or CKSm3**

Clock		Interval time (fCLK = 20 MHz)			
		16 μs	160 μs	1.6 ms	16 ms
CKm2	fCLK/2	√	—	—	—
	fCLK/2 <sup>2</sup>	√	—	—	—
	fCLK/2 <sup>4</sup>	√	√	—	—
	fCLK/2 <sup>6</sup>	√	√	—	—
CKm3	fCLK/2 <sup>8</sup>	—	√	√	—
	fCLK/2 <sup>10</sup>	—	√	√	—
	fCLK/2 <sup>12</sup>	—	—	√	√
	fCLK/2 <sup>14</sup>	—	—	√	√

**Note** The margin is within 5%.

**Remark 1.** fCLK: CPU/peripheral hardware clock frequency

**Remark 2.** For details of a signal of fCLK/2<sup>i</sup> selected with the TPSm register, see 6.5.1 Count clock (fTCLK).

## (3) Timer mode register mn (TMRmn)

The TMRmn register sets an operation mode of channel n. This register is used to select the operation clock (fmck), select the count clock, select the master/slave, select the 16 or 8-bit timer (only for channels 1 and 3), specify the start trigger and capture trigger, select the valid edge of the timer input, and specify the operation mode (interval, capture, event counter, one-count, or capture and one-count).

Rewriting the TMRmn register is prohibited when the register is in operation (when TEMn = 1). However, bits 7 and 6 (CISmn1, CISmn0) can be rewritten even while the register is operating with some functions (when TEMn = 1) (for details, see **6.7 Independent Channel Operation Function of Timer Array Unit** and **6.8 Simultaneous Channel Operation Function of Timer Array Unit**).

The TMRmn register can be set by a 16-bit memory manipulation instruction.  
Reset signal generation clears this register to 0000H.

**Caution** The bits mounted depend on the channels in the bit 11 of TMRmn register.

**TMRm2: MASTERmn bit (n = 2)**

**TMRm1, TMRm3: SPLITmn bit (n = 1, 3)**

**TMRm0: Fixed to 0**

**Figure 6 - 9 Format of Timer mode register mn (TMRmn) (1/4)**

Address: F0190H, F0191H (TMR00) to F0196H, F0197H (TMR03), After reset: 0000H R/W

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TMRmn (n = 2)	CKSm n1	CKSm n0	0	CCSm n	MAST ERmn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
------------------	------------	------------	---	-----------	--------------	------------	------------	------------	------------	------------	---	---	-----------	-----------	-----------	-----------

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TMRmn (n = 1, 3)	CKSm n1	CKSm n0	0	CCSm n	SPLIT mn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
---------------------	------------	------------	---	-----------	-------------	------------	------------	------------	------------	------------	---	---	-----------	-----------	-----------	-----------

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TMRmn (n = 0)	CKSm n1	CKSm n0	0	CCSm n	0 Note 1	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
------------------	------------	------------	---	-----------	-------------	------------	------------	------------	------------	------------	---	---	-----------	-----------	-----------	-----------

CKSmn1	CKSmn0	Selection of operation clock (fmck) of channel n
0	0	Operation clock CKm0 set by timer clock select register m (TPSm)
0	1	Operation clock CKm2 set by timer clock select register m (TPSm)
1	0	Operation clock CKm1 set by timer clock select register m (TPSm)
1	1	Operation clock CKm3 set by timer clock select register m (TPSm)

Operation clock (fmck) is used by the edge detector. A count clock (fCLK) and a sampling clock are generated depending on the setting of the CCSmn bit.  
The operation clocks CKm2 and CKm3 can only be selected for channels 1 and 3.

CCSmn	Selection of count clock (fCLK) of channel n
0	Operation clock (fmck) specified by the CKSmn0 and CKSmn1 bits
1	Valid edge of input signal input from the TImn pin

Count clock (fCLK) is used for the timer/counter, output controller, and interrupt controller.

**Note 1.** Bit 11 is fixed at 0 of read only, write is ignored.

**Caution 1.** Be sure to clear bits 13, 5, and 4 to “0”.

**Caution 2.** The timer array unit must be stopped (TTm = 00FFH) if the clock selected for fCLK is changed (by changing the value of the system clock control register (CKC)), even if the operating clock specified by using the CKSmn0 and CKSmn1 bits (fmck) or the valid edge of the signal input from the TImn pin is selected as the count clock (fCLK).

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

**Figure 6 - 10 Format of Timer mode register mn (TMRmn) (2/4)**

Address: F0190H, F0191H (TMR00) to F0196H, F0197H (TMR03), After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn (n = 2)	CKSm n1	CKSm n0	0	CCSm n	MAST ERmn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn (n = 1, 3)	CKSm n1	CKSm n0	0	CCSm n	SPLIT mn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn (n = 0)	CKSm n1	CKSm n0	0	CCSm n	0 Note 1	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0

(Bit 11 of TMRmn (n = 2))

MASTERmn	Selection between using channel n independently or simultaneously with another channel (as a slave or master)
0	Operates in independent channel operation function or as slave channel in simultaneous channel operation function.
1	Operates as master channel in simultaneous channel operation function.
Only channel 2 can be set as a master channel (MASTERmn = 1). Channel 0 is fixed to 0 (channel 0 always operates as master regardless of the bit setting, because it is the highest channel). Clear the MASTERmn bit to 0 for a channel that is used with the independent channel operation function.	

(Bit 11 of TMRmn (n = 1, 3))

SPLITmn	Selection of 8 or 16-bit timer operation for channels 1 and 3
0	Operates as 16-bit timer. (Operates in independent channel operation function or as slave channel in simultaneous channel operation function.)
1	Operates as 8-bit timer.

STSmn2	STSmn1	STSmn0	Setting of start trigger or capture trigger of channel n
0	0	0	Only software trigger start is valid (other trigger sources are unselected).
0	0	1	Valid edge of the TImn pin input is used as both the start trigger and capture trigger.
0	1	0	Both the edges of the TImn pin input are used as a start trigger and a capture trigger.
1	0	0	Interrupt signal of the master channel is used (when the channel is used as a slave channel with the simultaneous channel operation function).
Other than above			Setting prohibited

**Note 1.** Bit 11 is fixed at 0 of read only, write is ignored.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

**Figure 6 - 11 Format of Timer mode register mn (TMRmn) (3/4)**

Address: F0190H, F0191H (TMR00) to F0196H, F0197H (TMR03), After reset: 0000H R/W

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TMRmn (n = 2)	CKSm n1	CKSm n0	0	CCSm n	MAST ERmn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
------------------	------------	------------	---	-----------	--------------	------------	------------	------------	------------	------------	---	---	-----------	-----------	-----------	-----------

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TMRmn (n = 1, 3)	CKSm n1	CKSm n0	0	CCSm n	SPLIT mn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
---------------------	------------	------------	---	-----------	-------------	------------	------------	------------	------------	------------	---	---	-----------	-----------	-----------	-----------

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TMRmn (n = 0)	CKSm n1	CKSm n0	0	CCSm n	0 Note 1	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
------------------	------------	------------	---	-----------	-------------	------------	------------	------------	------------	------------	---	---	-----------	-----------	-----------	-----------

CIS mn1	CIS mn0	Selection of TImn pin input valid edge	
0	0	Falling edge	
0	1	Rising edge	
1	0	Both edges (when low-level width is measured) Start trigger: Falling edge, Capture trigger: Rising edge	
1	1	Both edges (when high-level width is measured) Start trigger: Rising edge, Capture trigger: Falling edge	
If both the edges are specified when the value of the STSmn2 to STSmn0 bits is other than 010B, set the CISmn1 to CISmn0 bits to 10B.			

MD mn3	MD mn2	MD mn1	MD mn0	Operation mode of channel n	Corresponding function	Count operation of TCR
0	0	0	1/0	Interval timer mode	Interval timer / Square wave output / Divider function / PWM output (master)	Counting down
0	1	0	1/0	Capture mode	Input pulse interval measurement	Counting up
0	1	1	0	Event counter mode	External event counter	Counting down
1	0	0	1/0	One-count mode	Delay counter / One-shot pulse output / PWM output (slave)	Counting down
1	1	0	0	Capture & one-count mode	Measurement of high-/low-level width of input signal	Counting up
Other than above				Setting prohibited		
The operation of the MDmn0 bit varies depending on each operation mode (see <b>Figure 6 - 12</b> ).						

**Note 1.** Bit 11 is fixed at 0 of read only, write is ignored.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

**Figure 6 - 12 Format of Timer mode register mn (TMRmn) (4/4)**

Address: F0190H, F0191H (TMR00) to F0196H, F0197H (TMR03), After reset: 0000H R/W

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TMRmn (n = 2)	CKSm n1	CKSm n0	0	CCSm n	MAST ERmn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
------------------	------------	------------	---	-----------	--------------	------------	------------	------------	------------	------------	---	---	-----------	-----------	-----------	-----------

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TMRmn (n = 1, 3)	CKSm n1	CKSm n0	0	CCSm n	SPLIT mn	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
---------------------	------------	------------	---	-----------	-------------	------------	------------	------------	------------	------------	---	---	-----------	-----------	-----------	-----------

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TMRmn (n = 0)	CKSm n1	CKSm n0	0	CCSm n	0 Note 1	STSm n2	STSm n1	STSm n0	CISmn 1	CISmn 0	0	0	MDmn 3	MDmn 2	MDmn 1	MDmn 0
------------------	------------	------------	---	-----------	-------------	------------	------------	------------	------------	------------	---	---	-----------	-----------	-----------	-----------

Operation mode (Value set by the MDmn3 to MDmn1 bits (see Figure 6 - 11))	MDm n0	Setting of starting counting and interrupt
<ul style="list-style-type: none"> <li>Interval timer mode (0, 0, 0)</li> <li>Capture mode (0, 1, 0)</li> </ul>	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
	1	Timer interrupt is generated when counting is started (timer output also changes).
<ul style="list-style-type: none"> <li>Event counter mode (0, 1, 1)</li> </ul>	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
<ul style="list-style-type: none"> <li>One-count mode <sup>Note 2</sup> (1, 0, 0)</li> </ul>	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated, either.
	1	Start trigger is valid during counting operation <sup>Note 3</sup> . At that time, interrupt is also generated.
<ul style="list-style-type: none"> <li>Capture &amp; one-count mode (1, 1, 0)</li> </ul>	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time interrupt is not generated, either.
Other than above		Setting prohibited

**Note 1.** Bit 11 is fixed at 0 of read only, write is ignored.

**Note 2.** In one-count mode, interrupt output (INTTMmn) when starting a count operation and TOMn output are not controlled.

**Note 3.** If the start trigger (TSMn = 1) is issued during operation, the counter is initialized, an interrupt is generated, and recounting is started.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(4) Timer status register mn (TSRmn)

The TSRmn register indicates the overflow status of the counter of channel n.


The TSRmn register is valid only in the capture mode (MDmn3 to MDmn1 = 010B) and capture & one-count mode (MDmn3 to MDmn1 = 110B). See **Table 6 - 5** for the operation of the OVF bit in each operation mode and set/clear conditions.

The TSRmn register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the TSRmn register can be set with an 8-bit memory manipulation instruction with TSRmnL.

Reset signal generation clears this register to 0000H.

**Figure 6 - 13 Format of Timer status register mn (TSRmn)**



**Remark**    m: Unit number (m = 0), n: Channel number (n = 0 to 3)

**Table 6 - 5 OVF Bit Operation and Set/Clear Conditions in Each Operation Mode**

Timer operation mode	OVF bit	Set/clear conditions
• Capture mode	clear	When no overflow has occurred upon capturing
• Capture & one-count mode	set	When an overflow has occurred upon capturing
• Interval timer mode	clear	— (Use prohibited)
• Event counter mode	set	
• One-count mode		

**Remark**    The OVF bit does not change immediately after the counter has overflowed, but changes upon the subsequent capture.

(5) Timer channel enable status register m (TE<sub>m</sub>)

The TE<sub>m</sub> register is used to enable or stop the timer operation of each channel.

Each bit of the TE<sub>m</sub> register corresponds to each bit of the timer channel start register m (TS<sub>m</sub>) and the timer channel stop register m (TT<sub>m</sub>). When a bit of the TS<sub>m</sub> register is set to 1, the corresponding bit of this register is set to 1. When a bit of the TT<sub>m</sub> register is set to 1, the corresponding bit of this register is cleared to 0.

The TE<sub>m</sub> register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the TE<sub>m</sub> register can be set with a 1-bit or 8-bit memory manipulation instruction with TE<sub>m</sub>L. Reset signal generation clears this register to 0000H.

**Figure 6 - 14 Format of Timer channel enable status register m (TE<sub>m</sub>)**

Address: F01B0H, F01B1H (TE0)

After reset: 0000H

R

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TE <sub>m</sub>	0	0	0	0	TEH <sub>m</sub> 3	0	TEH <sub>m</sub> 1	0	0	0	0	0	0	TE <sub>m</sub> 3	TE <sub>m</sub> 2	TE <sub>m</sub> 1	TE <sub>m</sub> 0
-----------------	---	---	---	---	-----------------------	---	-----------------------	---	---	---	---	---	---	-------------------	-------------------	-------------------	-------------------

TEH <sub>m</sub> 3	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 3 is in the 8-bit timer mode
0	Operation is stopped.
1	Operation is enabled.

TEH <sub>m</sub> 1	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 1 is in the 8-bit timer mode
0	Operation is stopped.
1	Operation is enabled.

TE <sub>m</sub> n	Indication of operation enable/stop status of channel n
0	Operation is stopped.
1	Operation is enabled.
This bit displays whether operation of the lower 8-bit timer for TE <sub>m</sub> 1 and TE <sub>m</sub> 3 is enabled or stopped when channel 1 or 3 is in the 8-bit timer mode.	

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(6) Timer channel start register m (T<sub>Sm</sub>)

The T<sub>Sm</sub> register is a trigger register that is used to initialize timer count register m<sub>n</sub> (TCR<sub>mn</sub>) and start the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register m (TE<sub>m</sub>) is set to 1. The T<sub>Smn</sub>, TSH<sub>m1</sub>, TSH<sub>m3</sub> bits are immediately cleared when operation is enabled (TE<sub>mn</sub>, TEH<sub>m1</sub>, TEH<sub>m3</sub> = 1), because they are trigger bits.

The T<sub>Sm</sub> register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the T<sub>Sm</sub> register can be set with a 1-bit or 8-bit memory manipulation instruction with TSmL. Reset signal generation clears this register to 0000H.

**Figure 6 - 15 Format of Timer channel start register m (T<sub>Sm</sub>)**

Address: F01B2H, F01B3H (TS0) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
T <sub>Sm</sub>	0	0	0	0	TSH <sub>m3</sub> 3	0	TSH <sub>m1</sub> 1	0	0	0	0	0	T <sub>Sm3</sub>	T <sub>Sm2</sub>	T <sub>Sm1</sub>	T <sub>Sm0</sub>

TSH <sub>m3</sub>	Trigger to enable operation (start operation) of the higher 8-bit timer when channel 3 is in the 8-bit timer mode
0	No trigger operation
1	The TEH <sub>m3</sub> bit is set to 1 and the count operation becomes enabled. The TCR <sub>m3</sub> register count operation start in the interval timer mode in the count operation enabled state (see <b>Table 6 - 6 in 6.5.2 Start timing of counter</b> ).

TSH <sub>m1</sub>	Trigger to enable operation (start operation) of the higher 8-bit timer when channel 1 is in the 8-bit timer mode
0	No trigger operation
1	The TEH <sub>m1</sub> bit is set to 1 and the count operation becomes enabled. The TCR <sub>m1</sub> register count operation start in the interval timer mode in the count operation enabled state (see <b>Table 6 - 6 in 6.5.2 Start timing of counter</b> ).

T <sub>Sm</sub> <sub>n</sub>	Operation enable (start) trigger of channel n
0	No trigger operation
1	The TE <sub>mn</sub> bit is set to 1 and the count operation becomes enabled. The TCR <sub>mn</sub> register count operation start in the count operation enabled state varies depending on each operation mode (see <b>Table 6 - 6 in 6.5.2 Start timing of counter</b> ). This bit is the trigger to enable operation (start operation) of the lower 8-bit timer for T <sub>Sm1</sub> and T <sub>Sm3</sub> when channel 1 or 3 is in the 8-bit timer mode.

**Caution 1.** Be sure to clear bits 15 to 12, 10, 8 to 4 to “0”

**Caution 2.** When switching from a function that does not use TImn pin input to one that does, the following wait period is required from when timer mode register m<sub>n</sub> (TMR<sub>mn</sub>) is set until the TSm<sub>n</sub> (TSH<sub>m1</sub>, TSH<sub>m3</sub>) bit is set to 1.

**When the TImn pin noise filter is enabled (TNFEN<sub>mn</sub> = 1):** Four cycles of the operation clock (fm<sub>CK</sub>)

**When the TImn pin noise filter is disabled (TNFEN<sub>mn</sub> = 0):** Two cycles of the operation clock (fm<sub>CK</sub>)

**Remark 1.** When the T<sub>Sm</sub> register is read, 0 is always read.

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(7) Timer channel stop register m (TTm)

The TTm register is a trigger register that is used to stop the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register m (TEm) is cleared to 0. The TTm<sub>n</sub>, TTHm<sub>1</sub>, TTHm<sub>3</sub> bits are immediately cleared when operation is stopped (TEm<sub>n</sub>, TTHm<sub>1</sub>,

TTHm<sub>3</sub> = 0), because they are trigger bits.

The TTm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TTm register can be set with a 1-bit or 8-bit memory manipulation instruction with TTmL.

Reset signal generation clears this register to 0000H.

**Figure 6 - 16 Format of Timer channel stop register m (TTm)**

Address: F01B4H, F01B5H (TT0) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TTm	0	0	0	0	TTHm <sub>3</sub>	0	TTHm <sub>1</sub>	0	0	0	0	0	TTm <sub>3</sub>	TTm <sub>2</sub>	TTm <sub>1</sub>	TTm <sub>0</sub>

TTH <sub>m3</sub>	Trigger to stop operation of the higher 8-bit timer when channel 3 is in the 8-bit timer mode
0	No trigger operation
1	Operation is stopped (stop trigger is generated).

TTH <sub>m1</sub>	Trigger to stop operation of the higher 8-bit timer when channel 1 is in the 8-bit timer mode
0	No trigger operation
1	Operation is stopped (stop trigger is generated).

TTm <sub>n</sub>	Operation stop trigger of channel n
0	No trigger operation
1	Operation is stopped (stop trigger is generated). This bit is the trigger to stop operation of the lower 8-bit timer for TTm <sub>1</sub> and TTm <sub>3</sub> when channel 1 or 3 is in the 8-bit timer mode.

**Caution** Be sure to clear bits 15 to 12, 10, 8 to 4 of the TTm register to "0".

**Remark 1.** When the TTm register is read, 0 is always read.

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(8) Timer input select register 0 (TIS0)

The TIS0 register is used to select the channel 0 and 1 timer input.  
 The TIS0 register can be set by an 8-bit memory manipulation instruction.  
 Reset signal generation clears this register to 00H.

**Figure 6 - 17 Format of Timer input select register 0 (TIS0)**

Address: F0074H      After reset: 00H      R/W

Symbol	7	6	5	4	3	2	1	0
TIS0	0	0	0	TIS04	0	TIS02	TIS01	TIS00

TIS04	Selection of timer input used with channel 0
0	Input signal of timer input pin (TI00)
1	Event input signal from ELC

TIS02	TIS01	TIS00	Selection of timer input used with channel 1
0	0	0	Input signal of timer input pin (TI01)
0	0	1	Event input signal from ELC
0	1	0	Input signal of timer input pin (TI01)
0	1	1	
1	0	0	Low-speed on-chip oscillator clock (f <sub>IL</sub> )
Other than above			Setting prohibited

- Caution 1.** Input 1/f<sub>MCK</sub> + 10 ns or more for the high-level and low-level widths of the timer input to be selected.
- Caution 2.** When selecting an event input signal from the ELC using timer input select register 0 (TIS0), select f<sub>CLK</sub> using timer clock select register 0 (TPS0).

(9) Timer output enable register m (TOEm)

The TOEm register is used to enable or disable timer output of each channel.

Channel n for which timer output has been enabled becomes unable to rewrite the value of the TOMn bit of timer output register m (TOM) described later by software, and the value reflecting the setting of the timer output function through the count operation is output from the timer output pin (TOMn).

The TOEm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOEm register can be set with a 1-bit or 8-bit memory manipulation instruction with TOEmL.

Reset signal generation clears this register to 0000H.

**Figure 6 - 18 Format of Timer output enable register m (TOEm)**

Address: F01BAH, F01BBH (TOE0) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOEm	0	0	0	0	0	0	0	0	0	0	0	0	TOEm 3	TOEm 2	TOEm 1	TOEm 0

TOE mn	Timer output enable/disable of channel n
0	Timer output is disabled. Timer operation is not applied to the TOMn bit and the output is fixed. Writing to the TOMn bit is enabled.
1	Timer output is enabled. Timer operation is applied to the TOMn bit and an output waveform is generated. Writing to the TOMn bit is ignored.

**Caution** Be sure to clear bits 15 to 4 to "0".

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(10) Timer output register m (TOM)

The TOM register is a buffer register of timer output of each channel.

The value of each bit in this register is output from the timer output pin (TOMn) of each channel.

The TOMn bit on this register can be rewritten by software only when timer output is disabled (TOEmn = 0). When timer output is enabled (TOEmn = 1), rewriting this register by software is ignored, and the value is changed only by the timer operation.

To use the P00/TI00, P01/TO00, P16/TI01/TO01, P17/TI02/TO02, P31/TI03/TO03 pins as a port function pin, set the corresponding TOMn bit to "0".

The TOM register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOM register can be set with an 8-bit memory manipulation instruction with TOML. Reset signal generation clears this register to 0000H.

**Figure 6 - 19 Format of Timer output register m (TOM)**

Address: F01B8H, F01B9H (TO0) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOM	0	0	0	0	0	0	0	0	0	0	0	0	TOM3	TOM2	TOM1	TOM0

TOM n	Timer output of channel n
0	Timer output value is "0".
1	Timer output value is "1".

**Caution** Be sure to clear bits 15 to 4 to "0".

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(11) Timer output level register m (TOLm)

The TOLm register is a register that controls the timer output level of each channel.

The setting of the inverted output of channel n by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled (TOEmn = 1) in the Slave channel output mode (TOMmn = 1). In the master channel output mode (TOMmn = 0), this register setting is invalid.

The TOLm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOLm register can be set with an 8-bit memory manipulation instruction with TOLmL.

Reset signal generation clears this register to 0000H.

**Figure 6 - 20 Format of Timer output level register m (TOLm)**

Address: F01BCH, F01BDH (TOL0) After reset: 0000H R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOLm	0	0	0	0	0	0	0	0	0	0	0	0	TOLm 3	TOLm 2	TOLm 1	0

TOL mn	Control of timer output level of channel n
0	Positive logic output (active-high)
1	Negative logic output (active-low)

**Caution** Be sure to clear bits 15 to 4, and 0 to “0”.

**Remark 1.** If the value of this register is rewritten during timer operation, the timer output logic is inverted when the timer output signal changes next, instead of immediately after the register value is rewritten.

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(12) Timer output mode register m (TOMm)

The TOMm register is used to control the timer output mode of each channel.

When a channel is used for the independent channel operation function, set the corresponding bit of the channel to be used to 0.

When a channel is used for the simultaneous channel operation function (PWM output, one-shot pulse output, or multiple PWM output), set the corresponding bit of the master channel to 0 and the corresponding bit of the slave channel to 1.

The setting of each channel n by this register is reflected at the timing when the timer output signal is set or reset while the timer output is enabled (TOEmn = 1).

The TOMm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOMm register can be set with an 8-bit memory manipulation instruction with TOMmL.

Reset signal generation clears this register to 0000H.

**Figure 6 - 21 Format of Timer output mode register m (TOMm)**

Address: F01BEH, F01BFH (TOM0)

After reset: 0000H

R/W

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TOMm	0	0	0	0	0	0	0	0	0	0	0	TOMm 3	TOMm 2	TOMm 1	0
------	---	---	---	---	---	---	---	---	---	---	---	-----------	-----------	-----------	---

TOM mn	Control of timer output mode of channel n
0	Master channel output mode (to produce toggle output by timer interrupt request signal (INTTMmn))
1	Slave channel output mode (output is set by the timer interrupt request signal (INTTMmn) of the master channel, and reset by the timer interrupt request signal (INTTM0p) of the slave channel)

**Caution** Be sure to clear bits 15 to 4, and 0 to "0".

**Remark** m: Unit number (m = 0)  
 n: Channel number  
 n = 0 to 3 (n = 0, 2 for master channel)  
 p: Slave channel number  
 n = 0, p = 1, 2, 3  
 n = 2, p = 3  
 (For details of the relation between the master channel and slave channel, refer to **6.4.1 Basic rules of simultaneous channel operation function**)

## (13) Noise filter enable register 1 (NFEN1)

The NFEN1 register is used to set whether the noise filter can be used for the timer input signal to each channel. Enable the noise filter by setting the corresponding bits to 1 on the pins in need of noise removal.

When the noise filter is ON, match detection and synchronization of the 2 clocks is performed with the CPU/peripheral hardware clock (fMCK). When the noise filter is OFF, only synchronization is performed with the CPU/peripheral hardware clock (fMCK) Note.

The NFEN1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Note** For details, see **6.5.1 (2) When valid edge of input signal via the TImn pin is selected (CCSmn = 1)** and **6.5.2 Start timing of counter**.

**Figure 6 - 22 Format of Noise filter enable register 1 (NFEN1)**

Address: F0071H      After reset: 00H      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

NFEN1	0	0	0	0	TNFEN03	TNFEN02	TNFEN01	TNFEN00
-------	---	---	---	---	---------	---------	---------	---------

TNFEN03	Enable/disable using noise filter of TI03/TO03/P31 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN02	Enable/disable using noise filter of TI02/TO02/P17 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN01	Enable/disable using noise filter of TI01/P01/P16 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN00	Enable/disable using noise filter of TI00/P00 pin input signal
0	Noise filter OFF
1	Noise filter ON

## (14) Port mode registers 0, 1, 3 (PM0, PM1, PM3)

These registers set input/output of ports 0, 1, 3 in 1-bit units.

When using the ports (such as P01/TO00 and P17/TO02/TI02) to be shared with the timer output pin for timer output, set the port mode control register (PMCxx) bit, port mode register (PMxx) bit, and port register (Pxx) bit corresponding to each port to 0.

Example When using P17/TO02/TI02 for timer output.

Set the PM17 bit of port mode register 1 to 0.

Set the P17 bit of port register 1 to 0.

When using the ports (such as P00/TI00 and P17/TO02/TI02) to be shared with the timer output pin for timer input, set the port mode control register (PMCxx) bit and port mode register (PMxx) bit corresponding to each port to 1. At this time, the port register (Pxx) bit may be 0 or 1.

Example When using P17/TO02/TI02 for timer input.

Set the PM17 bit of port mode register 1 to 1.

P17 bit of port register may be 0 or 1.

The PM0, PM1, PM3 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

**Figure 6 - 23 Format of Port mode registers 0, 1, 3 (PM0, PM1, PM3) (32-pin products)**

Address: FFF20H      After reset: FFH      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

PM0	1	1	1	1	1	1	PM01	PM00
-----	---	---	---	---	---	---	------	------

Address: FFF21H      After reset: FFH      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10
-----	------	------	------	------	------	------	------	------

Address: FFF23H      After reset: FFH      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

PM3	1	1	1	1	1	1	PM31	PM30
-----	---	---	---	---	---	---	------	------

PMmn	Pmn pin I/O mode selection (m = 0, 1, 3; n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

## 6.4 Basic Rules of Timer Array Unit

### 6.4.1 Basic rules of simultaneous channel operation function

When simultaneously using multiple channels, namely, a combination of a master channel (a reference timer mainly counting the cycle) and slave channels (timers operating according to the master channel), the following rules apply.

- (1) Only an even channel (channel 0, 2) can be set as a master channel.
- (2) Any channel, except channel 0, can be set as a slave channel.
- (3) The slave channel must be lower than the master channel.

**Example** If channel 0 is set as a master channel, channel 1 or those that follow (channels 1, 2, 3) can be set as a slave channel.

- (4) Two or more slave channels can be set for one master channel.
- (5) When two or more master channels are to be used, slave channels with a master channel between them may not be set.

**Example** If channels 0 and 2 are set as master channels, channels 1 can be set as the slave channel of master channel 0. Channel 3 cannot be set as the slave channel of master channel 0.


- (6) The operating clock for a slave channel in combination with a master channel must be the same as that of the master channel. The CKSmn0, CKSmn1 bits (bit 15, 14 of timer mode register mn (TMRmn)) of the slave channel that operates in combination with the master channel must be the same value as that of the master channel.
- (7) A master channel can transmit INTTMmn (interrupt), start software trigger, and count clock to the lower channels.
- (8) A slave channel can use INTTMmn (interrupt), a start software trigger, or the count clock of the master channel as a source clock, but cannot transmit its own INTTMmn (interrupt), start software trigger, or count clock to channels with lower channel numbers.
- (9) A master channel cannot use INTTMmn (interrupt), a start software trigger, or the count clock from the other higher master channel as a source clock.
- (10) To simultaneously start channels that operate in combination, the channel start trigger bit (TSmn) of the channels in combination must be set at the same time.
- (11) During the counting operation, a TSmn bit of a master channel or TSmn bits of all channels which are operating simultaneously can be set. It cannot be applied to TSmn bits of slave channels alone.
- (12) To stop the channels in combination simultaneously, the channel stop trigger bit (TTmn) of the channels in combination must be set at the same time.
- (13) CKm2/CKm3 cannot be selected while channels are operating simultaneously, because the operating clocks of master channels and slave channels have to be synchronized.
- (14) Timer mode register m0 (TMRm0) has no master bit (it is fixed as "0"). However, as channel 0 is the highest channel, it can be used as a master channel during simultaneous operation.

The rules of the simultaneous channel operation function are applied in a channel group (a master channel and slave channels forming one simultaneous channel operation function).


If two or more channel groups that do not operate in combination are specified, the basic rules of the simultaneous channel operation function in **6.4.1 Basic rules of simultaneous channel operation function** do not apply to the channel groups.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

Example 1



Example 2



## 6.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8-bit timer channels.

This function can only be used for channels 1 and 3, and there are several rules for using it.

The basic rules for this function are as follows:

- (1) The 8-bit timer operation function applies only to channels 1 and 3.
- (2) When using 8-bit timers, set the SPLIT bit of timer mode register mn (TMRmn) to 1.
- (3) The higher 8 bits can be operated as the interval timer function.
- (4) At the start of operation, the higher 8 bits output INTTMm1H/INTTMm3H (an interrupt) (which is the same operation performed when MDmn0 is set to 1).
- (5) The operation clock of the higher 8 bits is selected according to the CKSmn1 and CKSmn0 bits of the lower-bit TMRmn register.
- (6) For the higher 8 bits, the TSHm1/TSHm3 bit is manipulated to start channel operation and the TTHm1/TTHm3 bit is manipulated to stop channel operation. The channel status can be checked using the TEHm1/TEHm3 bit.
- (7) The lower 8 bits operate according to the TMRmn register settings. The following three functions support operation of the lower 8 bits:
  - Interval timer function
  - External event counter function
  - Delay count function
- (8) For the lower 8 bits, the TSm1/TSm3 bit is manipulated to start channel operation and the TTm1/TTm3 bit is manipulated to stop channel operation. The channel status can be checked using the TEM1/TEM3 bit.
- (9) During 16-bit operation, manipulating the TSHm1, TSHm3, TTHm1, and TTHm3 bits is invalid. The TSm1, TSm3, TTm1, and TTm3 bits are manipulated to operate channels 1 and 3. The TEHm3 and TEHm1 bits are not changed.
- (10) For the 8-bit timer function, the simultaneous operation functions (one-shot pulse, PWM, and multiple PWM) cannot be used.

**Remark** m: Unit number (m = 0), n: Channel number (n = 1, 3)

## 6.5 Operation Timing of Counter

### 6.5.1 Count clock (ftCLK)


The count clock (ftCLK) of the timer array unit can be selected between following by CCSmn bit of timer mode register mn (TMRmn).

- Operation clock (fmCK) specified by the CKSmn0 and CKSmn1 bits
- Valid edge of input signal input from the TImn pin

Because the timer array unit is designed to operate in synchronization with fCLK, the timings of the count clock (ftCLK) are shown below.

- (1) When operation clock (fmCK) specified by the CKSmn0 and CKSmn1 bits is selected (CCSmn = 0)  
 The count clock (ftCLK) is between fCLK to fCLK /2<sup>15</sup> by setting of timer clock select register m (TPSm). When a divided fCLK is selected, however, the clock selected in TPSmn register, but a signal which becomes high level for one period of fCLK from its rising edge. When a fCLK is selected, fixed to high level.  
 Counting of timer count register mn (TCRmn) delayed by one period of fCLK from rising edge of the count clock, because of synchronization with fCLK. But, this is described as “counting at rising edge of the count clock”, as a matter of convenience.


**Figure 6 - 24 Timing of fCLK and count clock (ftCLK) (When CCSmn = 0)**



- Remark 1.** Δ : Rising edge of the count clock  
 ▲ : Synchronization, increment/decrement of counter
- Remark 2.** fCLK: CPU/peripheral hardware clock

- (2) When valid edge of input signal via the TImn pin is selected (CCSmn = 1)  
 The count clock (fTCLK) becomes the signal that detects valid edge of input signal via the TImn pin and synchronizes next rising fMCK. The count clock (fTCLK) is delayed for 1 to 2 period of fMCK from the input signal via the TImn pin (when a noise filter is used, the delay becomes 3 to 4 clock).  
 Counting of timer count register mn (TCRmn) delayed by one period of fCLK from rising edge of the count clock, because of synchronization with fCLK. But, this is described as “counting at valid edge of input signal via the TImn pin”, as a matter of convenience.

**Figure 6 - 25 Timing of fCLK and count clock (fTCLK) (When CCSmn = 1, noise filter unused)**



- <1> Setting TSmn bit to 1 enables the timer to be started and to become wait state for valid edge of input signal via the TImn pin.
- <2> The rise of input signal via the TImn pin is sampled by fMCK.
- <3> The edge is detected by the rising of the sampled signal and the detection signal (count clock) is output.

- Remark 1.** Δ : Rising edge of the count clock  
 ▲ : Synchronization, increment/decrement of counter
- Remark 2.** fCLK: CPU/peripheral hardware clock  
 fMCK: Operation clock of channel n
- Remark 3.** The waveform of the input signal via TImn pin of the input pulse interval measurement, the measurement of high/low width of input signal, and the delay counter, and the one-shot pulse output are the same as that shown in Figure 6 - 25.

### 6.5.2 Start timing of counter

Timer count register mn (TCRmn) becomes enabled to operation by setting of TSmn bit of timer channel start register m (TSm).


Operations from count operation enabled state to timer count Register mn (TCRmn) count start is shown in Table 6 - 6.

**Table 6 - 6 Operations from Count Operation Enabled State to Timer count Register mn (TCRmn) Count Start**

Timer operation mode	Operation when TSmn = 1 is set
• Interval timer mode	No operation is carried out from start trigger detection (TSmn=1) until count clock generation. The first count clock loads the value of the TDRmn register to the TCRmn register and the subsequent count clock performs count down operation (see <b>6.5.2 (a) Start timing in interval timer mode</b> ).
• Event counter mode	Writing 1 to the TSmn bit loads the value of the TDRmn register to the TCRmn register. The subsequent count clock performs count down operation. The external trigger detection selected by the STSmn2 to STSmn0 bits in the TMRmn register does not start count operation (see <b>6.5.2 (b) Start timing in event counter mode</b> ).
• Capture mode	No operation is carried out from start trigger detection until count clock generation. The first count clock loads 0000H to the TCRmn register and the subsequent count clock performs count up operation (see <b>6.5.2 (c) Start timing in capture mode</b> ).
• One-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TSmn bit while the timer is stopped (TEmn = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads the value of the TDRmn register to the TCRmn register and the subsequent count clock performs count down operation (see <b>6.5.2 (d) Start timing in one-count mode</b> ).
• Capture & one-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TSmn bit while the timer is stopped (TEmn = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads 0000H to the TCRmn register and the subsequent count clock performs count up operation (see <b>6.5.2 (e) Start timing in capture &amp; one-count mode (when high-level width is measured)</b> ).

- (a) Start timing in interval timer mode
  - <1> Operation is enabled (TE<sub>mn</sub> = 1) by writing 1 to the TS<sub>mn</sub> bit. Timer count register mn (TCR<sub>mn</sub>) holds the initial value until count clock generation.
  - <2> A start trigger is generated at the first count clock after operation is enabled.
  - <3> When the MD<sub>mn0</sub> bit is set to 1, INTTM<sub>mn</sub> is generated by the start trigger.
  - <4> By the first count clock after the operation enable, the value of timer data register mn (TDR<sub>mn</sub>) is loaded to the TCR<sub>mn</sub> register and counting starts in the interval timer mode.
  - <5> When the TCR<sub>mn</sub> register counts down and its count value is 0000H, INTTM<sub>mn</sub> is generated and the value of timer data register mn (TDR<sub>mn</sub>) is loaded to the TCR<sub>mn</sub> register and counting keeps on.

Figure 6 - 26 Start Timing (In Interval Timer Mode)



**Remark** f<sub>MCK</sub>, the start trigger detection signal, and INTTM<sub>mn</sub> become active between one clock in synchronization with f<sub>CLK</sub>.

**Caution** In the first cycle operation of count clock after writing the TS<sub>mn</sub> bit, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MD<sub>mn0</sub> = 1.

(b) Start timing in event counter mode


<1> Timer count register mn (TCRmn) holds its initial value while operation is stopped (TEmn = 0).

<2> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.

<3> As soon as 1 has been written to the TSmn bit and 1 has been set to the TEmn bit, the value of timer data register mn (TDRmn) is loaded to the TCRmn register to start counting.

<4> After that, the TCRmn register value is counted down according to the count clock of the valid edge of the TImn input.


Figure 6 - 27 Start Timing (In Event Counter Mode)



**Remark** The timing is shown in Figure 6 - 26 indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fMCK cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TImn input.

- (c) Start timing in capture mode
  - <1> Operation is enabled (TE<sub>mn</sub> = 1) by writing 1 to the TS<sub>mn</sub> bit.
  - <2> Timer count register mn (TCR<sub>mn</sub>) holds the initial value until count clock generation.
  - <3> A start trigger is generated at the first count clock after operation is enabled. And the value of 0000H is loaded to the TCR<sub>mn</sub> register and counting starts in the capture mode. (When the MD<sub>mn0</sub> bit is set to 1, INTTM<sub>mn</sub> is generated by the start trigger.)
  - <4> On detection of the valid edge of the TI<sub>mn</sub> input, the value of the TCR<sub>mn</sub> register is captured to timer data register mn (TDR<sub>mn</sub>) and INTTM<sub>mn</sub> is generated. However, this capture value is no meaning. The TCR<sub>mn</sub> register keeps on counting from 0000H.
  - <5> On next detection of the valid edge of the TI<sub>mn</sub> input, the value of the TCR<sub>mn</sub> register is captured to timer data register mn (TDR<sub>mn</sub>) and INTTM<sub>mn</sub> is generated.

Figure 6 - 28 Start Timing (In Capture Mode)




**Remark** The timing is shown in Figure 6 - 27 indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 f<sub>MCK</sub> cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TI<sub>mn</sub> input. Since the start of the count and the timing of TI<sub>mn</sub> input are asynchronous, the first capture value (<4> in Figure 6 - 26) has absolutely no connection with the pulse interval. Therefore, ignore the first capture value.

**Caution** In the first cycle operation of count clock after writing the TS<sub>mn</sub> bit, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MD<sub>mn0</sub> = 1.

- (d) Start timing in one-count mode
  - <1> Operation is enabled (TE<sub>mn</sub> = 1) by writing 1 to the TS<sub>mn</sub> bit.
  - <2> Timer count register mn (TCR<sub>mn</sub>) holds the initial value until start trigger generation.
  - <3> Rising edge of the TI<sub>mn</sub> input is detected.
  - <4> On start trigger detection, the value of timer data register mn (TDR<sub>mn</sub>) is loaded to the TCR<sub>mn</sub> register and count starts.
  - <5> When the TCR<sub>mn</sub> register counts down and its count value is 0000H, INTT<sub>mn</sub> is generated and the value of the TCR<sub>mn</sub> register becomes FFFFH and counting stops.


**Figure 6 - 29 Start Timing (In One-count Mode)**



**Remark** The timing is shown in Figure 6 - 28 indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 f<sub>MCK</sub> cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TI<sub>mn</sub> input. The error per one period occurs be the asynchronous between the period of the TI<sub>mn</sub> input and that of the count clock (f<sub>MCK</sub>).

- (e) Start timing in capture & one-count mode (when high-level width is measured)
  - <1> Operation is enabled (TE<sub>mn</sub> = 1) by writing 1 to the TS<sub>mn</sub> bit of timer channel start register m (TS<sub>m</sub>).
  - <2> Timer count register mn (TCR<sub>mn</sub>) holds the initial value until start trigger generation.
  - <3> Rising edge of the TI<sub>mn</sub> input is detected.
  - <4> On start trigger detection, the value of 0000H is loaded to the TCR<sub>mn</sub> register and count starts.
  - <5> On detection of the falling edge of the TI<sub>mn</sub> input, the value of the TCR<sub>mn</sub> register is captured to timer data register mn (TDR<sub>mn</sub>) and INTTM<sub>mn</sub> is generated.

**Figure 6 - 30 Start Timing (In Capture & One-count Mode)**




**Remark** The timing is shown in Figure 6 - 29 indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 f<sub>MCK</sub> cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TI<sub>mn</sub> input.

## 6.6 Channel Output (TOMn pin) Control

### 6.6.1 TOMn pin output circuit configuration

Figure 6 - 31 Output Circuit Configuration



The following describes the TOMn pin output circuit.


- <1> When TOMmn = 0 (master channel output mode), the set value of timer output level register m (TOLm) is ignored and only INTTM0p (slave channel timer interrupt) is transmitted to timer output register m (TOM).
- <2> When TOMmn = 1 (slave channel output mode), both INTTMmn (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TOM register. At this time, the TOLm register becomes valid and the signals are controlled as follows:  
  
 When TOLmn = 0: Forward operation (INTTMmn → set, INTTM0p → reset)  
 When TOLmn = 1: Reverse operation (INTTMmn → reset, INTTM0p → set)  
  
 When INTTMmn and INTTM0p are simultaneously generated, (0% output of PWM), INTTM0p (reset signal) takes priority, and INTTMmn (set signal) is masked.
- <3> While timer output is enabled (TOEmn = 1), INTTMmn (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TOM register. Writing to the TOM register (TOMn write signal) becomes invalid. When TOEmn = 1, the TOMn pin output never changes with signals other than interrupt signals. To initialize the TOMn pin output level, it is necessary to set timer operation is stopped (TOEmn = 0) and to write a value to the TOM register.
- <4> While timer output is disabled (TOEmn = 0), writing to the TOMn bit to the target channel (TOMn write signal) becomes valid. When timer output is disabled (TOEmn = 0), neither INTTMmn (master channel timer interrupt) nor INTTM0p (slave channel timer interrupt) is transmitted to the TOM register.
- <5> The TOM register can always be read, and the TOMn pin output level can be checked.

**Remark** m: Unit number (m = 0)  
 n: Channel number  
 n = 0 to 3 (n = 0, 2 for master channel)  
 p: Slave channel number  
 n = 0: p = 1, 2, 3  
 n = 2: p = 3

### 6.6.2 TOMn Pin Output Setting

The following figure shows the procedure and status transition of the TOMn output pin from initial setting to timer operation start.

**Figure 6 - 32 Status Transition from Timer Output Setting to Operation Start**



<1> The operation mode of timer output is set.

- TOMmn bit (0: Master channel output mode, 1: Slave channel output mode)
- TOLmn bit (0: Positive logic output, 1: Negative logic output)

<2> The timer output signal is set to the initial status by setting timer output register m (TOM).

<3> The timer output operation is enabled by writing 1 to the TOEmn bit (writing to the TOM register is disabled).

<4> The port I/O setting is set to output (see **6.3 (14) Port mode registers 0, 1, 3 (PM0, PM1, PM3)**).

<5> The timer operation is enabled (TSmn = 1).

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)


### 6.6.3 Cautions on Channel Output Operation

- (1) Changing values set in the registers T<sub>Om</sub>, T<sub>OEm</sub>, T<sub>OLm</sub>, and T<sub>OMm</sub> during timer operation  
Since the timer operations (operations of timer count register *mn* (T<sub>CRmn</sub>) and timer data register *mn* (T<sub>DRmn</sub>)) are independent of the T<sub>Om</sub> output circuit and changing the values set in timer output register *m* (T<sub>Om</sub>), timer output enable register *m* (T<sub>OEm</sub>), timer output level register *m* (T<sub>OLm</sub>), and timer output mode register *m* (T<sub>OMm</sub>) does not affect the timer operation, the values can be changed during timer operation. To output an expected waveform from the T<sub>Om</sub> pin by timer operation, however, set the T<sub>Om</sub>, T<sub>OEm</sub>, T<sub>OLm</sub>, and T<sub>OMm</sub> registers to the values stated in the register setting example of each operation shown by 6.7 and 6.8.  
When the values set to the T<sub>OEm</sub>, T<sub>OLm</sub>, and T<sub>OMm</sub> registers (but not the T<sub>Om</sub> register) are changed close to the occurrence of the timer interrupt (INTT<sub>Mmn</sub>) of each channel, the waveform output to the T<sub>Om</sub> pin might differ, depending on whether the values are changed immediately before or immediately after the timer interrupt (INTT<sub>Mmn</sub>) occurs.

**Remark**    *m*: Unit number (*m* = 0), *n*: Channel number (*n* = 0 to 3)

- (2) Default level of TOMn pin and output level after timer operation start  
 The change in the output level of the TOMn pin when timer output register m (TOM) is written while timer output is disabled (TOEmn = 0), the initial level is changed, and then timer output is enabled (TOEmn = 1) before port output is enabled, is shown below.
  
- (a) When operation starts with master channel output mode (TOMmn = 0) setting  
 The setting of timer output level register m (TOLm) is invalid when master channel output mode (TOMmn = 0). When the timer operation starts after setting the default level, the toggle signal is generated and the output level of the TOMn pin is reversed.


**Figure 6 - 33 TOMn Pin Output Status at Toggle Output (TOMmn = 0)**



**Remark 1.** Toggle: Reverse TOMn pin output status  
**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

- (b) When operation starts with slave channel output mode (TOMmn = 1) setting (PWM output)  
 When slave channel output mode (TOMmn = 1), the active level is determined by timer output level register m (TOLm) setting.

**Figure 6 - 34 TOMn Pin Output Status at PWM Output (TOMmn = 1)**




- Remark 1.** Set: The output signal of the TOMn pin changes from inactive level to active level.  
 Reset: The output signal of the TOMn pin changes from active level to inactive level.
- Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

- (3) Operation of TOMn pin in slave channel output mode (TOMmn = 1)
  - (a) When timer output level register m (TOLm) setting has been changed during timer operation
 

When the TOLm register setting has been changed during timer operation, the setting becomes valid at the generation timing of the TOMn pin change condition. Rewriting the TOLm register does not change the output level of the TOMn pin.

The operation when TOMmn is set to 1 and the value of the TOLm register is changed while the timer is operating (TEmn = 1) is shown below.

**Figure 6 - 35 Operation when TOLm Register Has Been Changed during Timer Operation**



- Remark 1. Set:** The output signal of the TOMn pin changes from inactive level to active level.
- Reset:** The output signal of the TOMn pin changes from active level to inactive level.
- Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(b) Set/reset timing

To realize 0%/100% output at PWM output, the TOMn pin/TOMn bit set timing at master channel timer interrupt (INTTMmn) generation is delayed by 1 count clock by the slave channel.

If the set condition and reset condition are generated at the same time, a higher priority is given to the latter.


Figure 6 - 36 shows the set/reset operating statuses where the master/slave channels are set as follows.

Master channel: TOEmn = 1, TOMmn = 0, TOLmn = 0


Slave channel: TOEmp = 1, TOMmp = 1, TOLmp = 0

Figure 6 - 36 Set/Reset Timing Operating Statuses

(1) Basic operation timing



(2) Operation timing when 0% duty



**Remark 1.** Internal reset signal:  $TO_{mn}$  pin reset/toggle signal  
Internal set signal:  $TO_{mn}$  pin set signal


**Remark 2.** m: Unit number (m = 0)  
n: Channel number  
n = 0 to 3 (n = 0, 2 for master channel)  
p: Slave channel number  
n = 0: p = 1, 2, 3  
n = 2: p = 3

### 6.6.4 Collective manipulation of TOMn bit

In timer output register m (TOM), the setting bits for all the channels are located in one register in the same way as timer channel start register m (TSM). Therefore, the TOMn bit of all the channels can be manipulated collectively.

Only the desired bits can also be manipulated by enabling writing only to the TOMn bits (TOEmn = 0) that correspond to the relevant bits of the channel used to perform output (TOMn).

Figure 6 - 37 Example of TO0n Bit Collective Manipulation




Writing is done only to the TOMn bit with TOEmn = 0, and writing to the TOMn bit with TOEmn = 1 is ignored. TOMn (channel output) to which TOEmn = 1 is set is not affected by the write operation. Even if the write operation is done to the TOMn bit, it is ignored and the output change by timer operation is normally done.

**Caution** While timer output is enabled (TOEmn = 1), even if the output by timer interrupt of each timer (INTTMmn) contends with writing to the TOMn bit, output is normally done to the TOMn pin.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

Figure 6 - 38 TO0n Pin Statuses by Collective Manipulation of TO0n Bit



(Caution and Remark are given on the next page.)

**Caution** While timer output is enabled (TOEmn = 1), even if the output by timer interrupt of each timer (INTTMmn) contends with writing to the TOMn bit, output is normally done to the TOMn pin.

**Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

### 6.6.5 Timer Interrupt and TOMn Pin Output at Operation Start


In the interval timer mode or capture mode, the MDmn0 bit in timer mode register mn (TMRmn) sets whether or not to generate a timer interrupt at count start.

When MDmn0 is set to 1, the count operation start timing can be known by the timer interrupt (INTTMmn) generation.


In the other modes, neither timer interrupt at count operation start nor TOMn output is controlled.

Figure 6 - 39 shows operation examples when the interval timer mode (TOEmn = 1, TOMmn = 0) is set.

**Figure 6 - 39 Operation examples of timer interrupt at count operation start and TOMn output**



When MDmn0 is set to 1, a timer interrupt (INTTMmn) is output at count operation start, and TOMn performs a toggle operation.



When MDmn0 is set to 0, a timer interrupt (INTTMmn) is not output at count operation start, and TOMn does not change either. After counting one cycle, INTTMmn is output and TOMn performs a toggle operation.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

## 6.7 Independent Channel Operation Function of Timer Array Unit

### 6.7.1 Operation as interval timer/square wave output

(1) Interval timer

The timer array unit can be used as a reference timer that generates INTTMmn (timer interrupt) at fixed intervals.

The interrupt generation period can be calculated by the following expression.

$$\text{Generation period of INTTMmn (timer interrupt)} = \text{Period of count clock} \times (\text{Set value of TDRmn} + 1)$$

(2) Operation as square wave output

TOMn performs a toggle operation as soon as INTTMmn has been generated, and outputs a square wave with a duty factor of 50%.

The period and frequency for outputting a square wave from TOMn can be calculated by the following expressions.

- Period of square wave output from TOMn = Period of count clock × (Set value of TDRmn + 1) × 2

- Frequency of square wave output from TOMn = Frequency of count clock / {(Set value of TDRmn + 1) × 2}

Timer count register mn (TCRmn) operates as a down counter in the interval timer mode.

The TCRmn register loads the value of timer data register mn (TDRmn) at the first count clock after the channel start trigger bit (Tsmn, TSHm1, TSHm3) of timer channel start register m (Tsm) is set to 1. If the MDmn0 bit of timer mode register mn (TMRmn) is 0 at this time, INTTMmn is not output and TOMn is not toggled. If the MDmn0 bit of the TMRmn register is 1, INTTMmn is output and TOMn is toggled.


After that, the TCRmn register count down in synchronization with the count clock.

When TCRmn = 0000H, INTTMmn is output and TOMn is toggled at the next count clock. At the same time, the TCRmn register loads the value of the TDRmn register again. After that, the same operation is repeated.

The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid from the next period.


**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

Figure 6 - 40 Block Diagram of Operation as Interval Timer/Square Wave Output



**Note** When channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.


Figure 6 - 41 Example of Basic Timing of Operation as Interval Timer/Square Wave Output (MDmn0 = 1)




**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

- Remark 2.** TSmn: Bit n of timer channel start register m (TSm)  
 TEMn: Bit n of timer channel enable status register m (TEm)  
 TCRmn: Timer count register mn (TCRmn)  
 TDRmn: Timer data register mn (TDRmn)  
 TOMn: TOMn pin output signal


Figure 6 - 42 Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (1/2)



(b) Timer output register m (TOM)



(c) Timer output enable register m (TOEm)



**Note**

TMRm2:	MASTERmn bit
TMRm1, TMRm3:	SPLITmn bit
TMRm0:	Fixed to 0

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

**Figure 6 - 43 Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (2/2)**




Figure 6 - 44 Operation Procedure of Interval Timer/Square Wave Output Function (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on status (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1 (or CKm2 and CKm3 when using the 8-bit timer mode).	
Channel default setting	Sets timer mode register mn (TMRmn) (determines operation mode of channel). Sets interval (period) value to timer data register mn (TDRmn).	Channel stops operating. (Clock is supplied and some power is consumed.)
	To use the TOMn output Clears the TOMmn bit of timer output mode register m (TOMm) to 0 (master channel output mode). Clears the TOLmn bit to 0. Sets the TOMn bit and determines default level of the TOMn output. →	The TOMn pin goes into Hi-Z output state.  The TOMn default setting level is output when the port mode register is in the output mode and the port register is 0.
	Sets the TOEmn bit to 1 and enables operation of TOMn. →	TOMn does not change because channel stops operating.
	Clears the port register and port mode register to 0. →	The TOMn pin outputs the TOMn set level.
Operation start	(Sets the TOEmn bit to 1 only if using TOMn output and resuming operation.) Sets the TSmn (TSHm1, TSHm3) bit to 1. → The TSmn (TSHm1, TSHm3) bit automatically returns to 0 because it is a trigger bit.	TEmn (TEHm1, TEHm3) = 1, and count operation starts. Value of the TDRmn register is loaded to timer count register mn (TCRmn) at the count clock input. INTTMmn is generated and TOMn performs toggle operation if the MDmn0 bit of the TMRmn register is 1.
During operation	Set values of the TMRmn register, TOMmn, and TOLmn bits cannot be changed. Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TOM and TOEm registers can be changed.	Counter (TCRmn) counts down. When count value reaches 0000H, the value of the TDRmn register is loaded to the TCRmn register again and the count operation is continued. By detecting TCRmn = 0000H, INTTMmn is generated and TOMn performs toggle operation. After that, the above operation is repeated.
Operation stop	The TTmn (TTHm1, TTHm3) bit is set to 1. → The TTmn (TTHm1, TTHm3) bit automatically returns to 0 because it is a trigger bit.	TEmn (TEHm1, TEHm3), and count operation stops. The TCRmn register holds count value and stops. The TOMn output is not initialized but holds current status.
	The TOEmn bit is cleared to 0 and value is set to the TOMn bit.	The TOMn pin outputs the TOMn bit set level.

Operation is resumed.

(Remark is listed on the next page.)

**Figure 6 - 45 Operation Procedure of Interval Timer/Square Wave Output Function (2/2)**

	Software Operation	Hardware Status
TAU stop	To hold the TOMn pin output level Clears the TOMn bit to 0 after the value to be held is set to the port register. →	The TOMn pin output level is held by port function.
	When holding the TOMn pin output level is not necessary Setting not required. ----- The TAUmEN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOMn bit is cleared to 0 and the TOMn pin is set to port mode.)

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

### 6.7.2 Operation as external event counter

The timer array unit can be used as an external event counter that counts the number of times the valid input edge (external event) is detected in the TImn pin. When a specified count value is reached, the event counter generates an interrupt. The specified number of counts can be calculated by the following expression.

$$\text{Specified number of counts} = \text{Set value of TDRmn} + 1$$

Timer count register mn (TCRmn) operates as a down counter in the event counter mode.

The TCRmn register loads the value of timer data register mn (TDRmn) by setting any channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSM) to 1.


The TCRmn register counts down each time the valid input edge of the TImn pin has been detected. When TCRmn = 0000H, the TCRmn register loads the value of the TDRmn register again, and outputs INTTMmn.

After that, the above operation is repeated.

An irregular waveform that depends on external events is output from the TOmn pin. Stop the output by setting the TOEmn bit of timer output enable register m (TOEm) to 0.


The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid during the next count period.

**Figure 6 - 46 Block Diagram of Operation as External Event Counter**



**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)


Figure 6 - 47 Example of Basic Timing of Operation as External Event Counter




**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

- Remark 2.** TSmn: Bit n of timer channel start register m (TSm)  
 TE mn: Bit n of timer channel enable status register m (TEm)  
 TImn: TImn pin input signal  
 TCRmn: Timer count register mn (TCRmn)  
 TDRmn: Timer data register mn (TDRmn)

Figure 6 - 48 Example of Set Contents of Registers in External Event Counter Mode (1/2)



(b) Timer output register m (TOM)



(c) Timer output enable register m (TOEm)




**Note**

TMRm2:	MASTERmn bit
TMRm1, TMRm3	SPLITmn bit
TMRm0:	Fixed to 0


**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

**Figure 6 - 49 Example of Set Contents of Registers in External Event Counter Mode (2/2)**

(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)



**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

Figure 6 - 50 Operation Procedure When External Event Counter Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1 (or CKm2 and CKm3 when using the 8-bit timer mode).	
Channel default setting	Sets timer mode register mn (TMRmn) (determines operation mode of channel). Sets number of counts to timer data register mn (TDRmn). Clears the TOEmn bit of timer output enable register m (TOEm) to 0.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start During operation Operation stop	Sets the TSmn bit to 1. → The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and count operation starts. Value of the TDRmn register is loaded to timer count register mn (TCRmn) and detection of the TImn pin input edge is awaited.
	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TMRmn register, TOMmn, TOLmn, TOMn, and TOEmn bits cannot be changed.	Counter (TCRmn) counts down each time input edge of the TImn pin has been detected. When count value reaches 0000H, the value of the TDRmn register is loaded to the TCRmn register again, and the count operation is continued. By detecting TCRmn = 0000H, the INTTMmn output is generated. After that, the above operation is repeated.
	The TTmn bit is set to 1. → The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized.

Operation is resumed.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

### 6.7.3 Operation as frequency divider (channel 0 of unit 0 only)

The timer array unit can be used as a frequency divider that divides a clock input to the TI00 pin and outputs the result from the TO00 pin.

The divided clock frequency output from TO00 can be calculated by the following expression.

- When rising edge/falling edge is selected:  

$$\text{Divided clock frequency} = \text{Input clock frequency} / \{(\text{Set value of TDR00} + 1) \times 2\}$$
- When both edges are selected:  

$$\text{Divided clock frequency} \cong \text{Input clock frequency} / (\text{Set value of TDR00} + 1)$$

Timer count register 00 (TCR00) operates as a down counter in the interval timer mode.

After the channel start trigger bit (TS00) of timer channel start register 0 (TS0) is set to 1, the TCR00 register loads the value of timer data register 00 (TDR00) when the TI00 valid edge is detected.

If the MD000 bit of timer mode register 00 (TMR00) is 0 at this time, INTTM00 is not output and TO00 is not toggled. If the MD000 bit of timer mode register 00 (TMR00) is 1, INTTM00 is output and TO00 is toggled.

After that, the TCR00 register counts down at the valid edge of the TI00 pin. When TCR00 = 0000H, it toggles TO00. At the same time, the TCR00 register loads the value of the TDR00 register again, and continues counting.

If detection of both the edges of the TI00 pin is selected, the duty factor error of the input clock affects the divided clock period of the TO00 output.

The period of the TO00 output clock includes a sampling error of one period of the operation clock.

$$\text{Clock period of TO00 output} = \text{Ideal TO00 output clock period} \pm \text{Operation clock period (error)}$$

The TDR00 register can be rewritten at any time. The new value of the TDR00 register becomes valid during the next count period.

**Figure 6 - 51 Block Diagram of Operation as Frequency Divider**





Figure 6 - 52 Example of Basic Timing of Operation as Frequency Divider (MD000 = 1)



- Remark**
- TS00: Bit n of timer channel start register 0 (TS0)
  - TE00: Bit n of timer channel enable status register 0 (TE0)
  - TI00: TI00 pin input signal
  - TCR00: Timer count register 00 (TCR00)
  - TDR00: Timer data register 00 (TDR00)
  - TO00: TO00 pin output signal

Figure 6 - 53 Example of Set Contents of Registers During Operation as Frequency Divider




Figure 6 - 54 Operation Procedure When Frequency Divider Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1. →	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 and CK01.	
Channel default setting	Sets timer mode register 0n (TMR0n) (determines operation mode of channel and selects the detection edge). Sets interval (period) value to timer data register 00 (TDR00).	Channel stops operating. (Clock is supplied and some power is consumed.)
	Clears the TOM00 bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the TOL00 bit to 0. Sets the TO00 bit and determines default level of the TO00 output. →	The TO00 pin goes into Hi-Z output state.  The TO00 default setting level is output when the port mode register is in output mode and the port register is 0.
	Sets the TOE00 bit to 1 and enables operation of TO00. →	TO00 does not change because channel stops operating.
	Clears the port register and port mode register to 0. →	The TO00 pin outputs the TO00 set level.
	Operation start	Sets the TOE00 bit to 1 (only when operation is resumed). → Sets the TS00 bit to 1. The TS00 bit automatically returns to 0 because it is a trigger bit.
During operation	Set value of the TDR00 register can be changed. The TCR00 register can always be read. The TSR00 register is not used. Set values of the TO0 and TOE0 registers can be changed. Set values of the TMR00 register, TOM00, and TOL00 bits cannot be changed.	Counter (TCR00) counts down. When count value reaches 0000H, the value of the TDR00 register is loaded to the TCR00 register again, and the count operation is continued. By detecting TCR00 = 0000H, INTTM00 is generated and TO00 performs toggle operation. After that, the above operation is repeated.
Operation stop	The TT00 bit is set to 1. → The TT00 bit automatically returns to 0 because it is a trigger bit.	TE00 = 0, and count operation stops. The TCR00 register holds count value and stops. The TO00 output is not initialized but holds current status.
	The TOE00 bit is cleared to 0 and value is set to the TO00 bit. →	The TO00 pin outputs the TO00 set level.
TAU stop	To hold the TO00 pin output level Clears the TO00 bit to 0 after the value to be held is set to the port register. → When holding the TO00 pin output level is not necessary Setting not required.	The TO00 pin output level is held by port function.
	The TAU0EN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO00 bit is cleared to 0 and the TO00 pin is set to port mode).

Operation is resumed.

### 6.7.4 Operation as input pulse interval measurement

The count value can be captured at the TImn valid edge and the interval of the pulse input to TImn can be measured.

The pulse interval can be calculated by the following expression.

$$\text{TImn input pulse interval} = \text{Period of count clock} \times ((10000\text{H} \times \text{TSRmn: OVF}) + (\text{Capture value of TDRmn} + 1))$$

**Caution** The TImn pin input is sampled using the operating clock selected with the CKSmn bit of timer mode register mn (TMRmn), so an error of up to one operating clock cycle occurs.

Timer count register mn (TCRmn) operates as an up counter in the capture mode.

When the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, the TCRmn register counts up from 0000H in synchronization with the count clock.

When the TImn pin input valid edge is detected, the count value of the TCRmn register is transferred (captured) to timer data register mn (TDRmn) and, at the same time, the TCRmn register is cleared to 0000H, and the INTTMmn is output. If the counter overflows at this time, the OVF bit of timer status register mn (TSRmn) is set to 1. If the counter does not overflow, the OVF bit is cleared. After that, the above operation is repeated.


As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Set the STSmn2 to STSmn0 bits of the TMRmn register to 001B to use the valid edges of TImn as a start trigger and a capture trigger.

When TEMn = 1, a software operation (TSmn = 1) can be used as a capture trigger, instead of using the TImn pin input.


**Figure 6 - 55 Block Diagram of Operation as Input Pulse Interval Measurement**



**Note** When channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)


Figure 6 - 56 Example of Basic Timing of Operation as Input Pulse Interval Measurement (MDmn0 = 0)




**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

- Remark 2.** TSmn: Bit n of timer channel start register m (TSm)  
 TE mn: Bit n of timer channel enable status register m (TEm)  
 TI mn: TI mn pin input signal  
 TCRmn: Timer count register mn (TCRmn)  
 TDRmn: Timer data register mn (TDRmn)  
 OVF: Bit 0 of timer status register mn (TSRmn)


Figure 6 - 57 Example of Set Contents of Registers to Measure Input Pulse Interval




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)



**Note**

TMRm2:	MASTERmn bit
TMRm1, TMRm3:	SPLITmn bit
TMRm0:	Fixed to 0

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

Figure 6 - 58 Operation Procedure When Input Pulse Interval Measurement Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode register mn (TMRmn) (determines operation mode of channel).	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets TSmn bit to 1. →	TEmn = 1, and count operation starts. Timer count register mn (TCRmn) is cleared to 0000H at the count clock input. When the MDmn0 bit of the TMRmn register is 1, INTTMmn is generated.
	The TSmn bit automatically returns to 0 because it is a trigger bit.	
	During operation	Set values of only the CISmn1 and CISmn0 bits of the TMRmn register can be changed. The TDRmn register can always be read. The TCRmn register can always be read. The TSRmn register can always be read. Set values of the TOMmn, TOLmn, TOMn, and TOEmn bits cannot be changed.
Operation stop	The TTmn bit is set to 1. →	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops. The OVF bit of the TSRmn register is also held.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized.

Operation is resumed.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

### 6.7.5 Operation as input signal high-/low-level width measurement

By starting counting at one edge of the TImn pin input and capturing the number of counts at another edge, the signal width (high-level width/low-level width) of TImn can be measured. The signal width of TImn can be calculated by the following expression.

$$\text{Signal width of TImn input} = \text{Period of count clock} \times ((10000\text{H} \times \text{TSRmn: OVF}) + (\text{Capture value of TDRmn} + 1))$$

**Caution** The TImn pin input is sampled using the operating clock selected with the CKSmn bit of timer mode register mn (TMRmn), so an error equivalent to one operation clock occurs.

Timer count register mn (TCRmn) operates as an up counter in the capture & one-count mode. When the channel start trigger bit (TSMn) of timer channel start register m (TSM) is set to 1, the TEMn bit is set to 1 and the TImn pin start edge detection wait status is set.

When the TImn pin input start edge (rising edge of the TImn pin input when the high-level width is to be measured) is detected, the counter counts up from 0000H in synchronization with the count clock. When the valid capture edge (falling edge of the TImn pin input when the high-level width is to be measured) is detected later, the count value is transferred to timer data register mn (TDRmn) and, at the same time, INTTMmn is output. If the counter overflows at this time, the OVF bit of timer status register mn (TSRmn) is set to 1. If the counter does not overflow, the OVF bit is cleared. The TCRmn register stops at the value “value transferred to the TDRmn register + 1”, and the TImn pin start edge detection wait status is set. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.


Whether the high-level width or low-level width of the TImn pin is to be measured can be selected by using the CISmn1 and CISmn0 bits of the TMRmn register.

Because this function is used to measure the signal width of the TImn pin input, the TSMn bit cannot be set to 1 while the TEMn bit is 1.

CISmn1, CISmn0 of TMRmn register = 10B: Low-level width is measured.


CISmn1, CISmn0 of TMRmn register = 11B: High-level width is measured.

**Figure 6 - 59 Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement**



**Note** For channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.


Figure 6 - 60 Example of Basic Timing of Operation as Input Signal High-/Low-Level Width Measurement




**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

- Remark 2.** TS<sub>mn</sub>: Bit n of timer channel start register m (TS<sub>m</sub>)  
 TE<sub>mn</sub>: Bit n of timer channel enable status register m (TE<sub>m</sub>)  
 TI<sub>mn</sub>: TI<sub>mn</sub> pin input signal  
 TCR<sub>mn</sub>: Timer count register mn (TCR<sub>mn</sub>)  
 TDR<sub>mn</sub>: Timer data register mn (TDR<sub>mn</sub>)  
 OVF: Bit 0 of timer status register mn (TSR<sub>mn</sub>)


Figure 6 - 61 Example of Set Contents of Registers to Measure Input Signal High-/Low-Level Width




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)



**Note**

TMRm2:	MASTERmn bit
TMRm1, TMRm3:	SPLITmn bit
TMRm0:	Fixed to 0

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

Figure 6 - 62 Operation Procedure When Input Signal High-/Low-Level Width Measurement Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode register mn (TMRmn) (determines operation mode of channel). Clears the TOEmn bit to 0 and stops operation of TOMn.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSmn bit to 1. → The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and the TImn pin start edge detection wait status is set.
	Detects the TImn pin input count start valid edge. →	Clears timer count register mn (TCRmn) to 0000H and starts counting up.
During operation	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TMRmn register, TOMmn, TOLmn, TOMn, and TOEmn bits cannot be changed.	When the TImn pin start edge is detected, the counter (TCRmn) counts up from 0000H. If a capture edge of the TImn pin is detected, the count value is transferred to timer data register mn (TDRmn) and INTTMmn is generated. If an overflow occurs at this time, the OVF bit of timer status register mn (TSRmn) is set; if an overflow does not occur, the OVF bit is cleared. The TCRmn register stops the count operation until the next TImn pin start edge is detected.
Operation stop	The TTmn bit is set to 1. → The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops. The OVF bit of the TSRmn register is also held.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized.

Operation is resumed.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

### 6.7.6 Operation as delay counter

It is possible to start counting down when the valid edge of the TImn pin input is detected (an external event), and then generate INTTMmn (a timer interrupt) after any specified interval.

It can also generate INTTMmn (timer interrupt) at any interval by making a software set TSmn = 1 and the count down start during the period of TEMn = 1.

The interrupt generation period can be calculated by the following expression.

$$\text{Generation period of INTTMmn (timer interrupt)} = \text{Period of count clock} \times (\text{Set value of TDRmn} + 1)$$


Timer count register mn (TCRmn) operates as a down counter in the one-count mode.

When the channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSm) is set to 1, the TEMn, TEHm1, TEHm3 bits are set to 1 and the TImn pin input valid edge detection wait status is set.

Timer count register mn (TCRmn) starts operating upon TImn pin input valid edge detection and loads the value of timer data register mn (TDRmn). The TCRmn register counts down from the value of the TDRmn register it has loaded, in synchronization with the count clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next TImn pin input valid edge is detected.

The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid from the next period.


**Figure 6 - 63 Block Diagram of Operation as Delay Counter**



**Note** For using channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)


Figure 6 - 64 Example of Basic Timing of Operation as Delay Counter




**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

**Remark 2.** TSmn: Bit n of timer channel start register m (TSM)  
 TEmn: Bit n of timer channel enable status register m (TEM)  
 TImn: TImn pin input signal  
 TCRmn: Timer count register mn (TCRmn)  
 TDRmn: Timer data register mn (TDRmn)


Figure 6 - 65 Example of Set Contents of Registers to Delay Counter (1/2)



(b) Timer output register m (TOM)



(c) Timer output enable register m (TOEm)




**Note**

TMRm2:	MASTERmn bit
TMRm1, TMRm3:	SPLITmn bit
TMRm0:	Fixed to 0


**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

**Figure 6 - 66 Example of Set Contents of Registers to Delay Counter (2/2)**

(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)



**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

Figure 6 - 67 Operation Procedure When Delay Counter Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1 (or CKm2 and CKm3 when using the 8-bit timer mode).	
Channel default setting	Sets timer mode register mn (TMRmn) (determines operation mode of channel). INTTMmn output delay is set to timer data register mn (TDRmn). Clears the TOEmn bit to 0 and stops operation of TOmn.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSmn bit to 1. → The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and the TI <sub>mn</sub> pin input valid edge detection wait status is set.
	Detects the TI <sub>mn</sub> pin input valid edge. →	Value of the TDRmn register is loaded to the timer count register mn (TCRmn).
During operation	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used.	The counter (TCRmn) counts down. When TCRmn counts down to 0000H, INTTMmn is output, and counting stops (which leaves TCRmn at 0000H) until the next TI <sub>mn</sub> pin input.
Operation stop	The TTmn bit is set to 1. → The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0. →	Power-off status All circuits are initialized and SFR of each channel is also initialized.

Operation is resumed.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

## 6.8 Simultaneous Channel Operation Function of Timer Array Unit

### 6.8.1 Operation as one-shot pulse output function

By using two channels as a set, a one-shot pulse having any delay pulse width can be generated from the signal input to the TImn pin.

The delay time and pulse width can be calculated by the following expressions.

$$\text{Delay time} = \{\text{Set value of TDRmn (master)} + 2\} \times \text{Count clock period}$$

$$\text{Pulse width} = \{\text{Set value of TDRmp (slave)}\} \times \text{Count clock period}$$

The master channel operates in the one-count mode and counts the delays. Timer count register mn (TCRmn) of the master channel starts operating upon start trigger detection and loads the value of timer data register mn (TDRmn).

The TCRmn register counts down from the value of the TDRmn register it has loaded, in synchronization with the count clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next start trigger is detected.


The slave channel operates in the one-count mode and counts the pulse width. The TCRmp register of the slave channel starts operation using INTTMmn of the master channel as a start trigger, and loads the value of the TDRmp register. The TCRmp register counts down from the value of The TDRmp register it has loaded, in synchronization with the count value. When count value = 0000H, it outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) is detected. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.

Instead of using the TImn pin input, a one-shot pulse can also be output using the software operation (TSmn = 1) as a start trigger.

**Caution** The timing of loading of timer data register mn (TDRmn) of the master channel is different from that of the TDRmp register of the slave channel. If the TDRmn and TDRmp registers are rewritten during operation, therefore, an illegal waveform is output. Rewrite the TDRmn register after INTTMmn is generated and the TDRmp register after INTTMmp is generated.


**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2)  
p: Slave channel number (n = 0: p = 1, 2, 3, n = 2: p = 3)

Figure 6 - 68 Block Diagram of Operation as One-Shot Pulse Output Function



**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2)  
 p: Slave channel number (n = 0: p = 1, 2, 3, n = 2: p = 3)

Figure 6 - 69 Example of Basic Timing of Operation as One-Shot Pulse Output Function




**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0, 2)


p: Slave channel number (n = 0: p = 1, 2, 3, n = 2: p = 3)

- Remark 2.** TSmn, TSmp: Bit n, p of timer channel start register m (TSm)
- TEmn, TEmp: Bit n, p of timer channel enable status register m (TEm)
- TImn, TImp: TImn and TImp pins input signal
- TCRmn, TCRmp: Timer count registers mn, mp (TCRmn, TCRmp)
- TDRmn, TDRmp: Timer data registers mn, mp (TDRmn, TDRmp)
- TOmn, TOmp: TOmn and TOmp pins output signal


**Figure 6 - 70 Example of Set Contents of Registers  
When One-Shot Pulse Output Function Is Used (Master Channel)**




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)




(e) Timer output mode register m (TOMm)




**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2)


**Figure 6 - 71 Example of Set Contents of Registers  
When One-Shot Pulse Output Function Is Used (Slave Channel)**




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)



**Note** TMRm2: MASTERmp bit  
TMRm1, TMRm3: SPLITmp bit

**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2)  
p: Slave channel number (n = 0: p = 1, 2, 3, n = 2: p = 3)

Figure 6 - 72 Operation Procedure of One-Shot Pulse Output Function (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable registers 0 (PER0) to 1. →	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode register mn, mp (TMRmn, TMRmp) of two channels to be used (determines operation mode of channels). An output delay is set to timer data register mn (TDRmn) of the master channel, and a pulse width is set to the TDRmp register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOMmp bit of timer output mode register m (TOMm) is set to 1 (slave channel output mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the TOmp output. →	The TOmp pin goes into Hi-Z output state.  The TOmp default setting level is output when the port mode register is in output mode and the port register is 0.
	Sets the TOEmp bit to 1 and enables operation of TOmp. →	TOmp does not change because channel stops operating.
	Clears the port register and port mode register to 0. →	The TOmp pin outputs the TOmp set level.

(Note and Remark are listed on the next page.)

Figure 6 - 73 Operation Procedure of One-Shot Pulse Output Function (2/2)

	Software Operation	Hardware Status
Operation is resumed.	<p>Operation start</p> <p>Sets the TOEmp bit (slave) to 1 (only when operation is resumed).</p> <p>The TSmn (master) and TSmp (slave) bits of timer channel start register m (TSMn) are set to 1 at the same time.</p> <p>The TSmn and TSmp bits automatically return to 0 because they are trigger bits.</p>	<p>The TEMn and TEm bits are set to 1 and the master channel enters the TImn input edge detection wait status.</p> <p>Counter stops operating.</p>
	<p>Detects the TImn pin input valid edge of master channel.</p>	<p>Master channel starts counting.</p>
	<p>During operation</p> <p>Set values of only the CISmn1 and CISmn0 bits of the TMRmn register can be changed.</p> <p>Set values of the TMRmp, TDRmn, TDRmp registers, TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed.</p> <p>The TCRmn and TCRmp registers can always be read.</p> <p>The TSRmn and TSRmp registers are not used.</p> <p>Set values of the TOM and TOEm registers can be changed.</p>	<p>Master channel loads the value of the TDRmn register to timer count register mn (TCRmn) when the TImn pin valid input edge is detected, and the counter starts counting down. When the count value reaches TCRmn = 0000H, the INTTMmn output is generated, and the counter stops until the next valid edge is input to the TImn pin.</p> <p>The slave channel, triggered by INTTMmn of the master channel, loads the value of the TDRmp register to the TCRmp register, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped.</p> <p>After that, the above operation is repeated.</p>
	<p>Operation stop</p> <p>The TTmn (master) and TTmp (slave) bits are set to 1 at the same time.</p> <p>The TTmn (master) and TTmp (slave) bits are set to 1 at the same time.</p>	<p>TEMn, TEm = 0, and count operation stops.</p> <p>The TCRmn and TCRmp registers hold count value and stop.</p> <p>The TOmp output is not initialized but holds current status.</p>
<p>The TOEmp bit of slave channel is cleared to 0 and value is set to the TOmp bit.</p>	<p>The TOmp pin outputs the TOmp set level.</p>	
<p>TAU stop</p> <p>To hold the TOmp pin output level</p> <p>Clears the TOmp bit to 0 after the value to be held is set to the port register.</p> <p>When holding the TOmp pin output level is not necessary</p> <p>Setting not required.</p>	<p>The TOmp pin output level is held by port function.</p>	
<p>The TAUmEN bit of the PER0 register is cleared to 0.</p>	<p>Power-off status</p> <p>All circuits are initialized and SFR of each channel is also initialized.</p> <p>(The TOmp bit is cleared to 0 and the TOmp pin is set to port mode.)</p>	

**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2)  
 p: Slave channel number (n = 0: p = 1, 2, 3, n = 2: p = 3)

### 6.8.2 Operation as PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor. The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDRmn (master) + 1} × Count clock period  
 Duty factor [%] = {Set value of TDRmp (slave)} / {Set value of TDRmn (master) + 1} × 100  
 0% output: Set value of TDRmp (slave) = 0000H  
 100% output: Set value of TDRmp (slave) ≥ {Set value of TDRmn (master) + 1}

**Remark** The duty factor exceeds 100% if the set value of TDRmp (slave) > (set value of TDRmn (master) + 1), it summarizes to 100% output.

The master channel operates in the interval timer mode. If the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, an interrupt (INTTMmn) is output, the value set to timer data register mn (TDRmn) is loaded to timer count register mn (TCRmn), and the counter counts down in synchronization with the count clock. When the counter reaches 0000H, INTTMmn is output, the value of the TDRmn register is loaded again to the TCRmn register, and the counter counts down. This operation is repeated until the channel stop trigger bit (TTmn) of timer channel stop register m (TTm) is set to 1.

If two channels are used to output a PWM waveform, the period until the master channel counts down to 0000H is the PWM output (TOmp) cycle.

The slave channel operates in one-count mode. By using INTTMmn from the master channel as a start trigger, the TCRmp register loads the value of the TDRmp register and the counter counts down to 0000H. When the counter reaches 0000H, it outputs INTTMmp and waits until the next start trigger (INTTMmn from the master channel) is generated.


If two channels are used to output a PWM waveform, the period until the slave channel counts down to 0000H is the PWM output (TOmp) duty.

PWM output (TOmp) goes to the active level one clock after the master channel generates INTTMmn and goes to the inactive level when the TCRmp register of the slave channel becomes 0000H.

**Caution** To rewrite both timer data register mn (TDRmn) of the master channel and the TDRmp register of the slave channel, a write access is necessary two times. The timing at which the values of the TDRmn and TDRmp registers are loaded to the TCRmn and TCRmp registers is upon occurrence of INTTMmn of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTMmn of the master channel, the TOmp pin cannot output the expected waveform. To rewrite both the TDRmn register of the master and the TDRmp register of the slave, therefore, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel.


**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2)  
 p: Slave channel number (n = 0: p = 1, 2, 3, n = 2: p = 3)

Figure 6 - 74 Block Diagram of Operation as PWM Function



**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2)  
 p: Slave channel number (n = 0: p = 1, 2, 3, n = 2: p = 3)

Figure 6 - 75 Example of Basic Timing of Operation as PWM Function



**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0, 2)

p: Slave channel number (n = 0: p = 1, 2, 3, n = 2: p = 3)

**Remark 2.** TSmn, TSmp: Bit n, p of timer channel start register m (TSm)


TEmn, TEmp: Bit n, p of timer channel enable status register m (TEm)

TCRmn, TCRmp: Timer count registers mn, mp (TCRmn, TCRmp)


TDRmn, TDRmp: Timer data registers mn, mp (TDRmn, TDRmp)

TOMn, TOmp: TOMn and TOmp pins output signal


Figure 6 - 76 Example of Set Contents of Registers When PWM Function (Master Channel) Is Used




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)




(e) Timer output mode register m (TOMm)




**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2)


Figure 6 - 77 Example of Set Contents of Registers When PWM Function (Slave Channel) Is Used




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)



**Note** TMRm2: MASTERmp bit  
TMRm1, TMRm3: SPLITmp bit

**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2)  
p: Slave channel number (n = 0: p = 1, 2, 3, n = 2: p = 3)

Figure 6 - 78 Operation Procedure When PWM Function Is Used (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode registers mn, mp (TMRmn, TMRmp) of two channels to be used (determines operation mode of channels). An interval (period) value is set to timer data register mn (TDRmn) of the master channel, and a duty factor is set to the TDRmp register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOMmp bit of timer output mode register m (TOMm) is set to 1 (slave channel output mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the TOmp output. →	The TOmp pin goes into Hi-Z output state.  The TOmp default setting level is output when the port mode register is in output mode and the port register is 0.
	Sets the TOEmp bit to 1 and enables operation of TOmp. →	TOmp does not change because channel stops operating.
	Clears the port register and port mode register to 0. →	The TOmp pin outputs the TOmp set level.

(Note and Remark are listed on the next page.)

Figure 6 - 79 Operation Procedure When PWM Function Is Used (2/2)

	Software Operation	Hardware Status
Operation is resumed.	<p>Operation start</p> <p>Sets the TOEmp bit (slave) to 1 (only when operation is resumed).</p> <p>The TSmn (master) and TSmp (slave) bits of timer channel start register m (TSMn) are set to 1 at the same time.</p> <p>The TSmn and TSmp bits automatically return to 0 because they are trigger bits.</p>	<p>TEmn = 1, TEmn = 1</p> <p>When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.</p>
	<p>During operation</p> <p>Set values of the TMRmn and TMRmp registers, TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed.</p> <p>Set values of the TDRmn and TDRmp registers can be changed after INTTMmn of the master channel is generated.</p> <p>The TCRmn and TCRmp registers can always be read.</p> <p>The TSRmn and TSRmp registers are not used.</p>	<p>The counter of the master channel loads the TDRmn register value to timer count register mn (TCRmn), and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time, the value of the TDRmn register is loaded to the TCRmn register, and the counter starts counting down again.</p> <p>At the slave channel, the value of the TDRmp register is loaded to the TCRmp register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped.</p> <p>After that, the above operation is repeated.</p>
	<p>Operation stop</p> <p>The TTmn (master) and TTmp (slave) bits are set to 1 at the same time.</p> <p>The TTmn and TTmp bits automatically return to 0 because they are trigger bits.</p>	<p>TEmn, TEmn = 0, and count operation stops.</p> <p>The TCRmn and TCRmp registers hold count value and stop.</p> <p>The TOmp output is not initialized but holds current status.</p>
	<p>The TOEmp bit of slave channel is cleared to 0 and value is set to the TOmp bit.</p>	<p>The TOmp pin outputs the TOmp set level.</p>
	<p>TAU stop</p> <p>To hold the TOmp pin output level</p> <p>Clears the TOmp bit to 0 after the value to be held is set to the port register.</p> <p>When holding the TOmp pin output level is not necessary</p> <p>Setting not required.</p> <p>The TAUmEN bit of the PER0 register is cleared to 0.</p>	<p>The TOmp pin output level is held by port function.</p> <p>Power-off status</p> <p>All circuits are initialized and SFR of each channel is also initialized.</p> <p>(The TOmp bit is cleared to 0 and the TOmp pin is set to port mode.)</p>

**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2)  
 p: Slave channel number (n = 0: p = 1, 2, 3, n = 2: p = 3)

### 6.8.3 Operation as multiple PWM output function

By extending the PWM function and using multiple slave channels, many PWM waveforms with different duty values can be output.

For example, when using two slave channels, the period and duty factor of an output pulse can be calculated by the following expressions.

$$\begin{aligned} \text{Pulse period} &= \{\text{Set value of TDRmn (master)} + 1\} \times \text{Count clock period} \\ \text{Duty factor 1 [\%]} &= \{\text{Set value of TDRmp (slave 1)}\} / \{\text{Set value of TDRmn (master)} + 1\} \times 100 \\ \text{Duty factor 2 [\%]} &= \{\text{Set value of TDRmq (slave 2)}\} / \{\text{Set value of TDRmn (master)} + 1\} \times 100 \end{aligned}$$

**Remark** Although the duty factor exceeds 100% if the set value of TDRmp (slave 1) > {set value of TDRmn (master) + 1} or if the {set value of TDRmq (slave 2)} > {set value of TDRmn (master) + 1}, it is summarized into 100% output.

Timer count register mn (TCRmn) of the master channel operates in the interval timer mode and counts the periods.

The TCRmp register of the slave channel 1 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmp pin. The TCRmp register loads the value of timer data register mp (TDRmp), using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmp = 0000H, TCRmp outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.


In the same way as the TCRmp register of the slave channel 1, the TCRmq register of the slave channel 2 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmq pin. The TCRmq register loads the value of the TDRmq register, using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmq = 0000H, the TCRmq register outputs INTTMmq and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmq becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmq = 0000H.

When channel 0 is used as the master channel as above, up to three types of PWM signals can be output at the same time.

**Caution** To rewrite both timer data register mn (TDRmn) of the master channel and the TDRmp register of the slave channel 1, write access is necessary at least twice. Since the values of the TDRmn and TDRmp registers are loaded to the TCRmn and TCRmp registers after INTTMmn is generated from the master channel, if rewriting is performed separately before and after generation of INTTMmn from the master channel, the TOmp pin cannot output the expected waveform. To rewrite both the TDRmn register of the master and the TDRmp register of the slave, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel (This applies also to the TDRmq register of the slave channel 2).


**Remark** m: Unit number (m = 0), n: Channel number (n = 0)  
 p: Slave channel number 1, q: Slave channel number 2  
 n < p < q ≤ 3 (Where p and q are integers greater than n)

**Figure 6 - 80 Block Diagram of Operation as Multiple PWM Output Function (output two types of PWMs)**



**Remark** m: Unit number (m = 0), n: Channel number (n = 0)  
 p: Slave channel number 1, q: Slave channel number 2  
 n < p < q ≤ 3 (Where p and q are integers greater than n)


Figure 6 - 81 Example of Basic Timing of Operation as Multiple PWM Output Function  
(Output two types of PWMs) (1/2)




(Remark is listed on the next page.)

- Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0)  
p: Slave channel number 1, q: Slave channel number 2  
n < p < q ≤ 3 (Where p and q are integers greater than n)
- Remark 2.** TSmn, TSmp, TSmq: Bit n, p, q of timer channel start register m (TSm)  
TEmn, TEmq, TEMq: Bit n, p, q of timer channel enable status register m (TEm)  
TCRmn, TCRmp, TCRmq: Timer count registers mn, mp, mq (TCRmn, TCRmp, TCRmq)  
TDRmn, TDRmp, TDRmq: Timer data registers mn, mp, mq (TDRmn, TDRmp, TDRmq)  
TOMn, TOMp, TOMq: TOMn, TOMp, and TOMq pins output signal


**Figure 6 - 82 Example of Set Contents of Registers  
When Multiple PWM Output Function (Master Channel) Is Used**




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)




(e) Timer output mode register m (TOMm)




**Remark** m: Unit number (m = 0), n: Channel number (n = 0)


**Figure 6 - 83 Example of Set Contents of Registers**  
**When Multiple PWM Output Function (Slave Channel) Is Used (output two types of PWMs)**




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)



**Note** TMRm2: MASTERmp, MASTERmq bit  
 TMRm1, TMRm3: SPLITmp, SPLITmq bit

**Remark** m: Unit number (m = 0), n: Channel number (n = 0)  
 p: Slave channel number 1, q: Slave channel number 2  
 n < p < q ≤ 3 (Where p and q are integers greater than n)

Figure 6 - 84 Operation Procedure When Multiple PWM Output Function Is Used (output two types of PWMs) (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode registers mn, mp, mq (TMRmn, TMRmp, TMRmq) of each channel to be used (determines operation mode of channels). An interval (period) value is set to timer data register mn (TDRmn) of the master channel, and a duty factor is set to the TDRmp and TDRmq registers of the slave channels.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channels. The TOMmp and TOMmq bits of timer output mode register m (TOMm) are set to 1 (slave channel output mode). Clears the TOLmp and TOLmq bits to 0. Sets the TOmp and TOmq bits and determines default level of the TOmp and TOmq outputs. →	The TOmp and TOmq pins go into Hi-Z output state.  The TOmp and TOmq default setting levels are output when the port mode register is in output mode and the port register is 0.
	Sets the TOEmp and TOEmq bits to 1 and enables operation of TOmp and TOmq. →	TOmp and TOmq do not change because channels stop operating.
	Clears the port register and port mode register to 0. →	The TOmp and TOmq pins output the TOmp and TOmq set levels.

(Note and Remark are listed on the next page.)

Figure 6 - 85 Operation Procedure When Multiple PWM Output Function Is Used (output two types of PWMs) (2/2)

	Software Operation	Hardware Status
Operation is resumed.	<p>Operation start</p> <p>(Sets the TOEmp and TOEmq (slave) bits to 1 only when resuming operation.)</p> <p>The TSmn bit (master), and TSmp and TSmq (slave) bits of timer channel start register m (TSm) are set to 1 at the same time. →</p> <p>The TSmn, TSmp, and TSmq bits automatically return to 0 because they are trigger bits.</p>	<p>TEmn = 1, TEmp, TEmq = 1</p> <p>When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.</p>
	<p>During operation</p> <p>Set values of the TMRmn, TMRmp, TMRmq registers, TOMmn, TOMmp, TOMmq, TOLmn, TOLmp, and TOLmq bits cannot be changed.</p> <p>Set values of the TDRmn, TDRmp, and TDRmq registers can be changed after INTTMmn of the master channel is generated.</p> <p>The TCRmn, TCRmp, and TCRmq registers can always be read.</p> <p>The TSRmn, TSRmp, and TSRmq registers are not used.</p>	<p>The counter of the master channel loads the TDRmn register value to timer count register mn (TCRmn) and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time, the value of the TDRmn register is loaded to the TCRmn register, and the counter starts counting down again.</p> <p>At the slave channel 1, the values of the TDRmp register are transferred to the TCRmp register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOmp become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped.</p> <p>At the slave channel 2, the values of the TDRmq register are transferred to TCRmq register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOMq become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmq = 0000H, and the counting operation is stopped.</p> <p>After that, the above operation is repeated.</p>
	<p>Operation stop</p> <p>The TTmn bit (master), TTmp, and TTmq (slave) bits are set to 1 at the same time. →</p> <p>The TTmn, TTmp, and TTmq bits automatically return to 0 because they are trigger bits.</p>	<p>TEmn, TEmp, TEmq = 0, and count operation stops.</p> <p>The TCRmn, TCRmp, and TCRmq registers hold count value and stop.</p> <p>The TOmp and TOMq output are not initialized but hold current status.</p>
	<p>The TOEmp and TOEmq bits of slave channels are cleared to 0 and value is set to the TOmp and TOMq bits. →</p>	<p>The TOmp and TOMq pins output the TOmp and TOMq set levels.</p>
TAU stop	<p>To hold the TOmp and TOMq pin output levels</p> <p>Clears the TOmp and TOMq bits to 0 after the value to be held is set to the port register. →</p> <p>When holding the TOmp and TOMq pin output levels are not necessary</p> <p>Setting not required</p>	<p>The TOmp and TOMq pin output levels are held by port function.</p>
	<p>The TAUmEN bit of the PER0 register is cleared to 0. →</p>	<p>Power-off status</p> <p>All circuits are initialized and SFR of each channel is also initialized.</p> <p>(The TOmp and TOMq bits are cleared to 0 and the TOmp and TOMq pins are set to port mode.)</p>

**Remark** m: Unit number (m = 0), n: Channel number (n = 0)  
 p: Slave channel number, q: Slave channel number  
 n < p < q ≤ 3 (Where p and q are integer greater than n)

## 6.9 Cautions When Using Timer Array Unit

### 6.9.1 Cautions When Using Timer output

Depends on products, a pin is assigned a timer output and other alternate functions. In this case, outputs of the other alternate functions must be set in initial status.

- (1) Using TO03 output assigned to the P31 for 30 to 32-pin products  
So that the alternated PCLBUZ0 output becomes 0, not only set the port mode register (the PM31 bit) and the port register (the P31 bit) to 0, but also use the bit 7 of the clock output select register 0 (CKS0) with the same setting as the initial status.

## CHAPTER 7 TIMER RJ

Timer RJ is a 16-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events.

### 7.1 Overview


This 16-bit timer consists of a reload register and a down counter. The reload register and the down counter are allocated to the same address, and they can be accessed by accessing the TRJ0 register.

Table 7 - 1 lists the Timer RJ Specifications. Figure 7 - 1 shows the Timer RJ Block Diagram.

**Table 7 - 1 Timer RJ Specifications**

Item		Description
Operating modes	Timer mode	The count source is counted.
	Pulse output mode	The count source is counted and the output is inverted at each underflow of the timer.
	Event counter mode	An external event is counted. Operation is possible in STOP mode.
	Pulse width measurement mode	An external pulse width is measured.
	Pulse period measurement mode	An external pulse period is measured.
Count source (Operating clock)		f <sub>CLK</sub> , f <sub>CLK</sub> /2, f <sub>CLK</sub> /8, f <sub>IL</sub> , or event input from the event link controller (ELC) selectable
Interrupt		<ul style="list-style-type: none"> <li>• When the counter underflows.</li> <li>• When the measurement of the active width of the external input (TRJIO0) is completed in pulse width measurement mode.</li> <li>• When the set edge of the external input (TRJIO0) is input in pulse period measurement mode.</li> </ul>
Selectable functions		<ul style="list-style-type: none"> <li>• Coordination with the event link controller (ELC). Event input from the ELC is selectable as a count source.</li> </ul>

Figure 7 - 1 Timer RJ Block Diagram



- Note 1.** When selecting fil as the count source, set the WUTMMCK0 bit in the operation speed mode control register (OSMC) to 1.
- Note 2.** The polarity can be selected by the RCCPSEL2 bit in the TRJISR0 register.

## 7.2 I/O Pins

Table 7 - 2 lists the Timer RJ Pin Configuration.

Table 7 - 2 Timer RJ Pin Configuration

Pin Name	I/O	Function
INTP4	Input	External input for timer RJ
TRJIO0 <sup>Note</sup>	Input/output	External event input and pulse output for timer RJ
TRJO0 <sup>Note</sup>	Output	Pulse output for timer RJ

**Note** The assignment of the TRJIO0 pin is selected by bits PIOR12 and PIOR13 in the PIOR1 register. The assignment of the TRJO0 pin is selected by bits PIOR10 and PIOR11 in the PIOR1 register. Refer to **CHAPTER 4 PORT FUNCTIONS** for details.

### 7.3 Registers

Table 7 - 3 lists the Timer RJ Register Configuration.

**Table 7 - 3 Timer RJ Register Configuration**

Register Name	Symbol	After Reset	Address	Access Size
Peripheral I/O redirection register 1	PIOR1	00H	F0079H	8
Peripheral enable register 1	PER1	00H	F007AH	8
Operation speed mode control register	OSMC	00H	F00F3H	8
Timer RJ counter register 0 <sup>Note</sup>	TRJ0	FFFFH	F0500H	16
Timer RJ control register 0	TRJCR0	00H	F0240H	8
Timer RJ I/O control register 0	TRJIOC0	00H	F0241H	8
Timer RJ mode register 0	TRJMR0	00H	F0242H	8
Timer RJ event pin select register 0	TRJISR0	00H	F0243H	8
Port register 0	P0	00H	FFF00H	8
Port register 3	P3	00H	FFF03H	8
Port register 4	P4	00H	FFF04H	8
Port register 5	P5	00H	FFF05H	8
Port mode register 0	PM0	FFH	FFF20H	8
Port mode register 3	PM3	FFH	FFF23H	8
Port mode register 4	PM4	FFH	FFF24H	8
Port mode register 5	PM5	FFH	FFF25H	8

**Note** When the TRJ0 register is accessed, the CPU does not proceed to the next instruction processing but enters the wait state for CPU processing. For this reason, if this wait state occurs, the number of instruction execution clocks is increased by the number of wait clocks. The number of wait clocks for access to the TRJ0 register is one clock for both writing and reading.

### 7.3.1 Peripheral enable register 1 (PER1)

The PER1 register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise. To use Timer RJ, be sure to set bit 0 (TRJ0EN) to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

**Figure 7 - 2 Format of Peripheral enable register 1 (PER1)**

Address: F007AH      After reset: 00H      R/W

Symbol	7	6	5	<4>	3	2	1	<0>
PER1	0	0	0	TRD0EN	0	0	0	TRJ0EN

TRJ0EN	Control of timer RJ0 input clock supply
0	Stops input clock supply. • SFR used by timer RJ0 cannot be written. • Timer RJ0 is in the reset status.
1	Enables input clock supply. • SFR used by timer RJ0 can be read and written.

**Caution 1.** When setting timer RJ, be sure to set the TRJ0EN bit to 1 first. If TRJ0EN = 0, writing to a control register of timer RJ is ignored, and all read values are default values (except for port mode registers 0, 3 (PM0, PM3), and port registers 0, 3 (P0, P3)).

**Caution 2.** Be sure to set the following bits to 0:  
Bits 1 to 3 and 5 to 7

### 7.3.2 Operation speed mode control register (OSMC)

The WUTMMCK0 bit can be used to select the timer RJ operation clock.  
 The OSMC register can be set by an 8-bit memory manipulation instruction.  
 Reset signal generation clears this register to 00H.

**Figure 7 - 3 Format of Operation speed mode control register (OSMC)**

Address: F00F3H      After reset: 00H      R/W

Symbol	7	6	5	4	3	2	1	0
OSMC	0	0	0	WUTMMCK0	0	0	0	0

WUTMMCK0	Selection of operation clock (f <sub>RTC</sub> ) for 12-bit interval timer and timer RJ
0	Setting prohibited
1	Low-speed on-chip oscillator clock (f <sub>IL</sub> )

### 7.3.3 Timer RJ counter register 0 (TRJ0), Timer RJ Reload Register


TRJ0 is a 16-bit register. The write value is written to the reload register and the read value is read from the counter.

The states of the reload register and the counter are changed depending on the TSTART bit in the TRJCR0 register. For details, see 7.4.1 Reload Register and Counter Rewrite Operation.

**Figure 7 - 4 Format of Timer RJ counter register 0 (TRJ0), Timer RJ Reload Register**

Address: F0500H      After Reset: FFFFH

Symbol    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1    0



—	Function	Setting Range	R/W
Bits 15 to 0	16-bit counter and reload register <small>Notes 1, 2, 3</small>	0000H to FFFFH	R/W

**Note 1.** When 1 is written to the TSTOP bit in the TRJCR0 register, the 16-bit counter is forcibly stopped and set to FFFFH.

**Note 2.** The TRJ0 register must be accessed in 16-bit units. Do not access this register in 8-bit units.

**Note 3.** When the setting of bits TCK2 to TCK0 in the TRJMR0 register is other than 001B (fCLK/8) or 011B (fCLK/2), if the TRJ0 register is set to 0000H, a request signal to the event link controller (ELC) is generated only once immediately after the count starts. However, the TRJO0 and TRJIO0 output is toggled.

When the TRJ0 register is set to 0000H in event counter mode, regardless of the value of bits TCK2 to TCK0, a request signal to the ELC is generated only once immediately after the count starts.

In addition, the TRJO0 output is toggled even during a period other than the specified count period.

When the TRJ0 register is set to 0000H or a higher value, a request signal is generated each time TRJ underflows.

**Caution** When the TRJ0 register is accessed, the CPU does not proceed to the next instruction processing but enters the wait state for CPU processing. For this reason, if this wait state occurs, the number of instruction execution clocks is increased by the number of wait clocks. The number of wait clocks for access to the TRJ0 register is one clock for both writing and reading.

### 7.3.4 Timer RJ control register 0 (TRJCR0)

Figure 7 - 5 Format of Timer RJ control register 0 (TRJCR0)

Address: F0240H      After Reset: 00H

Symbol	7	6	5	4	3	2	1	0
TRJCR0	—	—	TUNDF	TEDGF	—	TSTOP	TCSTF	TSTART
Bits 7 to 6	Nothing is assigned							R/W
—	The write value must be 0. The read value is 0.							R
TUNDF	Timer RJ underflow flag <sup>Note 1</sup>							R/W
0	No underflow							R/W
1	Underflow							
[Condition for setting to 0] • When 0 is written to this bit by a program. [Condition for setting to 1] • When the counter underflows.								
TEDGF	Active edge judgement flag <sup>Note 1</sup>							R/W
0	No active edge received							R/W
1	Active edge received							
[Condition for setting to 0] • When 0 is written to this bit by a program. [Conditions for setting to 1] • When the measurement of the active width of the external input (TRJIO) is completed in pulse width measurement mode. • The set edge of the external input (TRJIO) is input in pulse period measurement mode.								
Bit 3	Nothing is assigned							R/W
—	The write value must be 0. The read value is 0.							R
TSTOP	Timer RJ count forced stop <sup>Note 2</sup>							R/W
When 1 is written to this bit, the count is forcibly stopped. The read value is 0.								W
TCSTF	Timer RJ count status flag <sup>Note 3</sup>							R/W
0	Count stops							R
1	Count in progress							
[Conditions for setting to 0] • When 0 is written to the TSTART bit (the TCSTF bit is set to 0 in synchronization with the count source). • When 1 is written to the TSTOP bit. [Condition for setting to 1] • When 1 is written to the TSTART bit (the TCSTF bit is set to 1 in synchronization with the count source).								

TSTART	Timer RJ count start <sup>Note 3</sup>	R/W
0	Count stops	R/W
1	Count starts	
Count operation is started by writing 1 to the TSTART bit and stopped by writing 0. When the TSTART bit is set to 1 (count starts), the TCSTF bit is set to 1 (count in progress) in synchronization with the count source. Also, after 0 is written to the TSTART bit, the TCSTF bit is set to 0 (count stops) in synchronization with the count source. For details, see <b>7.5.1 Count Operation Start and Stop Control</b> .		

- Note 1.** The TRJCR0 register can be set by an 8-bit memory manipulation instruction.
- Note 2.** When 1 (count is forcibly stopped) is written to the TSTOP bit, bits TSTART and TCSTF are initialized at the same time. The pulse output level is also initialized.
- Note 3.** For notes on using bits TSTART and TCSTF, see **7.5.1 Count Operation Start and Stop Control**.

### 7.3.5 Timer RJ I/O control register 0 (TRJIOC0)

Figure 7 - 6 Format of Timer RJ I/O control register 0 (TRJIOC0)

Address: F0241H      After Reset: 00H

Symbol	7	6	5	4	3	2	1	0
TRJIOC0	TIOGT1	TIOGT0	TIPF1	TIPF0	—	TOENA	—	TEDGSEL

TIOGT1	TIOGT0	TRJIO count control Notes 1, 2	R/W
0	0	Event is always counted	R/W
0	1	Event is counted during polarity period specified for INTP4	
1	0	Event is counted during polarity period specified for timer output signal	
1	1	Do not set.	

**Note 1.** When INTP4 or the timer output signal is used, the polarity to count an event can be selected by the RCCPSEL2 bit in the TRJISR0 register.

**Note 2.** Bits TIOGT0 and TIOGT1 are enabled only in event counter mode.

TIPF1	TIPF0	TRJIO input filter select	R/W
0	0	No filter	R/W
0	1	Filter sampled at fCLK	
1	0	Filter sampled at fCLK/8	
1	1	Filter sampled at fCLK/32	
These bits are used to specify the sampling frequency of the filter for the TRJIO input. If the input to the TRJIO0 pin is sampled and the value matches three successive times, that value is taken as the input value.			

Bit 3	Nothing is assigned	R/W
—	The write value must be 0. The read value is 0.	R

TOENA	TRJO output enable	R/W
0	TRJO output disabled (port)	R/W
1	TRJO output enabled	

Bit 1	Nothing is assigned	R/W
—	The write value must be 0. The read value is 0.	R

TEDGSEL	I/O polarity switch	R/W
Function varies depending on the operating mode (see <b>Tables 7 - 4</b> and <b>7 - 5</b> ). The TEDGSEL bit is used to switch the TRJO output polarity and the TRJIO I/O edge and polarity. In pulse output mode, only the inversion/non-inversion of toggle flip-flop is controlled. The toggle flip-flop is initialized when the TRJMR0 register is written or 1 is written to the TSTOP bit in the TRJCR0 register.		R/W

**Table 7 - 4 TRJIO I/O Edge and Polarity Switching**

Operating Mode	Function
Timer mode	Not used (I/O port)
Pulse output mode	0: Output is started at high (Initialization level: High) 1: Output is started at low (Initialization level: Low)
Event counter mode	0: Count at rising edge 1: Count at falling edge
Pulse width measurement mode	0: Low-level width is measured 1: High-level width is measured
Pulse period measurement mode	0: Measure from one rising edge to the next rising edge 1: Measure from one falling edge to the next falling edge

**Table 7 - 5 TRJO Output Polarity Switching**

Operating Mode	Function
All modes	0: Output is started at low (Initialization level: Low) 1: Output is started at high (Initialization level: High)

### 7.3.6 Timer RJ mode register 0 (TRJMR0)

Figure 7 - 7 Format of Timer RJ mode register 0 (TRJMR0)

Address: F0242H      After Reset: 00H

Symbol	7	6	5	4	3	2	1	0
TRJMR0	—	TCK2	TCK1	TCK0	TEDGPL	TMOD2	TMOD1	TMOD0

Bit 7	Nothing is assigned	R/W
—	The write value must be 0. The read value is 0.	R

TCK2	TCK1	TCK0	Timer RJ count source select <sup>Notes 1, 2</sup>	R/W
0	0	0	fCLK	R/W
0	0	1	fCLK/8	
0	1	1	fCLK/2	
1	0	0	fIL <sup>Note 4</sup>	
1	0	1	Event input from event link controller (ELC)	
1	1	0	Do not set.	
Other than above			Setting prohibited	

TEDGPL	TRJIO edge polarity select <sup>Note 5</sup>	R/W
0	One edge	R/W
1	Both edges	

TMOD2	TMOD1	TMOD0	Timer RJ operating mode select <sup>Note 3</sup>	R/W
0	0	0	Timer mode	R/W
0	0	1	Pulse output mode	
0	1	0	Event counter mode	
0	1	1	Pulse width measurement mode	
1	0	0	Pulse period measurement mode	
Other than above			Setting prohibited	

- Note 1.** When event counter mode is selected, the external input (TRJIO) is selected as the count source regardless of the setting of bits TCK0 to TCK2.
- Note 2.** Do not switch count sources during count operation. Count sources should be switched when both the TSTART and TCSTF bits in the TRJCR0 register are set to 0 (count stops).
- Note 3.** The operating mode can be changed only when the count is stopped while both the bits TSTART and TCSTF in the TRJCR0 register are set to 0 (count stops). Do not change the operating mode during count operation.
- Note 4.** When selecting fIL as the count source, set the WUTMMCK0 bit in the operation speed mode register (OSMC) to 1.
- Note 5.** The TEDGPL bit is enabled only in event counter mode.
- Note 6.** Write access to the TRJMR0 register initializes the output from pins TRJO0 and TRJIO0 of timer RJ. For details on the output level at initialization, refer to the description shown below Figure 7 - 6 Format of Timer RJ I/O control register 0 (TRJIOC0).

### 7.3.7 Timer RJ event pin select register 0 (TRJISR0)

Figure 7 - 8 Format of Timer RJ event pin select register 0 (TRJISR0)

Address: F0243H      After Reset: 00H

Symbol	7	6	5	4	3	2	1	0
TRJISR0	—	—	—	—	—	RCCPSEL2 Note	RCCPSEL1 Note	RCCPSEL0 Note
Bit 7 to 3	Nothing is assigned						R/W	
—	The write value must be 0. The read value is 0.						R	
RCCPSEL2 Note	Timer output signal and INTP4 polarity selection						R/W	
0	An event is counted during the low-level period						R/W	
1	An event is counted during the high-level period							
RCCPSEL1 Note	RCCPSEL0 Note	Timer output signal selection					R/W	
0	0	TRDIOD1					R/W	
0	1	TRDIOC1						
1	0	TO02						
1	1	TO03						

**Note** Bits RCCPSEL0 to RCCPSEL2 are enabled only in event counter mode.

### 7.3.8 Port mode registers 0, 3 (PM0, PM3)

These registers set input/output of ports 0, 3, 4, 5 in 1-bit units.

When using the ports (P01/TRJIO0, P30/TRJO0, etc.) to be shared with the timer output pin for timer output, set the port mode register (PMxx) bit and port register (Pxx) bit corresponding to each port to 0.

Example: When using P01/TRJIO0 for timer output  
 Set the PM01 bit of port mode register 0 to 0.  
 Set the P01 bit of port register 0 to 0.

When using the ports (P01/TRJIO0, etc.) to be shared with the timer input pin for timer input, set the port mode register (PMxx) bit corresponding to each port to 1. At this time, the port register (Pxx) bit may be 0 or 1.

Example: When using P01/TRJIO0 for timer input  
 Set the PM01 bit of port mode register 0 to 1.  
 Set the P01 bit of port register 0 to 0 or 1.

The PM0, PM3 registers can be set by a 1-bit or 8-bit memory manipulation instruction.  
 Reset signal generation sets these registers to FFH.

**Figure 7 - 9 Format of Port Mode Registers 0, 3 (PM0, PM3)**

Address: FFF20H	After reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0
PM0	1	1	1	1	1	1	PM01	PM00

Address: FFF23H	After reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	1	1	1	PM31	PM30

PMmn	Pmn pin I/O mode selection (m = 0, 3; n = 0, 1)
0	Output mode (output buffer on)
1	Input mode (output buffer off)


## 7.4 Operation

### 7.4.1 Reload Register and Counter Rewrite Operation

Regardless of the operating mode, the timing of the rewrite operation to the reload register and the counter differs depending on the value in the TSTART bit in the TRJCR0 register. When the TSTART bit is 0 (count stops), the count value is directly written to the reload register and the counter. When the TSTART bit is 1 (count starts), the value is written to the reload register in synchronization with the count source, and then to the counter in synchronization with the next count source.

Figure 7 - 10 shows the Timing of Rewrite Operation with TSTART Bit Value.

**Figure 7 - 10 Timing of Rewrite Operation with TSTART Bit Value**




### 7.4.2 Timer Mode

In this mode, the counter is decremented by the count source selected by bits TCK0 to TCK2 in the TRJMR0 register.

In timer mode, the count value is decremented by 1 each time the count source is input. When the count value reaches 0000H and the next count source is input, an underflow occurs and an interrupt request is generated.

Figure 7 - 11 shows the Operation Example in Timer Mode.

**Figure 7 - 11 Operation Example in Timer Mode**



### 7.4.3 Pulse Output Mode

In this mode, the counter is decremented by the count source selected by bits TCK0 to TCK2 in the TRJMR0 register, and the output level of pins TRJIO and TRJO pin is inverted each time an underflow occurs.


In pulse output mode, the count value is decremented by 1 each time the count source is input. When the count value reaches 0000H and the next count source is input, an underflow occurs and an interrupt request is generated.

In addition, a pulse can be output from pins TRJIO0 and TRJO0. The output level is inverted each time an underflow occurs. The pulse output from the TRJO0 pin can be stopped by the TOENA bit in the TRJIOC0 register.

Also, the output level can be selected by the TEDGSEL bit in the TRJIOC0 register.

Figure 7 - 12 shows the Operation Example in Pulse Output Mode.

Figure 7 - 12 Operation Example in Pulse Output Mode



Note 1: The TRJIO0 pin becomes high impedance by output enable control on the port selected as the TRJIO function.

### 7.4.4 Event Counter Mode

In this mode, the counter is decremented by an external event signal (count source) input to the TRJIO0 pin. Various periods for counting events can be set by bits TIOGT0 and TIOGT1 in the TRJIOC0 register and the TRJISR0 register. In addition, the filter function for the TRJIO0 input can be specified by bits TIPF0 and TIPF1 in the TRJIOC0 register.

Also, the output from the TRJO0 pin can be toggled even in event counter mode.

When event counter mode is used, see **7.5.5 Procedure for Setting Pins TRJO0 and TRJIO0**.

Figure 7 - 13 shows the Operation Example 1 in Event Counter Mode.





Figure 7 - 14 shows an operation example for counting during the specified period in event counter mode (bits TIOGT1 and TIOGT0 in the TRJIOC0 register are set to 01B or 10B).

**Figure 7 - 14 Operation Example 2 in Event Counter Mode**

Timing example when the setting of operating mode is as follows:  
 TRJMR0 register: TMOD2, 1, 0 = 010B (event counter mode)  
 TRJIOC0 register: TIOGT1, 0 = 01B (event is counted during specified period for external interrupt pin)  
 TIPF1, 0 = 00B (no filter)  
 TEDGSEL = 0 (count at rising edge)  
 TRJISR0 register: RCCPSEL2 = 1 (high-level period is counted)



The following notes apply only when bits TIOGT1 and TIOGT0 in the TRJIOC0 register are 01B or 10B for the setting of operating mode in event count mode.

- Note 1.** To control synchronization, there is a delay of two cycles of the count source until count operation is affected.
- Note 2.** Count operation may be performed for two cycles of the count source immediately after the count is started, depending on the previous state before the count is stopped.  
 To disable the count for two cycles immediately after the count is started, write 1 to the TSTOP bit in the TRJCR0 register to initialize the internal circuit, and then make operation settings before starting count operation.

### 7.4.5 Pulse Width Measurement Mode

In this mode, the pulse width of an external signal input to the TRJIO0 pin is measured.


When the level specified by the TEDGSEL bit in the TRJIOC0 register is input to the TRJIO0 pin, the decrement is started with the selected count source. When the specified level on the TRJIO0 pin ends, the counter is stopped, the TEDGF bit in the TRJCR0 register is set to 1 (active edge received), and an interrupt request is generated. The measurement of pulse width data is performed by reading the count value while the counter is stopped. Also, when the counter underflows during measurement, the TUNDF bit in the TRJCR0 register is set to 1 (underflow) and an interrupt request is generated.

Figure 7 - 15 shows the Operation Example in Pulse Width Measurement Mode.

When accessing bits TEDGF and TUNDF in the TRJCR0 register, see **7.5.2 Access to Flags (Bits TEDGF and TUNDF in TRJCR0 Register)**.

**Figure 7 - 15 Operation Example in Pulse Width Measurement Mode**

This example applies when the high-level width of the measurement pulse is measured (TEDGSEL bit in TRJIOC0 register = 1)



### 7.4.6 Pulse Period Measurement Mode


In this mode, the pulse period of an external signal input to the TRJIO0 pin is measured.

The counter is decremented by the count source selected by bits TCK0 to TCK2 in the TRJMR0 register. When a pulse with the period specified by the TEDGSEL bit in the TRJIOC0 register is input to the TRJIO0 pin, the count value is transferred to the read-out buffer at the rising edge of the count source. The value in the reload register is loaded to the counter at the next rising edge. Simultaneously, the TEDGF bit in the TRJCR0 register is set to 1 (active edge received) and an interrupt request is generated. The read-out buffer (TRJ0 register) is read at this time and the difference from the reload value is the period data of the input pulse. The period data is retained until the read-out buffer is read. When the counter underflows, the TUNDF bit in the TRJCR0 register is set to 1 (underflow) and an interrupt request is generated.

Figure 7 - 16 shows the Operation Example in Pulse Period Measurement Mode.

Only input pulses with a period longer than twice the period of the count source. Also, the low-level and high-level widths must be both longer than the period of the count source. If a pulse period shorter than these conditions is input, the input may be ignored

**Figure 7 - 16 Operation Example in Pulse Period Measurement Mode**



This example applies when the initial value of the TRJ0 register is set to 0300H, the TEDGSEL bit in the TRJIOC0 register is set to 0, and the period from one rising edge to the next edge of the measurement pulse is measured.

- Note 1.** Reading from the TRJ0 register must be performed during the period from when the TEDGF bit is set to 1 (active edge received) until the next active edge is input. The content of the read-out buffer is retained until the TRJ0 register is read. If it is not read before the active edge is input, the measurement result of the previous period is retained.
- Note 2.** When the TRJ0 register is read in pulse period measurement mode, the content of the read-out buffer is read.
- Note 3.** When the active edge of the measurement pulse is input and then the set edge of an external pulse is input, the TEDGF bit in the TRJCR0 register is set to 1 (active edge received).
- Note 4.** To set to 0 by a program, write 0 to the TEDGF bit in the TRJCR0 register using an 8-bit memory manipulation instruction.
- Note 5.** To set to 0 by a program, write 0 to the TUNDF bit in the TRJCR0 register using an 8-bit memory manipulation instruction.

### 7.4.7 Coordination with Event Link Controller (ELC)

Through coordination with the ELC, event input from the ELC can be set to be the count source. Bits TCK0 to TCK2 in the TRJMR0 register count at the rising edge of event input from the ELC. However, ELC input does not function in event counter mode.

The ELC setting procedure is shown below:

- Procedure for starting operation
  - (1) Set the event output destination select register (ELSELRn) for the event link controller (ELC).
  - (2) Set the operating mode for the event generation source.
  - (3) Set the mode for timer RJ.
  - (4) Start the count operation of timer RJ.
  - (5) Start the operation of the event generation source.
- Procedure for stopping operation
  - (1) Stop the operation of the event generation source.
  - (2) Stop the count operation of timer RJ.
  - (3) Set the event output destination select register (ELSELRn) for the event link controller (ELC) to 0.

### 7.4.8 Output Settings for Each Mode

Table 7 - 6 and Table 7 - 7 list the states of pins TRJO0 and TRJIO0 in each mode.

**Table 7 - 6 TRJO0 Pin Setting**

Operating Mode	TRJIOC0 Register		TRJO0 Pin Output
	TOENA Bit	TEDGSEL Bit	
All modes	1	1	Inverted output
		0	Normal output
	0	0 or 1	Output disabled

**Table 7 - 7 TRJIO0 Pin Setting**

Operating Mode	TRJIOC0 Register		TRJIO0 Pin I/O
	PMXX Bit Note	TEDGSEL Bit	
Timer mode	0 or 1	0 or 1	Input (Not used)
Pulse output mode	1	0 or 1	Output disabled (Hi-z output)
		1	Normal output
		0	Inverted output
Event counter mode	1	0 or 1	Input
Pulse width measurement mode			
Pulse period measurement mode			

**Note** The port mode register (PMxx) bit corresponding to port multiplexed with TRJIO0 function.

## 7.5 Notes on Timer RJ

### 7.5.1 Count Operation Start and Stop Control

- When event count mode is set or the count source is set to other than the ELC

After 1 (count starts) is written to the TSTART bit in the TRJCR0 register while the count is stopped, the TCSTF bit in the TRJCR0 register remains 0 (count stops) for three cycles of the count source. Do not access the registers associated with timer RJ <sup>Note</sup> other than the TCSTF bit until this bit is set to 1 (count in progress).

After 0 (count stops) is written to the TSTART bit during a count operation, the TCSTF bit remains 1 for three cycles of the count source. When the TCSTF bit is set to 0, the count is stopped. Do not access the registers associated with timer RJ <sup>Note</sup> other than the TCSTF bit until this bit is set to 0.

Clear the interrupt register before changing the TATART bit from 0 to 1. Refer to **CHAPTER 15 INTERRUPT FUNCTIONS** for details.

**Note** Registers associated with timer RJ: TRJ0, TRJCR0, TRJIOC0, TRJMR0, and TRJISR0

- When event count mode is set or the count source is set to the ELC

After 1 (count starts) is written to the TSTART bit in the TRJCR0 register while the count is stopped, the TCSTF bit in the TRJCR0 register remains 0 (count stops) for two cycles of the CPU clock. Do not access the registers associated with timer RJ <sup>Note</sup> other than the TCSTF bit until this bit is set to 1 (count in progress).

After 0 (count stops) is written to the TSTART bit during a count operation, the TCSTF bit remains 1 for two cycles of the CPU clock. When the TCSTF bit is set to 0, the count is stopped. Do not access the registers associated with timer RJ <sup>Note</sup> other than the TCSTF bit until this bit is set to 0.

Clear the interrupt register before changing the TATART bit from 0 to 1. Refer to **CHAPTER 15 INTERRUPT FUNCTIONS** for details.

**Note** Registers associated with timer RJ: TRJ0, TRJCR0, TRJIOC0, TRJMR0, and TRJISR0

### 7.5.2 Access to Flags (Bits TEDGF and TUNDF in TRJCR0 Register)

Bits TEDGF and TUNDF in the TRJCR0 register are set to 0 by writing 0 by a program, but writing 1 to these bits has no effect. If a read-modify-write instruction is used to set the TRJCR0 register, bits TEDGF and TUNDF may be erroneously set to 0 depending on the timing, even when the TEDGF bit is set to 1 (active edge received) and the TUNDF bit is set to 1 (underflow) during execution of the instruction. Use an 8-bit memory manipulation instruction to access to the TRJCR0 register.

### 7.5.3 Access to Counter Register

When bits TSTART and TCSTF in the TRJCR0 register are both 1 (count starts), allow at least three cycles of the count source clock between writes when writing to the TRJ0 register successively.

### 7.5.4 When Changing Mode

The registers associated with timer RJ operating mode (TRJIOC0, TRJMR0, and TRJISR0) can be changed only when the count is stopped with both the TSTART and TCSTF bits set to 0 (count stops). Do not change these registers during count operation.

When the registers associated with timer RJ operating mode are changed, the values of bits TSTART and TCSTF are undefined. Write 0 (no active edge received) to the TEDGF bit and 0 (no underflow) to the TUNDF bit before starting the count.

### 7.5.5 Procedure for Setting Pins TRJO0 and TRJIO0

After a reset, the I/O ports multiplexed with pins TRJO0 and TRJIO0 function as input ports.

To output from pins TRJO0 and TRJIO0, use the following setting procedure:

Changing procedure

- (1) Set the mode.
- (2) Set the initial value/output enabled.
- (3) Set the port register bits corresponding to pins TRJO0 and TRJIO0 to 0.
- (4) Set the port mode register bits corresponding to pins TRJO0 and TRJIO0 to output mode.  
(Output is started from pins TRJO0 and TRJIO0)
- (5) Start the count (TSTART in TRJCR0 register = 1).

To input from the TRJIO0 pin, use the following setting procedure:

- (1) Set the mode.
- (2) Set the initial value/edge selected.
- (3) Set the port mode register bit corresponding to TRJIO0 pin to input mode.  
(Input is started from the TRJIO0 pin)
- (4) Start the count (TSTART in TRJMR0 register = 1).
- (5) Wait until the TCSTF bit in the TRJCR0 register is set to 1 (count in progress).  
(In event counter mode only)
- (6) Input an external event from the TRJIO0 pin.
- (7) The processing on completion of the first measurement is invalid (the measured value is valid for the second and subsequent times). (In pulse width measurement mode and pulse period measurement mode only)

### 7.5.6 When Timer RJ is not Used

When timer RJ is not used, set bits TMOD2 to TMOD0 in the TRJMR0 register to 000B (timer mode) and set the TOENA bit in the TRJIOC0 register to 0 (TRJO output disabled).

### 7.5.7 When Timer RJ Operating Clock is Stopped

Supplying or stopping the timer RJ clock can be controlled by the TRJOEN bit in the PER1 register. Note that the following SFRs cannot be accessed while the timer RJ clock is stopped. Make sure the timer RJ clock is supplied before accessing any of these registers.

Registers TRJO, TRJCR0, TRJMR0, TRJIOC0, and TRJISR0.

### 7.5.8 Procedure for Setting STOP Mode (Event Counter Mode)

To perform event counter mode operation during STOP mode, first supply the timer RJ clock and then use the following procedure to enter STOP mode.

Setting procedure

- (1) Set the operating mode.
- (2) Start the count (TSTART = 1, TCSTF = 1).
- (3) Stop supplying the timer RJ clock.

To stop event counter mode operation during STOP mode, use the following procedure to stop operation.

- (1) Supply the timer RJ clock.
- (2) Stop the count (TSTART = 0, TCSTF = 0)

### 7.5.9 Functional Restriction in STOP Mode (Event Counter Mode Only)

When event counter mode operation is performed during STOP mode, the digital filter function cannot be used.

### 7.5.10 When Count is Forcibly Stopped by TSTOP Bit

After the counter is forcibly stopped by the TSTOP bit in the TRJCR0 register, do not access the following SFRs for one cycle of the count source.

Registers TRJ0, TRJCR0, and TRJMR0

### 7.5.11 Digital Filter

When the digital filter is used, do not start timer operation for five cycles of the digital filter clock after setting bits TIPF1 and TIPF0.

Also, do not start timer operation for five cycles of the digital filter clock when the TEDGSEL bit in the TRJIOC register is changed while the digital filter is used.

### 7.5.12 When Selecting fIL as Count Source

When selecting fIL as the count source, set the WUTMMCK0 bit in the operation speed mode control register (OSMC) to 1.

## CHAPTER 8 TIMER RD

Timer RD contains two 16-bit timers (timer RD0 and timer RD1).

### 8.1 Overview

Timer RD0 and timer RD1 have four I/O pins.

The operating clock for timer RD is fCLK or fHOCO.

Figure 8 - 1 shows the Timer RD Block Diagram and Table 8 - 1 lists the Timer RD Pin Configuration.

Timer RD has four modes:

- Timer mode
  - Input capture function      Transfer the counter value to a register with an external signal as the trigger
  - Output compare function    Detect register value matches with a counter (Pin output can be changed at detection)
  - PWM function                 Output pulse of any width continuously

The following three modes use the PWM function.

- Reset synchronous PWM mode    Output three-phase waveforms (6) without sawtooth wave modulation and dead time
- Complementary PWM mode        Output three-phase waveforms (6) with triangular wave modulation and dead time
- PWM3 mode                         Output PWM waveforms (2) with a fixed period

The timer mode input capture function, output compare function, and PWM function are equivalent in timer RD0 and timer RD1, and these functions can be selected individually for each pin. Also, a combination of these functions can be used in timer RD0 and timer RD1.

In reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, a waveform is output with a combination of counters and registers in timer RD0 and timer RD1. Pin functions depend on the mode.

Figure 8 - 1 Timer RD Block Diagram




Table 8 - 1 Timer RD Pin Configuration

Pin Name	Assigned Pin	I/O	Function
TRDIOA0/TRDCLK0	P17	Input/Output	Function varies depending on the mode. Refer to descriptions of individual modes for details.
TRDIOB0	P15	Input/Output	
TRDIOC0	P16	Input/Output	
TRDIOD0	P14	Input/Output	
TRDIOA1	P13	Input/Output	
TRDIOB1	P12	Input/Output	
TRDIOC1	P11	Input/Output	
TRDIOD1	P10	Input/Output	

## 8.2 Registers

Table 8 - 2 lists the Timer RD Register Configuration.

**Table 8 - 2 Timer RD Register Configuration**

Register Name	Symbol	After Reset	Address	Access Size
Peripheral enable register 1	PER1	00H	F007AH	8
Timer RD ELC register	TRDELCL	00H Note	F0260H	8
Timer RD start register	TRDSTR	0CH Note	F0263H	8
Timer RD mode register	TRDMR	00H Note	F0264H	8
Timer RD PWM function select register	TRDPMR	00H Note	F0265H	8
Timer RD function control register	TRDFCR	80H Note	F0266H	8
Timer RD output master enable register 1	TRDOER1	FFH Note	F0267H	8
Timer RD output master enable register 2	TRDOER2	00H Note	F0268H	8
Timer RD output control register	TRDOCR	00H Note	F0269H	8
Timer RD digital filter function select register 0	TRDDF0	00H Note	F026AH	8
Timer RD digital filter function select register 1	TRDDF1	00H Note	F026BH	8
Timer RD control register 0	TRDCR0	00H Note	F0270H	8
Timer RD I/O control register A0	TRDIORA0	00H Note	F0271H	8
Timer RD I/O control register C0	TRDIORC0	88H Note	F0272H	8
Timer RD status register 0	TRDSR0	00H Note	F0273H	8
Timer RD interrupt enable register 0	TRDIER0	00H Note	F0274H	8
Timer RD PWM function output level control register 0	TRDPOCR0	00H Note	F0275H	8
Timer RD counter 0	TRD0	0000H Note	F0276H	16
Timer RD general register A0	TRDGRA0	FFFFH Note	F0278H	16
Timer RD general register B0	TRDGRB0	FFFFH Note	F027AH	16
Timer RD general register C0	TRDGRC0	FFFFH Note	FFF58H	16
Timer RD general register D0	TRDGRD0	FFFFH Note	FFF5AH	16
Timer RD control register 1	TRDCR1	00H Note	F0280H	8
Timer RD I/O control register A1	TRDIORA1	00H Note	F0281H	8
Timer RD I/O control register C1	TRDIORC1	88H Note	F0282H	8
Timer RD status register 1	TRDSR1	00H Note	F0283H	8
Timer RD interrupt enable register 1	TRDIER1	00H Note	F0284H	8
Timer RD PWM function output level control register 1	TRDPOCR1	00H Note	F0285H	8
Timer RD counter 1	TRD1	0000H Note	F0286H	16
Timer RD general register A1	TRDGRA1	FFFFH Note	F0288H	16
Timer RD general register B1	TRDGRB1	FFFFH Note	F028AH	16
Timer RD general register C1	TRDGRC1	FFFFH Note	FFF5CH	16
Timer RD general register D1	TRDGRD1	FFFFH Note	FFF5EH	16
Port register 1	P1	00H	FFF01H	8
Port mode register 1	PM1	FFH	FFF21H	8

**Note** The timer RD SFRs are undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

### 8.2.1 Peripheral enable register 1 (PER1)

The PER1 register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise.

To use timer RD, be sure to set bit 4 (TRD0EN) to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 8 - 2 Format of Peripheral enable register 1 (PER1)**

Address: F007AH	After Reset: 00H	R/W						
Symbol	7	6	5	<4>	3	2	1	<0>
PER1	0	0	0	TRD0EN	0	0	0	TRJ0EN
TRD0EN	Control of timer RD input clock supply							
0	Stops input clock supply. • SFR used by timer RD cannot be written. • Timer RD is in the reset status.							
1	Enables input clock supply. • SFR used by timer RD can be read and written.							

**Caution 1.** When setting timer RD, be sure to set the TRD0EN bit to 1 first. If TRD0EN = 0, writing to a control register of timer RD is ignored, and all read values are default values (except for port mode register 1 (PM1), and port register 1 (P1)).

**Caution 2.** Be sure to set the following bits to 0:  
Bits 1 to 3 and 5 to 7

**Caution 3.** When selecting fhoco as the count source for timer RD, set fclk to fih before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing fclk to a clock other than fih, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.

### 8.2.2 Timer RD ELC register (TRDELCL)

Figure 8 - 3 Format of Timer RD ELC register (TRDELCL)

Address: F0260H      After Reset: 00H Note

Symbol	7	6	5	4	3	2	1	0
TRDELCL	—	—	ELCOBE1	ELCICE1	—	—	ELCOBE0	ELCICE0
Bits 7 to 6	Nothing is assigned						R/W	
—	The write value must be 0. The read value is 0.						R	
ELCOBE1	ELC event input 1 enable for timer RD pulse output forced cutoff						R/W	
0	Forced cutoff is disabled						R/W	
1	Forced cutoff is enabled							
ELCICE1	ELC event input 1 select for timer RD input capture D1						R/W	
0	Input capture D1 is selected						R/W	
1	Event input 1 from the event link controller (ELC) is selected							
Bits 3 to 2	Nothing is assigned						R/W	
—	The write value must be 0. The read value is 0.						R	
ELCOBE0	ELC event input 0 enable for timer RD pulse output forced cutoff						R/W	
0	Forced cutoff is disabled						R/W	
1	Forced cutoff is enabled							
ELCICE0	ELC event input 0 select for timer RD input capture D0						R/W	
0	Input capture D0 is selected						R/W	
1	Event input 0 from the event link controller (ELC) is selected							

**Note**      The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

### 8.2.3 Timer RD start register (TRDSTR)

The TRDSTR register can be set by an 8-bit memory manipulation instruction. See **8.5.1 (1) TRDSTR Register in the usage notes on timer RD.**

**Figure 8 - 4 Format of Timer RD start register (TRDSTR)**

Address: F0263H      After Reset: 0CH <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDSTR	—	—	—	—	CSEL1	CSEL0	TSTART1	TSTART0
Bits 7 to 4	Nothing is assigned							R/W
—	The write value must be 0. The read value is 0.							R
CSEL1	TRD1 count operation select <sup>Note 2</sup>							R/W
0	Count stops at compare match with TRDGRA1 register							R/W
1	Count continues after compare match with TRDGRA1 register <sup>Note 3</sup>							
CSEL0	TRD0 count operation select							R/W
0	Count stops at compare match with TRDGRA0 register							R/W
1	Count continues after compare match with TRDGRA0 register <sup>Note 3</sup>							
TSTART1	TRD1 count start flag <sup>Notes 4, 5</sup>							R/W
0	Count stops							R/W
1	Count starts							
TSTART0	TRD0 count start flag <sup>Notes 6, 7</sup>							R/W
0	Count stops							R/W
1	Count starts							

- Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.
- Note 2.** Do not use in PWM3 mode.
- Note 3.** Set to 1 for the input capture function.
- Note 4.** Write 0 to the TSTART1 bit while the CSEL1 bit is set to 1.
- Note 5.** When the CSEL1 bit is 0 and a compare match signal (TRDIOA1) is generated, this flag is set to 0 (count stops).
- Note 6.** Write 0 to the TSTART0 bit while the CSEL0 bit is set to 1.
- Note 7.** When the CSEL0 bit is 0 and a compare match signal (TRDIOA0) is generated, this flag is set to 0 (count stops).

### 8.2.4 Timer RD mode register (TRDMR)

Figure 8 - 5 Format of Timer RD mode register (TRDMR)

Address: F0264H      After Reset: 00H <sup>Note 1</sup>

Symbol      <7>                  <6>                  <5>                  <4>                  3                  2                  1                  <0>

TRDMR	TRDBFD1	TRDBFC1	TRDBFD0	TRDBFC0	0	0	0	TRDSYNC
	TRDBFD1	TRDGRD1 register function select <sup>Note 2</sup>						R/W
	0	General register						R/W
	1	Buffer register for TRDGRB1 register						
	TRDBFC1	TRDGRC1 register function select <sup>Note 2</sup>						R/W
	0	General register						R/W
	1	Buffer register for TRDGRA1 register						
	TRDBFD0	TRDGRD0 register function select <sup>Note 2</sup>						R/W
	0	General register						R/W
	1	Buffer register for TRDGRB0 register						
	TRDBFC0	TRDGRC0 register function select <sup>Notes 2, 3</sup>						R/W
	0	General register						R/W
	1	Buffer register for TRDGRA0 register						
	Bits 3 to 1	Nothing is assigned						R/W
	—	The write value must be 0. The read value is 0.						R
	TRDSYNC	Timer RD synchronous <sup>Note 4</sup>						R/W
	0	TRD0 and TRD1 operate independently						R/W
	1	TRD0 and TRD1 operate synchronously						

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Note 2.** In the output compare function, if 0 (TRDGRji register output pin is changed) is selected for the IOj3 (j = C or D) bit in the TRDIORCi (i = 0 or 1) register, set the TRDBFji bit in the TRDMR register to 0.

**Note 3.** Set to 0 (general register) in complementary PWM mode.

**Note 4.** Set to 0 (TRD0 and TRD1 operate independently) in reset synchronous PWM mode, complementary PWM mode, and PWM3 mode.

### 8.2.5 Timer RD PWM function select register (TRDPMR)

Figure 8 - 6 Format of Timer RD PWM function select register (TRDPMR) [Timer Mode]

Address: F0265H      After Reset: 00H <sup>Note</sup>

Symbol      7                      <6>                      <5>                      <4>                      3                      <2>                      <1>                      <0>

TRDPMR	0	TRDPWMD1	TRDPWMC1	TRDPWMB1	0	TRDPWMD0	TRDPWMC0	TRDPWMB0
Bit 7	Nothing is assigned							R/W
—	The write value must be 0. The read value is 0.							R
TRDPWMD1	PWM function of TRDIOD1 select							R/W
0	Input capture function or output compare function							R/W
1	PWM function							
TRDPWMC1	PWM function of TRDIOC1 select							R/W
0	Input capture function or output compare function							R/W
1	PWM function							
TRDPWMB1	PWM function of TRDIOB1 select							R/W
0	Input capture function or output compare function							R/W
1	PWM function							
Bit 3	Nothing is assigned							R/W
—	The write value must be 0. The read value is 0.							R
TRDPWMD0	PWM function of TRDIOD0 select							R/W
0	Input capture function or output compare function							R/W
1	PWM function							
TRDPWMC0	PWM function of TRDIOC0 select							R/W
0	Input capture function or output compare function							R/W
1	PWM function							
TRDPWMB0	PWM function of TRDIOB0 select							R/W
0	Input capture function or output compare function							R/W
1	PWM function							

**Note**      The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRDOEN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRDOEN = 1 before reading.

### 8.2.6 Timer RD function control register (TRDFCR)

Figure 8 - 7 Format of Timer RD function control register (TRDFCR)

Address: F0266H      After Reset: 80H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDFCR	PWM3	STCLK	0	0	OLS1	OLS0	CMD1	CMD0
	PWM3	PWM3 mode select <sup>Note 2</sup>						R/W
	<ul style="list-style-type: none"> <li>In the timer mode, set to 1 (other than PWM3 mode).</li> <li>In PWM3 mode, set to 0 (PWM3 mode).</li> <li>Disabled in reset synchronous and complementary PWM modes.</li> </ul>							R/W
	STCLK	External clock input select						R/W
	<ul style="list-style-type: none"> <li>In the timer mode, the reset synchronous PWM mode, and the complementary PWM mode,</li> </ul> 0: External clock input disabled 1: External clock input enabled <ul style="list-style-type: none"> <li>In PWM3 mode, set to 0 (external clock input disabled).</li> </ul>							R/W
	Bits 5 to 4	Reserved						R/W
	0	Set to 0.						R/W
	OLS1	Counter-phase output level select (in reset synchronous PWM mode or complementary PWM mode)						R/W
	<ul style="list-style-type: none"> <li>In reset synchronous and complementary PWM modes,</li> </ul> 0: High initial output and low active level 1: Low initial output and high active level <ul style="list-style-type: none"> <li>Disabled in timer and PWM3 modes.</li> </ul>							R/W
	OLS0	Phase output level select (in reset synchronous PWM mode or complementary PWM mode)						R/W
	<ul style="list-style-type: none"> <li>In reset synchronous and complementary PWM modes,</li> </ul> 0: High initial output and low active level 1: Low initial output and high active level <ul style="list-style-type: none"> <li>Disabled in timer and PWM3 modes.</li> </ul>							R/W

CMD1	CMD0	Combination mode select <small>Notes 3, 4</small>	R/W									
<ul style="list-style-type: none"> <li>• In timer and PWM3 modes, set to 00B (timer mode or PWM3 mode).</li> <li>• In reset synchronous PWM mode, set to 01B (reset synchronous PWM mode).</li> <li>• In complementary PWM mode,                             <table border="0" style="margin-left: 20px;"> <tr> <td style="padding-right: 10px;"><small>CMD1</small></td> <td style="padding-right: 10px;"><small>CMD0</small></td> <td></td> </tr> <tr> <td>1</td> <td>0:</td> <td>Complementary PWM mode (transfer from the buffer register to the general register when TRD1 underflows)</td> </tr> <tr> <td>1</td> <td>1:</td> <td>Complementary PWM mode (transfer from the buffer register to the general register at compare match between registers TRD0 and TRDGRA0)</td> </tr> </table> </li> </ul> <p>Other than the above: Do not set.</p>			<small>CMD1</small>	<small>CMD0</small>		1	0:	Complementary PWM mode (transfer from the buffer register to the general register when TRD1 underflows)	1	1:	Complementary PWM mode (transfer from the buffer register to the general register at compare match between registers TRD0 and TRDGRA0)	R/W
<small>CMD1</small>	<small>CMD0</small>											
1	0:	Complementary PWM mode (transfer from the buffer register to the general register when TRD1 underflows)										
1	1:	Complementary PWM mode (transfer from the buffer register to the general register at compare match between registers TRD0 and TRDGRA0)										

- Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRDOEN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRDOEN = 1 before reading.
- Note 2.** When bits CMD1 and CMD0 are set to 00B (timer mode or PWM3 mode), the setting of the PWM3 bit is enabled.
- Note 3.** Set bits CMD0 and CMD1 when both the TSTART0 and TSTART1 bits in the TRDSTR register are set to 0 (count stops).
- Note 4.** When bits CMD1 and CMD0 are set to 01B, 10B, or 11B, the MCU enters reset synchronous PWM mode or complementary PWM mode regardless of the settings of the TRDPMR register.

### 8.2.7 Timer RD output master enable register 1 (TRDOER1)

**Figure 8 - 8 Format of Timer RD output master enable register 1 (TRDOER1)  
[Output Compare Function, PWM Function, Reset Synchronous PWM Mode,  
Complementary PWM Mode, and PWM3 Mode]**

Address: F0267H      After Reset: FFH *Note 1*

Symbol	7	6	5	4	3	2	1	0
TRDOER1	ED1	EC1	EB1	EA1	ED0	EC0	EB0	EA0
	ED1	TRDIOD1 output disable <i>Note 2</i>						R/W
	0	Output enabled						R/W
	1	Output disabled (TRDIOD1 pin functions as an I/O port.)						
	EC1	TRDIOC1 output disable <i>Note 2</i>						R/W
	0	Output enabled						R/W
	1	Output disabled (TRDIOC1 pin functions as an I/O port.)						
	EB1	TRDIOB1 output disable <i>Note 2</i>						R/W
	0	Output enabled						R/W
	1	Output disabled (TRDIOB1 pin functions as an I/O port.)						
	EA1	TRDIOA1 output disable <i>Notes 2, 3</i>						R/W
	0	Output enabled						R/W
	1	Output disabled (TRDIOA1 pin functions as an I/O port.)						
	ED0	TRDIOD0 output disable <i>Note 2</i>						R/W
	0	Output enabled						R/W
	1	Output disabled (TRDIOD0 pin functions as an I/O port.)						
	EC0	TRDIOC0 output disable <i>Note 2</i>						R/W
	0	Output enabled						R/W
	1	Output disabled (TRDIOC0 pin functions as an I/O port.)						
	EB0	TRDIOB0 output disable						R/W
	0	Output enabled						R/W
	1	Output disabled (TRDIOB0 pin functions as an I/O port.)						
	EA0	TRDIOA0 output disable <i>Notes 3, 4</i>						R/W
	0	Output enabled						R/W
	1	Output disabled (TRDIOA0 pin functions as an I/O port.)						

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Note 2.** Set to 1 in PWM3 mode.

**Note 3.** Set to 1 in PWM function.

**Note 4.** Set to 1 in reset synchronous PWM mode and complementary PWM mode.

### 8.2.8 Timer RD output master enable register 2 (TRDOER2)

**Figure 8 - 9 Format of Timer RD output master enable register 2 (TRDOER2)  
[PWM Function, Reset Synchronous PWM Mode, Complementary PWM Mode, and PWM3 Mode]**

Address: F0268H      After Reset: 00H <sup>Note 1</sup>

Symbol	<7>	6	5	4	3	2	1	<0>
TRDOER2	TRDPTO	0	0	0	0	0	0	TRDSHUTS
	TRDPTO	INTP0 of pulse output forced cutoff signal input enabled <sup>Note 2</sup>						R/W
	0	Pulse output forced cutoff input disabled						R/W
	1	Pulse output forced cutoff input enabled (The TRDSHUTS bit is set to 1 when a low level is applied to the INTP0 pin.)						
	Bits 6 to 1	Nothing is assigned						R/W
	—	The write value must be 0. The read value is 0.						R
	TRDSHUTS	Forced cutoff flag						R/W
	0	Not forcibly cut off						R/W
	1	Forcibly cut off						
	This bit is set to 1 when the pulse is forcibly cut off by an INTP0 or ELC input event. This bit is not automatically cleared. To stop the forced cutoff of the pulse, write 0 to this bit while the count is stopped (TSTARTi = 0). The pulse is also forcibly cut off when 1 is written to the TRDSHUTS bit in an enabled mode.							

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRDOEN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRDOEN = 1 before reading.

**Note 2.** See 8.3.1 (4) Pulse Output Forced Cutoff.

### 8.2.9 Timer RD output control register (TRDOCR)

Write to the TRDOCR register when bits TSTART0 and TSTART1 in the TRDSTR register are both 0 (count stops).

**Figure 8 - 10 Format of Timer RD output control register (TRDOCR) [Output Compare Function]**

Address: F0269H      After Reset: 00H *Note 1*

Symbol	7	6	5	4	3	2	1	0
TRDOCR	TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0	TOA0
TOD1	TRDIOD1 initial output level select <i>Note 2</i>							R/W
0	Low initial output							R/W
1	High initial output							
TOC1	TRDIOC1 initial output level select <i>Note 2</i>							R/W
0	Low initial output							R/W
1	High initial output							
TOB1	TRDIOB1 initial output level select <i>Note 2</i>							R/W
0	Low initial output							R/W
1	High initial output							
TOA1	TRDIOA1 initial output level select							R/W
0	Low initial output							R/W
1	High initial output							
TOD0	TRDIOD0 initial output level select <i>Note 2</i>							R/W
0	Low initial output							R/W
1	High initial output							
TOC0	TRDIOC0 initial output level select <i>Note 2</i>							R/W
0	Low initial output							R/W
1	High initial output							
TOB0	TRDIOB0 initial output level select <i>Note 2</i>							R/W
0	Low initial output							R/W
1	High initial output							
TOA0	TRDIOA0 initial output level select							R/W
0	Low initial output							R/W
1	High initial output							

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Note 2.** If the pin function is set for waveform output, the initial output level is output when the TRDOCR register is set.

**Figure 8 - 11 Format of Timer RD output control register (TRDOCR) [PWM Function]**

Address: F0269H      After Reset: 00H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDOCR	TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0	TOA0
	TOD1	TRDIOD1 initial output level select <sup>Note 2</sup>						R/W
	0	Initial output is not active level						R/W
	1	Initial output is active level						
	TOC1	TRDIOC1 initial output level select <sup>Note 2</sup>						R/W
	0	Initial output is not active level						R/W
	1	Initial output is active level						
	TOB1	TRDIOB1 initial output level select <sup>Note 2</sup>						R/W
	0	Initial output is not active level						R/W
	1	Initial output is active level						
	TOA1	TRDIOA1 initial output level select						R/W
	Set to 0.						R/W	
	TOD0	TRDIOD0 initial output level select <sup>Note 2</sup>						R/W
	0	Initial output is not active level						R/W
	1	Initial output is active level						
	TOC0	TRDIOC0 initial output level select <sup>Note 2</sup>						R/W
	0	Initial output is not active level						R/W
	1	Initial output is active level						
	Enabled in reset synchronous and complementary PWM modes.							
	TOB0	TRDIOB0 initial output level select <sup>Note 2</sup>						R/W
	0	Initial output is not active level						R/W
	1	Initial output is active level						
	TOA0	TRDIOA0 initial output level select						R/W
	Set to 0.						R/W	

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Note 2.** If the pin function is set for waveform output, the initial output level is output when the TRDOCR register is set.

**Figure 8 - 12 Format of Timer RD output control register (TRDOCR) [PWM3 Mode]**

Address: F0269H      After Reset: 00H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDOCR	TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0	TOA0
	TOD1	TRDIOD1 initial output level select						R/W
	Disabled in PWM3 mode.						R/W	
	TOC1	TRDIOC1 initial output level select						R/W
	Disabled in PWM3 mode.						R/W	
	TOB1	TRDIOB1 initial output level select						R/W
	Disabled in PWM3 mode.						R/W	
	TOA1	TRDIOA1 initial output level select						R/W
	Disabled in PWM3 mode.						R/W	
	TOD0	TRDIOD0 initial output level select						R/W
	Disabled in PWM3 mode.						R/W	
	TOC0	TRDIOC0 initial output level select						R/W
	Disabled in PWM3 mode.						R/W	
	TOB0	TRDIOB0 initial output level select <sup>Note 2</sup>						R/W
	0	Low initial output, high active level, high output at TRDGRB1 compare match, and low output at TRDGRB0 compare match						R/W
	1	High initial output, low active level, low output at TRDGRB1 compare match, and high output at TRDGRB0 compare match						
	TOA0	TRDIOA0 initial output level select						R/W
	0	Low initial output, high active level, high output at TRDGRA1 compare match, and low output at TRDGRA0 compare match						R/W
	1	High initial output, low active level, low output at TRDGRA1 compare match, and high output at TRDGRA0 compare match						

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Note 2.** If the pin function is set for waveform output, the initial output level is output when the TRDOCR register is set.

### 8.2.10 Timer RD digital filter function select register i (TRDDFi) (i = 0 or 1)

**Figure 8 - 13 Format of Timer RD digital filter function select register i (TRDDFi) (i = 0 or 1)  
[Input Capture Function]**

Address: F026AH (TRDDF0), F026BH (TRDDF1)      After Reset: 00H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDDFi	DFCK1	DFCK0	PENB1	PENB0	DFD	DFC	DFB	DFA
	DFCK1	DFCK0	Clock select for digital filter function <sup>Note 2</sup>					R/W
	0	0	fCLK/32 <sup>Note 3</sup>					R/W
	0	1	fCLK/8 <sup>Note 3</sup>					
	1	0	fCLK <sup>Note 3</sup>					
	1	1	Count source (clock selected by bits TCK0 to TCK2 in the TRDCRi register)					
	PENB1	PENB0	TRDIOB pin pulse forced cutoff control					R/W
	0	0	Set to 00B.					R/W
	DFD	TRDIODi pin digital filter function select						R/W
	0	Digital filter function disabled						R/W
	1	Digital filter function enabled						
	When the digital filter is enabled, edge detection is performed after up to five cycles of the digital filter sampling clock.							
	DFC	TRDIOCi pin digital filter function select						R/W
	0	Digital filter function disabled						R/W
	1	Digital filter function enabled						
	When the digital filter is enabled, edge detection is performed after up to five cycles of the digital filter sampling clock.							
	DFB	TRDIOBi pin digital filter function select						R/W
	0	Digital filter function disabled						R/W
	1	Digital filter function enabled						
	When the digital filter is enabled, edge detection is performed after up to five cycles of the digital filter sampling clock.							
	DFA	TRDIOAi pin digital filter function select						R/W
	0	Digital filter function disabled						R/W
	1	Digital filter function enabled						
	When the digital filter is enabled, edge detection is performed after up to five cycles of the digital filter sampling clock.							

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Note 2.** Set bits DFCK0 and DFCK1 before starting count operation.

**Note 3.** When FRQSEL4 = 1 in the user option byte (000C2H), fCLK/32, fCLK/8, and fCLK are set to fHOCO/32, fHOCO/8, and fHOCO, respectively.

**Figure 8 - 14 Format of Timer RD digital filter function select register i (TRDDFi) (i = 0 or 1)  
[PWM Function, Reset Synchronous PWM Mode, Complementary PWM Mode, and PWM3 Mode]**

Address: F026AH (TRDDF0), F026BH (TRDDF1)      After Reset: 00H Note

Symbol	7	6	5	4	3	2	1	0
TRDDFi	DFCK1	DFCK0	PENB1	PENB0	DFD	DFC	DFB	DFA

DFCK1	DFCK0	TRDIOA pin pulse forced cutoff control	R/W
0	0	Forced cutoff disabled	R/W
0	1	High-impedance output	
1	0	Low output	
1	1	High output	
Set these bits to 00B (forced cutoff disabled) if the corresponding pin is not used as a timer RD output port in these modes. Also, set these bits while the count is stopped.			

PENB1	PENB0	TRDIOB pin pulse forced cutoff control	R/W
0	0	Forced cutoff disabled	R/W
0	1	High-impedance output	
1	0	Low output	
1	1	High output	
Set these bits to 00B (forced cutoff disabled) if the corresponding pin is not used as a timer RD output port in these modes. Also, set these bits while the count is stopped.			

DFD	DFC	TRDIOC pin pulse forced cutoff control	R/W
0	0	Forced cutoff disabled	R/W
0	1	High-impedance output	
1	0	Low output	
1	1	High output	
Set these bits to 00B (forced cutoff disabled) if the corresponding pin is not used as a timer RD output port in these modes. Also, set these bits while the count is stopped.			

DFB	DFA	TRDIOD pin pulse forced cutoff control	R/W
0	0	Forced cutoff disabled	R/W
0	1	High-impedance output	
1	0	Low output	
1	1	High output	
Set these bits to 00B (forced cutoff disabled) if the corresponding pin is not used as a timer RD output port in these modes. Also, set these bits while the count is stopped.			

**Note**      The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRDOEN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRDOEN = 1 before reading.

### 8.2.11 Timer RD control register i (TRDCRi) (i = 0 or 1)

The TRDCR1 register is not used in reset synchronous PWM mode or PWM3 mode.

**Figure 8 - 15 Format of Timer RD control register i (TRDCRi) (i = 0 or 1)  
[Input Capture Function and Output Compare Function]**

Address: F0270H (TRDCR0), F0280H (TRDCR1)      After Reset: 00H *Note 1*

Symbol      7                  6                  5                  4                  3                  2                  1                  0

TRDCRi	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0
--------	-------	-------	-------	-------	-------	------	------	------

CCLR2	CCLR1	CCLR0	TRDi counter clear select	R/W
0	0	0	Clear disabled (free-running operation)	R/W
0	0	1	Clear by input capture/compare match with TRDGRAi	
0	1	0	Clear by input capture/compare match with TRDGRBi	
0	1	1	Synchronous clear (clear simultaneously with other timer RD <sub>i</sub> counter) <i>Note 2</i>	
1	0	0	Do not set.	
1	0	1	Clear by input capture/compare match with TRDGRCi	
1	1	0	Clear by input capture/compare match with TRDGRDi	
1	1	1	Do not set.	

CKEG1	CKEG0	External clock edge select <i>Note 3</i>	R/W
0	0	Count at the rising edge	R/W
0	1	Count at the falling edge	
1	0	Count at both edges	
1	1	Do not set.	

TCK2	TCK1	TCK0	Count source select	R/W
0	0	0	f <sub>CLK</sub> , f <sub>HOCO</sub> <i>Note 4</i>	R/W
0	0	1	f <sub>CLK</sub> /2 <i>Note 5</i>	
0	1	0	f <sub>CLK</sub> /4 <i>Note 5</i>	
0	1	1	f <sub>CLK</sub> /8 <i>Note 5</i>	
1	0	0	f <sub>CLK</sub> /32 <i>Note 5</i>	
1	0	1	TRDCLK input <i>Note 6</i>	
1	1	0	Do not set.	
1	1	1	Do not set.	

- Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set f<sub>CLK</sub> to f<sub>IH</sub> and TRD0EN = 1 before reading.
- Note 2.** Enabled when the TRDSYNC bit in the TRDMR register is 1 (TRD0 and TRD1 operate synchronously).
- Note 3.** Valid when bits TCK2 to TCK0 are set to 101B (TRDCLK input) and the STCLK bit is set to 1 (external clock input enabled).
- Note 4.** f<sub>CLK</sub> is selected when FRQSEL4 = 0 and f<sub>HOCO</sub> is selected when FRQSEL4 = 1 in the user option byte (000C2H). When selecting f<sub>HOCO</sub> as the count source for timer RD, set f<sub>CLK</sub> to f<sub>IH</sub> before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing f<sub>CLK</sub> to a clock other than f<sub>IH</sub>, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.
- Note 5.** Do not set this value when FRQSEL4 = 1 in the user option byte (000C2H).
- Note 6.** Valid when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

**Figure 8 - 16 Format of Timer RD control register i (TRDCRi) (i = 0 or 1) [PWM Mode]**

Address: F0270H (TRDCR0), F0280H (TRDCR1)      After Reset: 00H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDCRi	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0
	CCLR2	CCLR1	CCLR0	TRDi counter clear select				R/W
	Set to 001B (TRDi register is cleared at compare match with TRDGRAi register).							R/W
	CKEG1	CKEG0	External clock edge select <sup>Note 2</sup>				R/W	
	0	0	Count at the rising edge				R/W	
	0	1	Count at the falling edge					
	1	0	Count at both edges					
	1	1	Do not set.					
	TCK2	TCK1	TCK0	Count source select				R/W
	0	0	0	f <sub>CLK</sub> , f <sub>HOCO</sub> <sup>Note 3</sup>				R/W
	0	0	1	f <sub>CLK</sub> /2 <sup>Note 4</sup>				
	0	1	0	f <sub>CLK</sub> /4 <sup>Note 4</sup>				
	0	1	1	f <sub>CLK</sub> /8 <sup>Note 4</sup>				
	1	0	0	f <sub>CLK</sub> /32 <sup>Note 4</sup>				
	1	0	1	TRDCLK input <sup>Note 5</sup>				
	1	1	0	Do not set.				
	1	1	1	Do not set.				

- Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set f<sub>CLK</sub> to f<sub>IH</sub> and TRD0EN = 1 before reading.
- Note 2.** Valid when bits TCK2 to TCK0 are set to 101B (TRDCLK input) and the STCLK bit is set to 1 (external clock input enabled).
- Note 3.** f<sub>CLK</sub> is selected when FRQSEL4 = 0 and f<sub>HOCO</sub> is selected when FRQSEL4 = 1 in the user option byte (000C2H). When selecting f<sub>HOCO</sub> as the count source for timer RD, set f<sub>CLK</sub> to f<sub>IH</sub> before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing f<sub>CLK</sub> to a clock other than f<sub>IH</sub>, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.
- Note 4.** Do not set this value when FRQSEL4 = 1 in the user option byte (000C2H).
- Note 5.** Valid when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

**Figure 8 - 17 Format of Timer RD control register 0 (TRDCR0) [Reset Synchronous PWM Mode]**

Address: F0270H      After Reset: 00H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0
	CCLR2	CCLR1	CCLR0	TRD0 counter clear select				R/W
	Set to 001B (TRD0 register is cleared at compare match with TRDGRA0 register).							R/W
	CKEG1	CKEG0	External clock edge select <sup>Note 2</sup>				R/W	
	0	0	Count at the rising edge				R/W	
	0	1	Count at the falling edge					
	1	0	Count at both edges					
	1	1	Do not set.					
	TCK2	TCK1	TCK0	Count source select				R/W
	0	0	0	f <sub>CLK</sub> , f <sub>HOCO</sub> <sup>Note 3</sup>				R/W
	0	0	1	f <sub>CLK</sub> /2 <sup>Note 4</sup>				
	0	1	0	f <sub>CLK</sub> /4 <sup>Note 4</sup>				
	0	1	1	f <sub>CLK</sub> /8 <sup>Note 4</sup>				
	1	0	0	f <sub>CLK</sub> /32 <sup>Note 4</sup>				
	1	0	1	TRDCLK input <sup>Note 5</sup>				
	1	1	0	Do not set.				
	1	1	1	Do not set.				

- Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set f<sub>CLK</sub> to f<sub>IH</sub> and TRD0EN = 1 before reading.
- Note 2.** Valid when bits TCK2 to TCK0 are set to 101B (TRDCLK input) and the STCLK bit is set to 1 (external clock input enabled).
- Note 3.** f<sub>CLK</sub> is selected when FRQSEL4 = 0 and f<sub>HOCO</sub> is selected when FRQSEL4 = 1 in the user option byte (000C2H). When selecting f<sub>HOCO</sub> as the count source for timer RD, set f<sub>CLK</sub> to f<sub>IH</sub> before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing f<sub>CLK</sub> to a clock other than f<sub>IH</sub>, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.
- Note 4.** Do not set this value when FRQSEL4 = 1 in the user option byte (000C2H).
- Note 5.** Valid when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

**Figure 8 - 18 Format of Timer RD control register 0 (TRDCR0)[Complementary PWM Mode]**

Address: F0270H      After Reset: 00H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0
	CCLR2	CCLR1	CCLR0	TRD0 counter clear select				R/W
	Set to 000B (clear disabled (free-running operation)).							R/W
	CKEG1	CKEG0	External clock edge select <sup>Notes 2, 3</sup>				R/W	
	0	0	Count at the rising edge				R/W	
	0	1	Count at the falling edge					
	1	0	Count at both edges					
	1	1	Do not set.					
	TCK2	TCK1	TCK0	Count source select				R/W
	0	0	0	f <sub>CLK</sub> , f <sub>HOCO</sub> <sup>Note 4</sup>				R/W
	0	0	1	f <sub>CLK</sub> /2 <sup>Note 5</sup>				
	0	1	0	f <sub>CLK</sub> /4 <sup>Note 5</sup>				
	0	1	1	f <sub>CLK</sub> /8 <sup>Note 5</sup>				
	1	0	0	f <sub>CLK</sub> /32 <sup>Note 5</sup>				
	1	0	1	TRDCLK input <sup>Note 6</sup>				
	1	1	0	Do not set.				
	1	1	1	Do not set.				

- Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set f<sub>CLK</sub> to f<sub>IH</sub> and TRD0EN = 1 before reading.
- Note 2.** Valid when bits TCK2 to TCK0 are set to 101B (TRDCLK input) and the STCLK bit is set to 1 (external clock input enabled).
- Note 3.** Set the same value to bits TCK0 to TCK2, CKEG0, and CKEG1 in registers TRDCR0 and TRDCR1.
- Note 4.** f<sub>CLK</sub> is selected when FRQSEL4 = 0 and f<sub>HOCO</sub> is selected when FRQSEL4 = 1 in the user option byte (000C2H). When selecting f<sub>HOCO</sub> as the count source for timer RD, set f<sub>CLK</sub> to f<sub>IH</sub> before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing f<sub>CLK</sub> to a clock other than f<sub>IH</sub>, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.
- Note 5.** Do not set this value when FRQSEL4 = 1 in the user option byte (000C2H).
- Note 6.** Valid when the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

**Figure 8 - 19 Format of Timer RD control register 0 (TRDCR0) [PWM3 Mode]**

Address: F0270H      After Reset: 00H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TCK2	TCK1	TCK0
	CCLR2	CCLR1	CCLR0	TRD0 counter clear select				R/W
	Set to 001B (TRD0 register is cleared at compare match with TRDGRA0 register).							R/W
	CKEG1	CKEG0	External clock edge select				R/W	
	Disabled in PWM3 mode.							R/W
	TCK2	TCK1	TCK0	Count source select				R/W
	0	0	0	f <sub>CLK</sub> , f <sub>HOCO</sub> <sup>Note 2</sup>				R/W
	0	0	1	f <sub>CLK</sub> /2 <sup>Note 3</sup>				
	0	1	0	f <sub>CLK</sub> /4 <sup>Note 3</sup>				
	0	1	1	f <sub>CLK</sub> /8 <sup>Note 3</sup>				
	1	0	0	f <sub>CLK</sub> /32 <sup>Note 3</sup>				
	1	0	1	Do not set.				
	1	1	0	Do not set.				
	1	1	1	Do not set.				

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set f<sub>CLK</sub> to f<sub>IH</sub> and TRD0EN = 1 before reading.

**Note 2.** f<sub>CLK</sub> is selected when FRQSEL4 = 0 and f<sub>HOCO</sub> is selected when FRQSEL4 = 1 in the user option byte (000C2H). When selecting f<sub>HOCO</sub> as the count source, select f<sub>IH</sub> as f<sub>CLK</sub> before starting timer count operation.

**Note 3.** Do not set this value when FRQSEL4 = 1 in the user option byte (000C2H).

### 8.2.12 Timer RD I/O control register Ai (TRDIORAi) (i = 0 or 1)

**Figure 8 - 20 Format of Timer RD I/O control register Ai (TRDIORAi) (i = 0 or 1) [Input Capture Function]**

Address: F0271H (TRDIORA0), F0281H (TRDIORA1) After Reset: 00H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDIORAi	—	IOB2	IOB1	IOB0	0	IOA2	IOA1	IOA0
Bit 7	Nothing is assigned							R/W
—	The write value must be 0. The read value is 0.							R
IOB2	TRDGRB mode select <sup>Note 2</sup>							R/W
Set to 1 (input capture) in the input capture function.								R/W
IOB1	IOB0	TRDGRB control					R/W	
0	0	Input capture to TRDGRBi at the rising edge					R/W	
0	1	Input capture to TRDGRBi at the falling edge						
1	0	Input capture to TRDGRBi at both edges						
1	1	Do not set.						
Bit 3	Reserved							R/W
0	Set to 0.							R/W
IOA2	TRDGRA mode select <sup>Note 3</sup>							R/W
Set to 1 (input capture) in the input capture function.								R/W
IOA1	IOA0	TRDGRA control					R/W	
0	0	Input capture to TRDGRAi at the rising edge					R/W	
0	1	Input capture to TRDGRAi at the falling edge						
1	0	Input capture to TRDGRAi at both edges						
1	1	Do not set.						

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Note 2.** If 1 (buffer register for TRDGRBi register) is selected for the TRDBFDi bit in the TRDMR register, set the same value to the IOB2 bit in the TRDIORAi register and the IOD2 bit in the TRDIORCi register.

**Note 3.** If 1 (buffer register for TRDGRAi register) is selected for the TRDBFCi bit in the TRDMR register, set the same value to the IOA2 bit in the TRDIORAi register and the IOC2 bit in the TRDIORCi register.

**Figure 8 - 21 Format of Timer RD I/O control register Ai (TRDIORAi) (i = 0 or 1) [Output Compare Function]**

Address: F0271H (TRDIOA0), F0281H (TRDIOA1) After Reset: 00H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDIORAi	—	IOB2	IOB1	IOB0	0	IOA2	IOA1	IOA0
Bit 7	Nothing is assigned							R/W
—	The write value must be 0. The read value is 0.							R
IOB2	TRDGRB mode select <sup>Note 2</sup>							R/W
Set to 0 (output compare) in the output compare function.							R/W	
IOB1	IOB0	TRDGRB control					R/W	
0	0	Pin output by compare match is disabled (TRDIOBi pin functions as an I/O port)					R/W	
0	1	Low output by compare match with TRDGRBi						
1	0	High output by compare match with TRDGRBi						
1	1	Toggle output by compare match with TRDGRBi						
Bit 3	Reserved							R/W
0	Set to 0.							R/W
IOA2	TRDGRA mode select <sup>Note 3</sup>							R/W
Set to 0 (output compare) in the output compare function.							R/W	
IOA1	IOA0	TRDGRA control					R/W	
0	0	Pin output by compare match is disabled (TRDIOAi pin functions as an I/O port)					R/W	
0	1	Low output by compare match with TRDGRAi						
1	0	High output by compare match with TRDGRAi						
1	1	Toggle output by compare match with TRDGRAi						

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Note 2.** If 1 (buffer register for TRDGRBi register) is selected for the TRDBFDi bit in the TRDMR register, set the same value to the IOB2 bit in the TRDIORAi register and the IOD2 bit in the TRDIORCi register.

**Note 3.** If 1 (buffer register for TRDGRAi register) is selected for the TRDBFCi bit in the TRDMR register, set the same value to the IOA2 bit in the TRDIORAi register and the IOC2 bit in the TRDIORCi register.

### 8.2.13 Timer RD I/O control register Ci (TRDIORCi) (i = 0 or 1)

**Figure 8 - 22 Format of Timer RD I/O control register Ci (TRDIORCi) [Input Capture Function]**

Address: F0272H (TRDIORC0), F0282H (TRDIORC1) After Reset: 88H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDIORCi	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
	IOD3	TRDGRD register function select						R/W
	Set to 1 (general register or buffer register) in the input capture function.						R/W	
	IOD2	TRDGRD mode select <sup>Note 2</sup>						R/W
	Set to 1 (input capture) in the input capture function.						R/W	
	IOD1	IOD0	TRDGRD control				R/W	
	0	0	Input capture to TRDGRDi at the rising edge				R/W	
	0	1	Input capture to TRDGRDi at the falling edge					
	1	0	Input capture to TRDGRDi at both edges					
	1	1	Do not set.					
	IOC3	TRDGRC register function select						R/W
	Set to 1 (general register or buffer register) in the input capture function.						R/W	
	IOC2	TRDGRC mode select <sup>Note 3</sup>						R/W
	Set to 1 (input capture) in the input capture function.						R/W	
	IOC1	IOC0	TRDGRC control				R/W	
	0	0	Input capture to TRDGRCi at the rising edge				R/W	
	0	1	Input capture to TRDGRCi at the falling edge					
	1	0	Input capture to TRDGRCi at both edges					
	1	1	Do not set.					

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Note 2.** If 1 (buffer register for TRDGRBi register) is selected for the TRDBFDi bit in the TRDMR register, set the same value to the IOB2 bit in the TRDIORAi register and the IOD2 bit in the TRDIORCi register.

**Note 3.** If 1 (buffer register for TRDGRAi register) is selected for the TRDBFCi bit in the TRDMR register, set the same value to the IOA2 bit in the TRDIORAi register and the IOC2 bit in the TRDIORCi register.

**Figure 8 - 23 Format of Timer RD I/O control register Ci (TRDIORCi) (i = 0 or 1) [Output Compare Function]**

Address: F0272H (TRDIORC0), F0282H (TRDIORC1) After Reset: 88H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDIORCi	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
	IOD3	TRDGRD register function select						R/W
	0	TRDIOB output register (see 8.3.3 (2) Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi)						R/W
	1	General register or buffer register						
	IOD2	TRDGRD mode select <sup>Note 2</sup>						R/W
	Set to 0 (output compare) in the output compare function.						R/W	
	IOD1	IOD0	TRDGRD control				R/W	
	0	0	Pin output by compare match is disabled				R/W	
	0	1	Low output by compare match with TRDGRDi					
	1	0	High output by compare match with TRDGRDi					
	1	1	Toggle output by compare match with TRDGRDi					
	IOC3	TRDGRC register function select						R/W
	0	TRDIOA output register (see 8.3.3 (2) Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi)						R/W
	1	General register or buffer register						
	IOC2	TRDGRC mode select <sup>Note 3</sup>						R/W
	Set to 0 (output compare) in the output compare function.						R/W	
	IOC1	IOC0	TRDGRC control				R/W	
	0	0	Pin output by compare match is disabled				R/W	
	0	1	Low output by compare match with TRDGRCi					
	1	0	High output by compare match with TRDGRCi					
	1	1	Toggle output by compare match with TRDGRCi					

**Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Note 2.** If 1 (buffer register for TRDGRBi register) is selected for the TRDBFDi bit in the TRDMR register, set the same value to the IOB2 bit in the TRDIORAi register and the IOD2 bit in the TRDIORCi register.

**Note 3.** If 1 (buffer register for TRDGRAi register) is selected for the TRDBFCi bit in the TRDMR register, set the same value to the IOA2 bit in the TRDIORAi register and the IOC2 bit in the TRDIORCi register.

### 8.2.14 Timer RD status register i (TRDSRi) (i = 0 or 1)

Figure 8 - 24 Format of Timer RD status register i (TRDSRi) (i = 0 or 1) [Input Capture Function]

Address: F0273H (TRDSR0), F0283H (TRDSR1)      After Reset: 00H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDSRi	—	—	UDF	OVF	IMFD	IMFC	IMFB	IMFA
Bits 7 to 6	Nothing is assigned							R/W
—	The write value must be 0. The read value is 0.							R
UDF	Underflow flag <sup>Note 2</sup>							R/W
Disabled in the input capture function.								R/W
OVF	Overflow flag <sup>Note 3</sup>							R/W
[Source for setting to 0] Write 0 after reading. <sup>Note 4</sup> [Source for setting to 1] When the TRDi register overflows								R/W
IMFD	Input capture/compare match flag D							R/W
[Source for setting to 0] Write 0 after reading. <sup>Note 4</sup> [Source for setting to 1] Input edge of TRDIODi pin <sup>Note 5</sup>								R/W
IMFC	Input capture/compare match flag C							R/W
[Source for setting to 0] Write 0 after reading. <sup>Note 4</sup> [Source for setting to 1] Input edge of TRDIODi pin <sup>Note 5</sup>								R/W
IMFB	Input capture/compare match flag B							R/W
[Source for setting to 0] Write 0 after reading. <sup>Note 4</sup> [Source for setting to 1] Input edge of TRDIOBi pin <sup>Note 6</sup>								R/W
IMFA	Input capture/compare match flag A							R/W
[Source for setting to 0] Write 0 after reading. <sup>Note 4</sup> [Source for setting to 1] Input edge of TRDIOAi pin <sup>Note 6</sup>								R/W

- Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.
- Note 2.** Nothing is assigned to bit 5 in the TRDSR0 register. The write value must be 0 for bit 5. The read value is 0.
- Note 3.** When the counter value of timer RD<sub>i</sub> changes from FFFFH to 0000H, the overflow flag is set to 1. Also, if the counter value of timer RD<sub>i</sub> changes from FFFFH to 0000H due to an input capture/compare match during operation according to the settings of bits CCLR0 to CCLR2 in the TRDCR<sub>i</sub> register, the overflow flag is set to 1.
- Note 4.** The writing results are as follows:
- If the read value is 1, writing 0 to the bit sets it to 0. If it is necessary to clear the interrupt source flag of the interrupt disabled by the TRDIER<sub>i</sub> register to 0, be sure to use one of the following methods to clear the flag to 0.
    - (i) Clear the interrupt source flag of the interrupt disabled by the TRDIER<sub>i</sub> register to 0 when the interrupt source statuses of the interrupts enabled by the TRDIER<sub>i</sub> register are all 0.
    - (ii) When clearing the interrupt source flag of the interrupt disabled by the TRDIER<sub>i</sub> register to 0 while the interrupt source status of the interrupt enabled by the TRDIER<sub>i</sub> register is set to 1, clear the interrupt source status of the interrupt enabled by the TRDIER<sub>i</sub> register to 0 and clear the interrupt source flag of the interrupt disabled by the TRDIER<sub>i</sub> register to 0 at the same time.
    - (iii) Set the TRDIER<sub>i</sub> register to 00H and clear the interrupt source flag to 0 after disabling all interrupts.
  - If the read value is 0, the bit remains unchanged even if 0 is written to it. (Even if the bit is changed from 0 to 1 after reading and then 0 is written to it, it remains 1.)
  - Writing 1 has no effect.
- Note 5.** Edge selected by bits IOk1 and IOk0 (k = C or D) in the TRDIORC<sub>i</sub> register.  
Including when the TRDBFk<sub>i</sub> bit in the TRDMR register is 1 (TRDGRk<sub>i</sub> is buffer register).
- Note 6.** Edge selected by bits IOj1 and IOj0 (j = A or B) in the TRDIORAI register.

**Figure 8 - 25 Format of Timer RD status register i (TRDSRi) (i = 0 or 1)  
[Functions Other Than Input Capture Function]**

Address: F0273H (TRDSR0), F0283H (TRDSR1)      After Reset: 00H <sup>Note 1</sup>

Symbol	7	6	5	4	3	2	1	0
TRDSRi	—	—	UDF	OVF	IMFD	IMFC	IMFB	IMFA
Bits 7 to 6	Nothing is assigned							R/W
—	The write value must be 0. The read value is 0.							R
UDF	Underflow flag <sup>Note 2</sup>							R/W
In complementary PWM mode [Source for setting to 0] Write 0 after reading. <sup>Note 3</sup> [Sources for setting to 1] When TRDi underflows. Enabled only in complementary PWM mode.							R/W	
OVF	Overflow flag <sup>Note 4</sup>							R/W
[Source for setting to 0] Write 0 after reading. <sup>Note 3</sup> [Source for setting to 1] When the TRDi register overflows							R/W	
IMFD	Input capture/compare match flag D							R/W
[Source for setting to 0] Write 0 after reading. <sup>Note 3</sup> [Source for setting to 1] When the values of TRDi and TRDGRDi match. <sup>Note 5</sup>							R/W	
IMFC	Input capture/compare match flag C							R/W
[Source for setting to 0] Write 0 after reading. <sup>Note 3</sup> [Source for setting to 1] When the values of TRDi and TRDGRCi match. <sup>Note 5</sup>							R/W	
IMFB	Input capture/compare match flag B							R/W
[Source for setting to 0] Write 0 after reading. <sup>Note 3</sup> [Source for setting to 1] When the values of TRDi and TRDGRBi match.							R/W	
IMFA	Input capture/compare match flag A							R/W
[Source for setting to 0] Write 0 after reading. <sup>Note 3</sup> [Source for setting to 1] When the values of TRDi and TRDGRAi match.							R/W	

- Note 1.** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.
- Note 2.** Nothing is assigned to bit 5 in the TRDSR0 register. The write value must be 0 for bit 5. The read value is 0.
- Note 3.** The writing results are as follows:
- If the read value is 1, writing 0 to the bit sets it to 0. If it is necessary to clear the interrupt source flag of the interrupt disabled by the TRDIERi register to 0, be sure to use one of the following methods to clear the flag to 0.
    - (i) Clear the interrupt source flag of the interrupt disabled by the TRDIERi register to 0 when the interrupt source statuses of the interrupts enabled by the TRDIERi register are all 0.
    - (ii) When clearing the interrupt source flag of the interrupt disabled by the TRDIERi register to 0 while the interrupt source status of the interrupt enabled by the TRDIERi register is set to 1, clear the interrupt source status of the interrupt enabled by the TRDIERi register to 0 and clear the interrupt source flag of the interrupt disabled by the TRDIERi register to 0 at the same time.
    - (iii) Set the TRDIERi register to 00H and clear the interrupt source flag to 0 after disabling all interrupts.
  - If the read value is 0, the bit remains unchanged even if 0 is written to it. (Even if the bit is changed from 0 to 1 after reading and then 0 is written to it, it remains 1.)
  - Writing 1 has no effect.
- Note 4.** When the counter value of timer RD<sub>i</sub> changes from FFFFH to 0000H, the overflow flag is set to 1. Also, if the counter value of timer RD<sub>i</sub> changes from FFFFH to 0000H due to an input capture/compare match during operation according to the settings of bits CCLR0 to CCLR2 in the TRDCRi register, the overflow flag is set to 1.
- Note 5.** Including when the TRDBFki bit (k = C or D) in the TRDMR register is set to 1 (TRDGRKi is buffer register).

### 8.2.15 Timer RD interrupt enable register i (TRDIERi) (i = 0 or 1)

**Figure 8 - 26 Format of Timer RD interrupt enable register i (TRDIERi) (i = 0 or 1)**

Address: F0274H (TRDIER0), F0284H (TRDIER1)      After Reset: 00H <sup>Note</sup>

Symbol	7	6	5	4	3	2	1	0
TRDIERi	—	—	—	OVIE	IMIED	IMIEC	IMIEB	IMIEA
Bits 7 to 5	Nothing is assigned							R/W
—	The write value must be 0. The read value is 0.							R
OVIE	Overflow/underflow interrupt enable							R/W
0	Interrupt (OVI) by bits OVF and UDF disabled							R/W
1	Interrupt (OVI) by bits OVF and UDF enabled							
IMIED	Input capture/compare match interrupt enable D							R/W
0	Interrupt (IMID) by the IMFD bit is disabled							R/W
1	Interrupt (IMID) by the IMFD bit is enabled							
IMIEC	Input capture/compare match interrupt enable C							R/W
0	Interrupt (IMIC) by the IMFC bit is disabled							R/W
1	Interrupt (IMIC) by the IMFC bit is enabled							
IMIEB	Input capture/compare match interrupt enable B							R/W
0	Interrupt (IMIB) by the IMFB bit is disabled							R/W
1	Interrupt (IMIB) by the IMFB bit is enabled							
IMIEA	Input capture/compare match interrupt enable A							R/W
0	Interrupt (IMIA) by the IMFA bit is disabled							R/W
1	Interrupt (IMIA) by the IMFA bit is enabled							

**Note**      The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

### 8.2.16 Timer RD PWM function output level control register i (TRDPOCRi) (i = 0 or 1)

Settings to the TRDPOCRi register are enabled only in PWM function. When not in PWM function, they are disabled.

**Figure 8 - 27 Format of Timer RD PWM function output level control register i (TRDPOCRi) (i= 0 or 1) [PWM Function]**

Address: F0275H (TRDPOCR0), F0285H (TRDPOCR1)      After Reset: 00H *Note*

Symbol	7	6	5	4	3	2	1	0
TRDPOCRi	—	—	—	—	—	POLD	POLC	POLB
Bits 7 to 3	Nothing is assigned						R/W	
—	The write value must be 0. The read value is 0.						R	
POLD	PWM function output level control D						R/W	
0	TRDIODi output level is low active						R/W	
1	TRDIODi output level is high active							
POLC	PWM function output level control C						R/W	
0	TRDIOCi output level is low active						R/W	
1	TRDIOCi output level is high active							
POLB	PWM function output level control B						R/W	
0	TRDIOBi output level is low active						R/W	
1	TRDIOBi output level is high active							

**Note** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

### 8.2.17 Timer RD counter i (TRDi) (i = 0 or 1)

[Timer Mode]

Access the TRDi register in 16-bit units. Do not access it in 8-bit units.

[Reset Synchronous PWM Mode and PWM3 Mode]

Access the TRD0 register in 16-bit units. Do not access it in 8-bit units. The TRD1 register is not used in reset synchronous PWM mode and PWM3 mode.

[Complementary PWM Mode (TRD0)]

Access the TRD0 register in 16-bit units. Do not access it in 8-bit units.

[Complementary PWM Mode (TRD1)]

Access the TRD1 register in 16-bit units. Do not access it in 8-bit units.

**Figure 8 - 28 Format of Timer RD counter i (TRDi) (i = 0 or 1) [Timer Mode]**

Address: F0276H (TRD0), F0286H (TRD1)      After Reset: 0000H <sup>Note</sup>

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRDi	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	—	Function											Setting Range	R/W		
	Bits 15 to 0	Count the count source. Count operation is incremented. When an overflow occurs, the OVF bit in the TRDSRi register is set to 1.											0000H to FFFFH	R/W		

**Note** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Figure 8 - 29 Format of Timer RD counter i (TRDi) (i = 0 or 1) [Reset Synchronous PWM Mode and PWM3 Mode]**

Address: F0276H (TRD0), F0286H (TRD1)      After Reset: 0000H <sup>Note</sup>

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRDi	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	—	Function											Setting Range	R/W		
	Bits 15 to 0	Count the count source. Count operation is incremented. When an overflow occurs, the OVF bit in the TRDSR0 register is set to 1.											0000H to FFFFH	R/W		

**Note** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Figure 8 - 30 Format of Timer RD counter i (TRDi) (i = 0 or 1) [Complementary PWM Mode (TRD0)]**

Address: F0276H (TRD0), F0286H (TRD1)      After Reset: 0000H <sup>Note</sup>

Symbol    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1    0

TRDi	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

—	Function	Setting Range	R/W
Bits 15 to 0	Dead time must be set. Count the count source. Count operation is incremented or decremented. When an overflow occurs, the OVF bit in the TRDSR0 register is set to 1.	0001H to FFFFH	R/W

**Note**      The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Figure 8 - 31 Format of Timer RD counter i (TRDi) (i = 0 or 1) [Complementary PWM Mode (TRD1)]**

Address: F0276H (TRD0), F0286H (TRD1)      After Reset: 0000H <sup>Note</sup>

Symbol    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1    0

TRDi	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

—	Function	Setting Range	R/W
Bits 15 to 0	Set to 0000H. Count the count source. Count operation is incremented or decremented. When an underflow occurs, the UDF bit in the TRDSR1 register is set to 1.	0000H to FFFFH	R/W

**Note**      The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

### 8.2.18 Timer RD general registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) [Input Capture Function]

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

The following registers are disabled in the input capture function:

TRDOER1, TRDOER2, TRDOCR, TRDPOCR0, and TRDPOCR1

Set the pulse width of the input capture signal applied to the TRDIOji pin to three or more cycles of the timer RD operating clock (fCLK) when no digital filter is used (the DFj bit in the TRDDFi register is 0).

[Output Compare Function]

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

The following registers are disabled in the output compare function:

TRDDF0, TRDDF1, TRDPOCR0, and TRDPOCR1

[PWM Function]

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

The following registers are disabled in PWM function:

TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDIORA1, and TRDIORC1

[Reset Synchronous PWM Mode]

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

The following registers are disabled in reset synchronous PWM mode:

TRDPMR, TRDOCR <sup>Note</sup>, TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDPOCR0, TRDIORA1, TRDIORC1, and TRDPOCR1

**Note** The TOC0 bit in the TRDOCR register is enabled as an initial output setting of TRDIOC0 in reset synchronous PWM mode and complementary PWM mode.

[Complementary PWM Mode]

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

The TRDGRC0 register is not used in complementary PWM mode.

The following registers are disabled in complementary PWM mode.

TRDPMR, TRDOCR <sup>Note</sup>, TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDPOCR0, TRDIORA1, TRDIORC1, and TRDPOCR1

**Note** The TOC0 bit in the TRDOCR register is enabled as an initial output setting of TRDIOC0 in reset synchronous PWM mode and complementary PWM mode.

Since values cannot be written to the TRDGRB0, TRDGRA1, or TRDGRB1 register directly after count operation starts (prohibited item), use the TRDGRD0, TRDGRC1, or TRDGRD1 register as a buffer register.

However, to write data to the TRDGRD0, TRDGRC1, or TRDGRD1 register, set bits TRDBFD0, TRDBFC1, and TRDBFD1 to 0 (general register). After this, bits TRDBFD0, TRDBFC1, and TRDBFD1 may be set to 1 (buffer register).

[PWM3 Mode]

Access registers TRDGRAi to TRDGRDi in 16-bit units. Do not access them in 8-bit units.

The following registers are disabled in PWM3 mode:

TRDPMR, TRDDF0, TRDDF1, TRDIORA0, TRDIORC0, TRDPOCR0, TRDIORA1, TRDIORC1, and TRDPOCR1

Registers TRDGRC0, TRDGRC1, TRDGRD0, and TRDGRD1 are not used in PWM3 mode. To use them as buffer registers, set bits TRDBFC0, TRDBFC1, TRDBFD0, and TRDBFD1 to 0 (general register) and write a value to the TRDGRC0, TRDGRC1, TRDGRD0, or TRDGRD1 register. After this, bits TRDBFC0, TRDBFC1, TRDBFD0, and TRDBFD1 may be set to 1 (buffer register).

**Figure 8 - 32 Format of Timer RD general registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) [Input Capture Function]**

Address: F0278H (TRDGRA0), F027AH (TRDGRB0), After Reset: FFFFH <sup>Note</sup>  
 FFF58H (TRDGRC0), FFF5AH (TRDGRD0),  
 F0288H (TRDGRA1), F028AH (TRDGRB1),  
 FFF5CH (TRDGRC1), FFF5EH (TRDGRD1)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRDGRAi																
TRDGRBi	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
TRDGRCi																
TRDGRDi																

—	Function	R/W
Bits 15 to 0	See <b>Table 8 - 3 TRDGRji Register Functions in Input Capture Function.</b>	R/W

**Note** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Table 8 - 3 TRDGRji Register Functions in Input Capture Function**

Register	Setting	Register Function	Input-Capture Input Pin
TRDGRAi	—	General register. The value of the TRDi register can be read at input capture.	TRDIOAi
TRDGRBi			TRDIOBi
TRDGRCi	TRDBFCi = 0	General register. The value of the TRDi register can be read at input capture.	TRDIOCi
TRDGRDi	TRDBFDi = 0		TRDIODi
TRDGRCi	TRDBFCi = 1	Buffer register. The value of the TRDi register can be read at input capture (see <b>8.3.1 (2) Buffer Operation</b> ).	TRDIOAi
TRDGRDi	TRDBFDi = 1		TRDIOBi

**Remark** i = 0 or 1, j = A, B, C, or D  
 TRDBFCi, TRDBFDi: Bits in TRDMR register

**Figure 8 - 33 Format of Timer RD general registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) [Output Compare Function]**

Address: F0278H (TRDGRA0), F027AH (TRDGRB0), After Reset: FFFFH *Note*  
 FFF58H (TRDGRC0), FFF5AH (TRDGRD0),  
 F0288H (TRDGRA1), F028AH (TRDGRB1),  
 FFF5CH (TRDGRC1), FFF5EH (TRDGRD1)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRDGRAi																
TRDGRBi	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
TRDGRCi																
TRDGRDi																

—	Function	R/W
Bits 15 to 0	See <b>Table 8 - 4 TRDGRji Register Functions in Output Compare Function.</b>	R/W

**Note** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Table 8 - 4 TRDGRji Register Functions in Output Compare Function**

Register	Setting		Register Function	Output-Compare Output Pin
	TRDBFji	IOj3		
TRDGRAi	—	—	General register. Write the compare value.	TRDIOAi
TRDGRBi				TRDIOBi
TRDGRCi	0	1	General register. Write the compare value.	TRDIOCi
TRDGRDi				TRDIODi
TRDGRCi	1	1	Buffer register. Write the next compare value (see <b>8.3.1 (2) Buffer Operation</b> ).	TRDIOAi
TRDGRDi				TRDIOBi
TRDGRCi	0	0	TRDIOAi output control	(See <b>8.3.3 (2) Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi.</b> )
TRDGRDi			TRDIOBi output control	

**Caution** When the setting of bits TCK2 to TCK0 in the TRDCRi register is 000B (fCLK, fHOCO) and the compare value is set to 0000H, a request signal to the event link controller (ELC) is generated only once immediately after the count starts. When the compare value is 0001H or higher, a request signal is generated each time a compare match occurs.

**Remark** i = 0 or 1, j = A, B, C, or D  
 TRDBFji: Bit in TRDMR register, IOj3: Bit in TRDIORCi register

**Figure 8 - 34 Format of Timer RD general registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) [PWM Mode]**

Address: F0278H (TRDGRA0), F027AH (TRDGRB0), After Reset: FFFFH *Note*  
 FFF58H (TRDGRC0), FFF5AH (TRDGRD0),  
 F0288H (TRDGRA1), F028AH (TRDGRB1),  
 FFF5CH (TRDGRC1), FFF5EH (TRDGRD1)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRDGRAi																
TRDGRBi	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
TRDGRCi																
TRDGRDi																

—	Function	R/W
Bits 15 to 0	See <b>Table 8 - 5 TRDGRji Register Functions in PWM Function.</b>	R/W

**Note** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Table 8 - 5 TRDGRji Register Functions in PWM Function**

Register	Setting	Register Function	PWM Output Pin
TRDGRAi	—	General register. Set the PWM period.	—
TRDGRBi	—	General register. Set the changing point of PWM output.	TRDIOBi
TRDGRCi	TRDBFCi = 0	General register. Set the changing point of PWM output.	TRDIOCi
TRDGRDi	TRDBFDi = 0		TRDIODi
TRDGRCi	TRDBFCi = 1	Buffer register. Set the next PWM period (see <b>8.3.1 (2) Buffer Operation</b> ).	—
TRDGRDi	TRDBFDi = 1	Buffer register. Set the changing point of the next PWM output (see <b>8.3.1 (2) Buffer Operation</b> ).	TRDIOBi

**Caution** When the setting of bits TCK2 to TCK0 in the TRDCRi register is 000B (fCLK, fHOCO) and the compare value is set to 0000H, a request signal to the event link controller (ELC) is generated only once immediately after the count starts. When the compare value is 0001H or higher, a request signal is generated each time a compare match occurs.

**Remark** i = 0 or 1, j = A, B, C, or D  
 TRDBFCi, TRDBFDi: Bits in TRDMMR register

**Figure 8 - 35 Format of Timer RD general registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) [Reset Synchronous PWM Mode]**

Address: F0278H (TRDGRA0), F027AH (TRDGRB0), After Reset: FFFFH Note  
 FFF58H (TRDGRC0), FFF5AH (TRDGRD0),  
 F0288H (TRDGRA1), F028AH (TRDGRB1),  
 FFF5CH (TRDGRC1), FFF5EH (TRDGRD1)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRDGRAi																
TRDGRBi	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
TRDGRCi																
TRDGRDi																

—	Function	R/W
Bits 15 to 0	See Table 8 - 6 TRDGRji Register Functions in Reset Synchronous PWM Mode.	R/W

**Note** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Table 8 - 6 TRDGRji Register Functions in Reset Synchronous PWM Mode**

Register	Setting	Register Function	PWM Output Pin
TRDGRA0	—	General register. Set the PWM period.	(TRDIOC0, output inverted every PWM period)
TRDGRB0	—	General register. Set the changing point of PWM1 output.	TRDIOB0 TRDIOD0
TRDGRC0	TRDBFC0 = 0	(Not used in reset synchronous PWM mode.)	—
TRDGRD0	TRDBFD0 = 0		
TRDGRA1	—	General register. Set the changing point of PWM2 output.	TRDIOA1 TRDIOC1
TRDGRB1	—	General register. Set the changing point of PWM3 output.	TRDIOB1 TRDIOD1
TRDGRC1	TRDBFC1 = 0	(Not used in reset synchronous PWM mode.)	—
TRDGRD1	TRDBFD1 = 0		
TRDGRC0	TRDBFC0 = 1	Buffer register. Set the next PWM period (see 8.3.1 (2) Buffer Operation).	(TRDIOC0, output inverted every PWM period)
TRDGRD0	TRDBFD0 = 1	Buffer register. Set the changing point of the next PWM1 (see 8.3.1 (2) Buffer Operation).	TRDIOB0 TRDIOD0
TRDGRC1	TRDBFC1 = 1	Buffer register. Set the changing point of the next PWM2 (see 8.3.1 (2) Buffer Operation).	TRDIOA1 TRDIOC1
TRDGRD1	TRDBFD1 = 1	Buffer register. Set the changing point of the next PWM3 (see 8.3.1 (2) Buffer Operation).	TRDIOB1 TRDIOD1

**Caution** When the setting of bits TCK2 to TCK0 in the TRDCR0 register is 000B (fCLK, fHOCO) and the compare value is set to 0000H, a request signal to the event link controller (ELC) is generated only once immediately after the count starts. When the compare value is 0001H or higher, a request signal is generated each time a compare match occurs.

**Remark** i = 0 or 1, j = A, B, C, or D  
 TRDBFC0, TRDBFD0, TRDBFC1, TRDBFD1: Bits in TRDMR register

**Figure 8 - 36 Format of Timer RD general registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) [Complementary PWM Mode]**

Address: F0278H (TRDGRA0), F027AH (TRDGRB0), After Reset: FFFFH Note  
 FFF58H (TRDGRC0), FFF5AH (TRDGRD0),  
 F0288H (TRDGRA1), F028AH (TRDGRB1),  
 FFF5CH (TRDGRC1), FFF5EH (TRDGRD1)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRDGRAi																
TRDGRBi	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
TRDGRCi																
TRDGRDi																

—	Function	R/W
Bits 15 to 0	See <b>Table 8 - 7 TRDGRji Register Functions in Complementary PWM Mode.</b>	R/W

**Note** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Table 8 - 7 TRDGR*j*i Register Functions in Complementary PWM Mode**

Register	Setting	Register Function	PWM Output Pin
TRDGRA0	—	General register. Set the PWM period at initialization. Setting range: ≥ Value set in TRD0 register ≤ FFFFh - value set in TRD0 register Do not write to this register when bits TSTART0 and TSTART1 in the TRDSTR register are set to 1 (count starts).	(TRDIOC0, output inverted every half period)
TRDGRB0	—	General register. Set the changing point of PWM1 output at initialization. Setting range: ≥ Value set in TRD0 register ≤ Value set in TRDGRA0 register - value set in TRD0 register Do not write to this register when bits TSTART0 and TSTART1 in the TRDSTR register are set to 1 (count starts).	TRDIOB0 TRDIOD0
TRDGRA1	—	General register. Set the changing point of PWM2 output at initialization. Setting range: ≥ Value set in TRD0 register ≤ Value set in TRDGRA0 register - value set in TRD0 register Do not write to this register when bits TSTART0 and TSTART1 in the TRDSTR register are set to 1 (count starts).	TRDIOA1 TRDIOC1
TRDGRB1	—	General register. Set the changing point of PWM3 output at initialization. Setting range: ≥ Value set in TRD0 register ≤ Value set in TRDGRA0 register - value set in TRD0 register Do not write to this register when bits TSTART0 and TSTART1 in the TRDSTR register are set to 1 (count starts).	TRDIOB1 TRDIOD1
TRDGRC0	—	(Not used in complementary PWM mode.)	—
TRDGRD0	TRDBFD0 = 1	Buffer register. Set the changing point of next PWM1 output (see 8.3.1 (2) Buffer Operation). Setting range: ≥ Value set in TRD0 register ≤ Value set in TRDGRA0 register - value set in TRD0 register Set this register to the same value as the TRDGRB0 register for initialization.	TRDIOB0 TRDIOD0
TRDGRC1	TRDBFC1 = 1	Buffer register. Set the changing point of next PWM2 output (see 8.3.1 (2) Buffer Operation). Setting range: ≥ Value set in TRD0 register ≤ Value set in TRDGRA0 register - value set in TRD0 register Set this register to the same value as the TRDGRA1 register for initialization.	TRDIOA1 TRDIOC1
TRDGRD1	TRDBFD1 = 1	Buffer register. Set the changing point of next PWM3 output (see 8.3.1 (2) Buffer Operation). Setting range: ≥ Value set in TRD0 register ≤ Value set in TRDGRA0 register - value set in TRD0 register Set this register to the same value as the TRDGRB1 register for initialization.	TRDIOB1 TRDIOD1

**Caution** When the setting of bits TCK2 to TCK0 in the TRDCR*i* register is 000B (f<sub>CLK</sub>, f<sub>HOC0</sub>) and the compare value is set to 0000H, a request signal to the event link controller (ELC) is generated only once immediately after the count starts. When the compare value is 0001H or higher, a request signal is generated each time a compare match occurs.

**Remark** i = 0 or 1, j = A, B, C, or D  
TRDBFD0, TRDBFC1, TRDBFD1: Bits in TRDMR register

**Figure 8 - 37 Format of Timer RD general registers Ai, Bi, Ci, and Di (TRDGRAi, TRDGRBi, TRDGRCi, TRDGRDi) (i = 0 or 1) [PWM3 Mode]**

Address: F0278H (TRDGRA0), F027AH (TRDGRB0), After Reset: FFFFH *Note*  
 FFF58H (TRDGRC0), FFF5AH (TRDGRD0),  
 F0288H (TRDGRA1), F028AH (TRDGRB1),  
 FFF5CH (TRDGRC1), FFF5EH (TRDGRD1)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRDGRAi																
TRDGRBi	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
TRDGRCi																
TRDGRDi																

—	Function	R/W
Bits 15 to 0	See <b>Table 8 - 8 TRDGRji Register Functions in PWM3 Mode.</b>	R/W

**Note** The value after reset is undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Table 8 - 8 TRDGR*ji* Register Functions in PWM3 Mode**

Register	Setting	Register Function	PWM Output Pin
TRDGRA0	—	General register. Set the PWM period. Setting range: ≥ Value set in TRDGRA1 register	TRDIOA0
TRDGRA1		General register. Set the changing point (active level timing) of PWM output Setting range: ≤ Value set in TRDGRA0 register	
TRDGRB0		General register. Set the changing point (the timing for returning to initial output level) of PWM output. Setting range: ≥ Value set in TRDGRB1 register and ≤ Value set in TRDGRA0 register	TRDIOB0
TRDGRB1		General register. Set the changing point (active level timing) of PWM output Setting range: ≤ Value set in TRDGRB0 register	
TRDGRC0	TRDBFC0 = 0	(Not used in PWM3 mode.)	—
TRDGRC1	TRDBFC1 = 0		
TRDGRD0	TRDBFD0 = 0		
TRDGRD1	TRDBFD1 = 0		
TRDGRC0	TRDBFC0 = 1	Buffer register. Set the next PWM period (see <b>8.3.1 (2) Buffer Operation</b> ). Setting range: ≤ Value set in TRDGRC1 register	TRDIOA0
TRDGRC1	TRDBFC1 = 1	Buffer register. Set the changing point of next PWM output (see <b>8.3.1 (2) Buffer Operation</b> ). Setting range: ≤ Value set in TRDGRC0 register	
TRDGRD0	TRDBFD0 = 1	Buffer register. Set the changing point of next PWM output (see <b>8.3.1 (2) Buffer Operation</b> ). Setting range: ≥ Value set in TRDGRD1 register and ≤ Value set in TRDGRC0 register	TRDIOB0
TRDGRD1	TRDBFD1 = 1	Buffer register. Set the changing point of next PWM output (see <b>8.3.1 (2) Buffer Operation</b> ). Setting range: ≤ Value set in TRDGRD0 register	

**Caution** When the setting of bits TCK2 to TCK0 in the TRDCR0 register is 000B (f<sub>CLK</sub>, f<sub>HOC0</sub>) and the compare value is set to 0000H, a request signal to the event link controller (ELC) is generated only once immediately after the count starts. When the compare value is 0001H or higher, a request signal is generated each time a compare match occurs.

**Remark** i = 0 or 1, j = A, B, C, or D  
TRDBFC0, TRDBFD0, TRDBFC1, TRDBFD1: Bits in TRDMR register

### 8.2.19 Port mode register 1 (PM1)

This register sets input/output of port 1 in 1-bit units.

When using the ports (P10/TRDIOD1, P11/TRDIOC1, etc.) to be shared with the timer output pin for timer output, set the port mode register (PMxx) bit and port register (Pxx) bit corresponding to each port to 0.

Example When using P10/TRDIOD1 for timer output  
 Set the PM10 bit of port mode register 1 to 0.  
 Set the P10 bit of port register 1 to 0.

When using the ports (P10/TRDIOD1, P11/TRDIOC1, etc.) to be shared with the timer input pin for timer input, set the port mode register (PMxx) bit corresponding to each port to 1. At this time, the port register (Pxx) bit may be 0 or 1.

Example When using P10/TRDIOD1 for timer input  
 Set the PM10 bit of port mode register 1 to 1.  
 Set the P10 bit of port register 1 to 0 or 1.

The PM1 register can be set by a 1-bit or 8-bit memory manipulation instruction.  
 Reset signal generation sets this register to FFH.

**Figure 8 - 38 Format of Port mode register 1 (PM1) (100-pin products)**

Address: FFF21H    After Reset: FFH    R/W

Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10
PMmn	Pmn pin I/O mode selection (m = 1; n = 0 to 7)							
0	Output mode (output buffer on)							
1	Input mode (output buffer off)							

### 8.3 Operation

#### 8.3.1 Items Common to Multiple Modes

(1) Count Sources

The count source selection method is the same in all modes. However, the external clock cannot be selected in PWM3 mode.


**Table 8 - 9 Count Source Selection**

Count Source	Selection
f <sub>CLK</sub> , f <sub>HOCO</sub> <sup>Note</sup> , f <sub>CLK</sub> /2, f <sub>CLK</sub> /4, f <sub>CLK</sub> /8, f <sub>CLK</sub> /32	The count source is selected by bits TCK2 to TCK0 in the TRDCR <sub>i</sub> register.
External signal input to TRDCLK pin	The STCLK bit in the TRDFCR register is set to 1 (external clock input enabled). Bits TCK2 to TCK0 in the TRDCR <sub>i</sub> register are set to 101B (count source: external clock). The active edge is selected by bits CKEG1 and CKEG0 in the TRDCR <sub>i</sub> register. The port mode register bit for the I/O port multiplexed with the TRDCLK pin is set to 1 (input mode).

**Remark** i = 0 or 1

**Note** f<sub>CLK</sub> is selected when FRQSEL4 = 0 and f<sub>HOCO</sub> is selected when FRQSEL4 = 1 in the user option byte (000C2H). When selecting f<sub>HOCO</sub> as the count source for timer RD, set f<sub>CLK</sub> to f<sub>IH</sub> before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing f<sub>CLK</sub> to a clock other than f<sub>IH</sub>, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.

**Figure 8 - 39 Count Source Block Diagram**



**Remark**  
i = 0 or 1

TCK0 to TCK2, CKEG0, CKEG1: Bits in TRDCR<sub>i</sub> register  
STCLK: Bit in TRDFCR register  
FRQSEL4: Bit in user option byte (000C2H)

Set the pulse width of the external clock applied to the TRDCLK pin to three or more cycles of the timer RD operating clock (f<sub>CLK</sub>).

(2) Buffer Operation

The TRDGRCi register (i = 0 or 1) can be used as the buffer register for the TRDGRAi register, and the TRDGRDi register can be used as the buffer register for the TRDGRBi register by means of bits TRDBFCi and TRDBFDi in the TRDMR register.

- TRDGRAi buffer register: TRDGRCi register
- TRDGRBi buffer register: TRDGRDi register


Buffer operation depends on the mode. Table 8 - 10 lists the Buffer Operation in Each Mode.

**Table 8 - 10 Buffer Operation in Each Mode**

Function and Mode		Transfer Timing	Transfer Register
Timer mode	Input capture function	Input capture signal input	Transfer content of TRDGRAi (TRDGRBi) register to buffer register
	Output compare function	Compare match with TRDi register and TRDGRAi (TRDGRBi) register	Transfer content of buffer register to TRDGRAi (TRDGRBi) register
	PWM function		
Reset synchronous PWM mode		Compare match with TRD0 register and TRDGRA0 register	Transfer content of buffer register to TRDGRAi (TRDGRBi) register
Complementary PWM mode		Compare match with TRD0 register and TRDGRA0 register TRD1 register underflow	Transfer content of buffer register to registers TRDGRB0, TRDGRA1, and TRDGRB1
PWM3 mode		Compare match with TRD0 register and TRDGRA0 register	Transfer content of buffer register to TRDGRAi (TRDGRBi) register

**Remark** i = 0 or 1

Figure 8 - 40 Buffer Operation in Input Capture Function




Remark  
i = 0 or 1

The above diagram applies under the following conditions:

- The TRDBFCi bit in the TRDMR register is set to 1 (TRDGRci register is buffer register for TRDGRAi register).
- Bits IOA2 to IOA0 in the TRDIORAi register are set to 100B (input capture at the rising edge).

Figure 8 - 41 Buffer Operation in Output Compare Function



Remark  
i = 0 or 1

The above diagram applies under the following conditions:

- The TRDBFCi bit in the TRDMR register is set to 1 (TRDGRci register is buffer register for TRDGRAi register).
- Bits IOA2 to IOA0 in the TRDIORAi register are set to 001B (low output by compare match).

Perform the following for the timer mode (input capture and output compare functions).

When using the TRDGRCi (i = 0 or 1) register as the buffer register for the TRDGRAi register

- Set the IOC3 bit in the TRDIORCi register to 1 (general register or buffer register).
- Set the IOC2 bit in the TRDIORCi register to the same value as the IOA2 bit in the TRDIORAi register.

When using the TRDGRDi register as the buffer register for the TRDGRBi register

- Set the IOD3 bit in the TRDIORCi register to 1 (general register or buffer register).
- Set the IOD2 bit in the TRDIORCi register to the same value as the IOB2 bit in the TRDIORAi register.

In the input capture function, when the TRDGRCi register or TRDGRDi register is used as a buffer register, the IMFC bit or IMFD bit in the TRDSRi register is set to 1 at the input edge of the TRDIOCi pin or TRDIODi pin.

When also using registers TRDGRCi and TRDGRDi as buffer registers for the output compare function, PWM function, reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, bits IMFC and IMFD in the TRDSRi register are set to 1 by a compare match with the TRDi register.

(3) Synchronous Operation

The TRD1 register is synchronized with the TRD0 register

• Synchronous preset


When the TRDSYNC bit in the TRDMR register is set to 1 (synchronous operation), the data is written to both the TRD0 and TRD1 registers after writing to the TRDi register.

• Synchronous clear

When the TRDSYNC bit is 1 and bits CCLR2 to CCLR0 in the TRDCR0 register are 011B (synchronous clear), the TRD0 register is set to 0000H at the same time as the TRD1 register is set to 0000H.

Also, when the TRDSYNC bit is 1 and bits CCLR2 to CCLR0 are 011B (synchronous clear), the TRD1 register is set to 0000H at the same time as the TRD0 register is set to 0000H.

Figure 8 - 42 Synchronous Operation



The above diagram applies under the following conditions:

- The TRDSYNC bit in the TRDMR register is set to 1 (synchronous operation).
- Bits CCLR2 to CCLR0 in the TRDCR0 register are set to 001B (TRD0 is set to 0000H by input capture).
- Bits CCLR2 to CCLR0 in the TRDCR1 register are set to 011B (TRD1 is set to 0000H in synchronization with TRD0).
- Bits IOA2 to IOA0 in the TRDIORA0 register are set to 100B.
- Bits CMD1 to CMD0 in the TRDFCR register are set to 00B. } (Input capture at the rising edge of TRDIOA0 input)
- The PWM 3 bit in the TRDFCR register is set to 1.

## (4) Pulse Output Forced Cutoff


In the PWM function, reset synchronous PWM mode, complementary PWM mode, and PWM3 mode, the TRDIO<sub>ji</sub> output pin ( $i = 0$  or  $1$ ,  $j = A, B, C$ , or  $D$ ) can be forcibly set to an I/O port by the INTP0 pin input, and pulse output can be cut off.

The pins used for output in these functions or modes can function as the output pin of timer RD when the corresponding bit in the TRDOER1 register is set to 0 (timer RD output enabled). When the TRDPTO bit in the TRDOER2 register is 1 (pulse output forced cutoff signal input INTP0 enabled), the output pin used as a timer RD output port outputs the output value set by the DFCK1, DFCK0, PENB1, PENB0, DFD, DFC, DFB, or DFA bit in the TRDDF0 or TRDDF1 register.

Make the following settings to use this function:

- Set the pin state when the pulse output is forcibly cut off (high impedance, low output, or high output) using TRDDFi.
- Refer to **8.3.1 (5) Event Input from Event Link Controller (ELC)** for details on pulse forced cutoff by ELC event input.
- When pulse output is forcibly cut out, the TRDSHUTS bit in the TRDOER2 register is set to 1. To suspend the forced cutoff of the pulse output, set the TRDSHUTS bit to 0 while the count is stopped ( $TSTART_i = 0$ ).
- Set the TRDPTO bit in the TRDOER2 register to 1 (pulse output forced cutoff signal input INTP0 enabled).

Figure 8 - 43 Pulse Output Forced Cutoff



(5) Event Input from Event Link Controller (ELC)

Timer RD performs two operations by event input from the ELC.

(a) Input capture operation D0/D1

Timer RD performs input capture operation D0/D1 by event input from the ELC. The IMFD bit in the TRDSRi register is set to 1 at this time. To use this function, select the input capture function in timer mode and set the ELCICE0 or ELCICE1 bit in the TRDELRC register to 1. This function is disabled in any other modes (for the output compare function in timer mode, PWM function, reset synchronous PWM mode, complementary PWM mode, and PWM3 mode).

(b) Pulse output forced cutoff operation <sup>Note</sup>

The pulse output is forcibly cutoff by event input from the ELC. To use this function, select pulse output mode (PWM function, reset synchronous PWM mode, complementary PWM mode, or PWM3 mode) and set the ELCOBE0 or ELCOBE1 bit to 1. This function is disabled for the input capture function in timer mode.

**Note** The pulse output is cutoff during the low input period for forced cutoff from the INTP0 pin, but the pulse output is cutoff once by a single event input from the ELC for forced cutoff by the ELC event.

[Setting Procedure]

(1) Set timer RD as the ELC event link destination.

(2) Set bits ELCICEi (i = 0 or 1) and ELCOBEi (i = 0 or 1) to 1 in the TRDELRC register.

(6) Event Output to Event Link Controller (ELC)

Table 8 - 11 lists the Timer RD Modes and Event Output to ELC.

**Table 8 - 11 Timer RD Modes and Event Output to ELC**


Used Mode	Output Source	ELC
Input capture function	TRDIOA0 edge detection set by bits IOA1 and IOA0 in the TRDIORA0 register	Available
	TRDIOB0 edge detection set by bits IOB1 and IOB0 in the TRDIORA0 register	Available
	TRDIOC0 edge detection set by bits IOC1 and IOC0 in the TRDIORC0 register	Available
	TRDIOD0 edge detection set by bits IOD1 and IOD0 in the TRDIORD0 register	Available
	TRDIOA1 edge detection set by bits IOA1 and IOA0 in the TRDIORA1 register	Available
	TRDIOB1 edge detection set by bits IOB1 and IOB0 in the TRDIORA1 register	Available
	TRDIOC1 edge detection set by bits IOC1 and IOC0 in the TRDIORC1 register	Available
	TRDIOD1 edge detection set by bits IOD1 and IOD0 in the TRDIORD1 register	Available
Output compare function, PWM function, reset synchronous PWM mode, complementary PWM mode, and PWM3 mode	Compare match between registers TRD0 and TRDGRA0	Available
	Compare match between registers TRD0 and TRDGRB0	Available
	Compare match between registers TRD0 and TRDGRC0	Available
	Compare match between registers TRD0 and TRDGRD0	Available
	Compare match between registers TRD1 and TRDGRA1	Available
	Compare match between registers TRD1 and TRDGRB1	Available
	Compare match between registers TRD1 and TRDGRC1	Available
	Compare match between registers TRD1 and TRDGRD1	Available
Complementary PWM mode	TRD1 register underflow	Available

### 8.3.2 Input Capture Function

The input capture function measures the external signal width and period. The content of the TRDi register (counter) is transferred to the TRDGRji register as a trigger of the TRDIOji pin (i = 0 or 1, j = A, B, C, or D) external signal (input capture). Since this function is enabled with a combination of the TRDIOji pin and TRDGRji register, the input capture function, or any other mode or function, can be selected for each individual pin.

Figure 8 - 44 shows the Block Diagram of Input Capture Function, Table 8 - 12 lists the Input Capture Function Specifications, and Figure 8 - 45 shows an Operation Example of Input Capture Function.

Figure 8 - 44 Block Diagram of Input Capture Function



Remark  
i = 0 or 1

- Note 1.** When the TRDBFCi bit in the TRDMR register is set to 1 (TRDGRCi register is buffer register for TRDGRAi register).
- Note 2.** When the TRDBFDi bit in the TRDMR register is set to 1 (TRDGRDi register is buffer register for TRDGRBi register).

**Table 8 - 12 Input Capture Function Specifications**

Item	Specification
Count sources	fHOCO <sup>Note</sup> , fCLK, fCLK/2, fCLK/4, fCLK/8, fCLK/32 External signal input to the TRDCLK pin (active edge selected by a program)
Count operations	Increment
Count period	When bits CCLR2 to CCLR0 in the TRDCRi register are set to 000B (free-running operation). $1/fk \times 65536$ fk: Frequency of count source
Count start condition	1 (count starts) is written to the TSTARTi bit in the TRDSTR register.
Count stop condition	0 (count stops) is written to the TSTARTi bit in the TRDSTR register when the CSELi bit in the TRDSTR register is set to 1.
Interrupt request generation timing	<ul style="list-style-type: none"> <li>Input capture (active edge of TRDIOji input)</li> <li>TRDi register overflow</li> </ul>
TRDIOA0 pin function	I/O port, input-capture input, or TRDCLK (external clock) input
TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1 to TRDIOD1 pin function	I/O port or input-capture input (selectable for each pin)
INTP0 pin function	Not used (I/O port or INTP0 interrupt input)
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	<ul style="list-style-type: none"> <li>When the TRDSYNC bit in the TRDMR register is 0 (timer RD0 and timer RD1 operate independently). Data can be written to the TRDi register.</li> <li>When the TRDSYNC bit in the TRDMR register is 1 (timer RD0 and timer RD1 operate synchronously). Data can be written to both the TRD0 and TRD1 registers by writing to the TRDi register.</li> </ul>
Selectable functions	<ul style="list-style-type: none"> <li>Input-capture input pin selection Either one pin or multiple pins of TRDIOAi, TRDIOBi, TRDIOCi, and TRDIODi.</li> <li>Input-capture input active edge selection Rising edge, falling edge, or both rising and falling edges</li> <li>Timing for setting the TRDi register to 0000H. At overflow or input capture</li> <li>Buffer operation (see <b>8.3.1 (2) Buffer Operation</b>)</li> <li>Synchronous operation (see <b>8.3.1 (3) Synchronous Operation</b>)</li> <li>Digital filter. The TRDIOji input is sampled, and when the sampled input level match three times, that level is determined.</li> <li>Input capture operation by event input from event link controller (ELC).</li> </ul>

**Note**      fHOCO is selected only when FRQSEL4 = 1 in the user option byte (000C2H). When selecting fHOCO as the count source for timer RD, set fCLK to fIH before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing fCLK to a clock other than fIH, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.


**Remark**    i = 0 or 1, j = A, B, C, or D

(1) Operation Example

By setting bits CCLR0 to CCLR2 in the TRDCR<sub>i</sub> register (i = 0 or 1), the timer RD<sub>i</sub> counter value is reset by an input capture/compare match. Figure 8 - 45 shows an operation example with bits CCLR2 to CCLR0 set to 001B.

If the input capture operation has been set to clear the count during operation and is performed when the timer count value is FFFFH, depending on the timing between the count source and input capture operation interrupt flags bits IMFA to IMFD and OVF in the TRDSR<sub>i</sub> register may be set to 1 simultaneously.

Figure 8 - 45 Operation Example of Input Capture Function



Remark  
i = 0 or 1

The above diagram applies under the following conditions:



- Bits CCLR2 to CCLR0 in the TRDCR<sub>i</sub> register are set to 001B (TRD<sub>i</sub> register is set to 0000H by TRDGRA<sub>i</sub> register input capture).
- Bits TCK2 to TCK0 in the TRDCR<sub>i</sub> register are set to 101B (TRDCLK input for the count source).
- Bits CKEG1 and CKEG0 in the TRDCR<sub>i</sub> register are set to 01B (count at the falling edge for the count source).
- Bits IOA2 to IOA0 in the TRDIORA<sub>i</sub> register are set to 101B (input capture at the falling edge of TRDIOA<sub>i</sub> input).
- The TRDBFC<sub>i</sub> bit in the TRDMR register is set to 1 (TRDGRC<sub>i</sub> register is buffer register for TRDGRA<sub>i</sub> register).

(2) Digital Filter

The TRDIO<sub>ji</sub> input (i = 0 or 1, j = A, B, C, or D) is sampled, and when the sampled input level matches three times, its level is determined. Select the digital filter function and sampling clock using the TRDDF<sub>i</sub> register.

Figure 8 - 46 shows the Block Diagram of Digital Filter.

Figure 8 - 46 Block Diagram of Digital Filter



Remark  
 i = 0 or 1, j = A, B, C, or D  
 TCK0 to TCK2: Bits in TRDCR<sub>i</sub> register  
 DFCK0, DFCK1, DFj: Bits in TRDDF register  
 IOA0 to IOA2, IOB0 to IOB2: Bits in TRDIOR<sub>Ai</sub> register  
 IOC0 to IOC3, IOD0 to IOD3: Bits in TRDIOR<sub>Ci</sub> register


- Note 1.** fclk is selected when FRQSEL4 = 0 and fhoco is selected when FRQSEL4 = 1 in the user option byte (000C2H).
- Note 2.** When FRQSEL4 = 1 in the user option byte (000C2H), fclk/32, fclk/8, and fclk are set to fhoco/32, fhoco/8, and fhoco, respectively.

### 8.3.3 Output Compare Function

This function detects matches (compare match) between the content of the TRDGR<sub>ji</sub> register (j = A, B, C, or D) and the content of the TRD<sub>i</sub> register (counter) (i = 0 or 1). When the contents match, an arbitrary level is output from the TRDIO<sub>ji</sub> pin. Since this function is enabled with a combination of the TRDIO<sub>ji</sub> pin and TRDGR<sub>ji</sub> register, the output compare function, or any other mode or function, can be selected for each individual pin.

Figure 8 - 47 shows the Block Diagram of Output Compare Function, Table 8 - 13 lists the Output Compare Function Specifications, and Figure 8 - 48 shows an Operation Example of Output Compare Function.

Figure 8 - 47 Block Diagram of Output Compare Function



**Table 8 - 13 Output Compare Function Specifications**

Item	Specification
Count sources	fHOCO <sup>Note</sup> , fCLK, fCLK/2, fCLK/4, fCLK/8, fCLK/32 External signal input to the TRDCLK pin (active edge selected by a program)
Count operations	Increment
Count period	<ul style="list-style-type: none"> <li>When bits CCLR2 to CCLR0 in the TRDCRi register are set to 000B (free-running operation). <math>1/fk \times 65536</math> fk: Frequency of count source</li> <li>When bits CCLR1 and CCLR0 in the TRDCRi register are set to 01B or 10B (TRDi register is set to 0000H at compare match with TRDGRji register). <math>1/fk \times (n + 1)</math> n: Value set in the TRDGRji register</li> </ul>
Waveform output timing	Compare match (contents of registers TRDi and TRDGRji match)
Count start condition	1 (count starts) is written to the TSTARTi bit in the TRDSTR register.
Count stop conditions	<ul style="list-style-type: none"> <li>0 (count stops) is written to the TSTARTi bit in the TRDSTR register when the CSELi bit in the TRDSTR register is set to 1. The output compare output pin holds the output level before the count stops.</li> <li>When the CSELi bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRAi register. The output compare output pin holds the level after output change by compare match.</li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>Compare match (contents of registers TRDi and TRDGRji match)</li> <li>TRDi register overflow</li> </ul>
TRDIOA0 pin function	I/O port, output-compare output, or TRDCLK (external clock) input
TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1 to TRDIOD1 pin function	I/O port or output-compare output (selectable for each pin)
INTP0 pin function	I/O port or INTP0 interrupt input
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	<ul style="list-style-type: none"> <li>When the TRDSYNC bit in the TRDMR register is set to 0 (timer RD0 and timer RD1 operate independently). Data can be written to the TRDi register.</li> <li>When the TRDSYNC bit in the TRDMR register is set to 1 (timer RD0 and timer RD1 operate synchronously). Data can be written to both the TRD0 and TRD1 registers by writing to the TRDi register.</li> </ul>
Selectable functions	<ul style="list-style-type: none"> <li>Output-compare output pin selection Either one pin or multiple pins of TRDIOAi, TRDIOBi, TRDIOCi, and TRDIODi.</li> <li>Output level selection at compare match Low output, high output, or inverted output level</li> <li>Initial output level selection The level can be set for the period from the count start to the compare match.</li> <li>Timing for setting the TRDi register to 0000H Overflow or compare match in the TRDGRAi register</li> <li>Buffer operation (see <b>8.3.1 (2) Buffer Operation</b>)</li> <li>Synchronous operation (see <b>8.3.1 (3) Synchronous Operation</b>)</li> <li>Changing output pins for registers TRDGRCi and TRDGRDi The TRDGRCi register can be used as output control of the TRDIOAi pin and the TRDGRDi register can be used as output control of the TRDIOBi pin.</li> <li>Pulse output forced cutoff signal input (see <b>8.3.1 (4) Pulse Output Forced Cutoff</b>)</li> <li>Timer RD can be used as the internal timer without output.</li> </ul>


**Note** fHOCO is selected only when FRQSEL4 = 1 in the user option byte (000C2H). When selecting fHOCO as the count source for timer RD, set fCLK to fIH before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing fCLK to a clock other than fIH, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.

**Remark** i = 0 or 1, j = A, B, C, or D

(1) Operation Example

By setting bits CCLR0 to CCLR2 in the TRDCR<sub>i</sub> register (i = 0 or 1), the timer RD<sub>i</sub> counter value is reset by an input capture/compare match. If the expected compare value is FFFFH at this time, FFFFH changes to 0000H, same as the overflow operation, and the overflow flag is set to 1.

Figure 8 - 48 Operation Example of Output Compare Function



Remark  
 i = 0 or 1  
 M: Value set in TRDGRA<sub>i</sub> register  
 n: Value set in TRDGRB<sub>i</sub> register  
 p: Value set in TRDGRC<sub>i</sub> register


The above diagram applies under the following conditions:  
 The CSEL<sub>i</sub> bit in the TRDSTR register is set to 1 (TRD<sub>i</sub> is not stopped by compare match).  
 Bits TRDBFC<sub>i</sub> and TRDBFD<sub>i</sub> in the TRDMR register are set to 0 (TRDGRC<sub>i</sub> and TRDGRD<sub>i</sub> do not operate as buffers).  
 Bits EA<sub>i</sub>, EB<sub>i</sub>, and EC<sub>i</sub> in the TRDOER1 register are set to 0 (TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub> and TRDIOC<sub>i</sub> output enabled).  
 Bits CCLR2 to CCLR0 in the TRDCR<sub>i</sub> register are set to 001B (TRD<sub>i</sub> is set to 0000H by compare match with TRDGRA<sub>i</sub>).  
 Bits TOA<sub>i</sub> and TOB<sub>i</sub> in the TRDOCR register is set to 0 (initial output is low until compare match), the TOC<sub>i</sub> bit is set to 1 (initial output is high until compare match).  
 Bits IOA2 to IOA0 in the TRDIORA<sub>i</sub> register are set to 011B (TRDIOA<sub>i</sub> output inverted at TRDGRA<sub>i</sub> compare match).  
 Bits IOB2 to IOB0 in the TRDIORA<sub>i</sub> register are set to 010B (TRDIOB<sub>i</sub> high output at TRDGRB<sub>i</sub> compare match).  
 Bits IOC3 to IOC0 in the TRDIORC<sub>i</sub> register are set to 1001B (TRDIOC<sub>i</sub> low output at TRDGRC<sub>i</sub> register compare match).  
 Bits IOD3 to IOD0 in the TRDIORC<sub>i</sub> register are set to 1000B (TRDGRD<sub>i</sub> register does not control TRDIOB<sub>i</sub> pin output. Pin output by compare match is disabled).

(2) Changing Output Pins in Registers TRDGRCi (i = 0 or 1) and TRDGRDi

The TRDGRCi register can be used for output control of the TRDIOAi pin, and the TRDGRDi register can be used for output control of the TRDIOBi pin. Therefore, each pin output can be controlled as follows:

- TRDIOAi output is controlled by the values in registers TRDGRAi and TRDGRCi.
- TRDIOBi output is controlled by the values in registers TRDGRBi and TRDGRDi.

Figure 8 - 49 Changing Output Pins in Registers TRDGRCi and TRDGRDi




Change output pins in registers TRDGRCi and TRDGRDi as follows:

- Select 0 (TRDGRji register output pin is changed) using the IOj3 (j = C or D) bit in the TRDIORCi register.
- Set the TRDBFji bit in the TRDMR register to 0 (general register).
- Set different values in registers TRDGRCi and TRDGRAi. Also, set different values in registers TRDGRDi and TRDGRBi.

Figure 8 - 50 shows an Operation Example When TRDGRCi Register is Used for Output Control of TRDIOAi Pin and TRDGRDi Register is Used for Output Control of TRDIOBi Pin.

**Figure 8 - 50 Operation Example When TRDGRCi Register is Used for Output Control of TRDIOAi Pin and TRDGRDi Register is Used for Output Control of TRDIOBi Pin**



The above diagram applies under the following conditions:  
 The CSELi bit in the TRDSTR register is set to 1 (TRDi register is not stopped by compare match).  
 Bits TRDBFCi and TRDBFDi in the TRDMR register are set to 0 (TRDGRCi and TRDGRDi do not operate as buffers).  
 Bits EAi and EBi in the TRDOER1 register are set to 0 (TRDIOAi and TRDIOBi output enabled).  
 Bits CCLR2 to CCLR0 in the TRDCRi register are set to 001B (TRDi is set to 0000H by compare match with TRDGRAi).  
 Bits TOAi and TOBi in the TRDOCR register are set to 0 (initial output is low until compare match).  
 Bits IOA2 to IOA0 in the TRDIORAi register are set to 011B (TRDIOAi output inverted at TRDGRAi compare match).  
 Bits IOB2 to IOB0 in the TRDIORBi register are set to 011B (TRDIOBi output inverted at TRDGRBi compare match).  
 Bits IOC3 to IOC0 in the TRDIORCi register are set to 0011B (TRDIOAi output inverted at TRDGRCi compare match).  
 Bits IOD3 to IOD0 in the TRDIORDi register are set to 0011B (TRDIOBi output inverted at TRDGRDi compare match).


### 8.3.4 PWM Function

In PWM function, a PWM waveform is output. Up to three PWM waveforms with the same period can be output by timer RD<sub>i</sub> (i = 0 or 1). Also, up to six PWM waveforms with the same period can be output by synchronizing timer RD<sub>0</sub> and timer RD<sub>1</sub>.

Since this mode functions by a combination of the TRDIO<sub>ji</sub> pin (i = 0 or 1, j = B, C, or D) and TRDGR<sub>ji</sub> register, PWM function, or any other mode or function, can be selected for each individual pin. (However, since the TRDGRA<sub>i</sub> register is used when using any pin for PWM function, the TRDGRA<sub>i</sub> register cannot be used for other modes.)

Figure 8 - 51 shows the Block Diagram of PWM Function, Table 8 - 14 lists the PWM Mode Specifications, and Figure 8 - 52 and Figure 8 - 53 show Operation Examples in PWM Function.

Figure 8 - 51 Block Diagram of PWM Function




Remark  
i = 0 or 1

**Note 1.** When the TRDBFC<sub>i</sub> bit in the TRDMR register is set to 1 (TRDGRC<sub>i</sub> register is buffer register for TRDGRA<sub>i</sub> register).

**Note 2.** When the TRDBFD<sub>i</sub> bit in the TRDMR register is set to 1 (TRDGRD<sub>i</sub> register is buffer register for TRDGRB<sub>i</sub> register).

**Table 8 - 14 PWM Mode Specifications**


Item	Specification
Count sources	fHOCO <sup>Note</sup> , fCLK, fCLK/2, fCLK/4, fCLK/8, fCLK/32 External signal input to the TRDCLK pin (active edge selected by a program)
Count operations	Increment
PWM waveform	<p>PWM period: <math>1/fk \times (m + 1)</math>                      Active level width: <math>1/fk \times (m - n)</math>                      Inactive level width: <math>1/fk \times (n + 1)</math>                      fk: Frequency of count source                      m: Value set in the TRDGRAi register                      n: Value set in the TRDGRji register</p>  <p>(When low is selected as the active level)</p>
Count start condition	1 (count starts) is written to the TSTARTi bit in the TRDSTR register.
Count stop conditions	<ul style="list-style-type: none"> <li>• 0 (count stops) is written to the TSTARTi bit in the TRDSTR register when the CSELi bit in the TRDSTR register is set to 1. The PWM output pin holds the output level before the count stops.</li> <li>• When the CSELi bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRAi register. The PWM output pin holds the level after output change by compare match.</li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>• Compare match (content of the TRDi register matches content of the TRDGRhi register)</li> <li>• TRDi register overflow</li> </ul>
TRDIOA0 pin function	I/O port or TRDCLK (external clock) input
TRDIOA1 pin function	I/O port
TRDIOB0, TRDIOC0, TRDIOD0, TRDIOB1, TRDIOC1, TRDIOD1 pin function	I/O port or pulse output (selectable for each pin)
INTP0 pin function	Pulse output forced cutoff signal input (I/O port or INTP0 interrupt input)
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	The value can be written to the TRDi register.
Selectable functions	<ul style="list-style-type: none"> <li>• One to three PWM output pins selectable with timer RDi Either one pin or multiple pins of TRDIOBi, TRDIOCi, and TRDIODi.</li> <li>• Active level selectable for each pin.</li> <li>• Initial output level selectable for each pin.</li> <li>• Synchronous operation (see <b>8.3.1 (3) Synchronous Operation</b>)</li> <li>• Buffer operation (see <b>8.3.1 (2) Buffer Operation</b>)</li> <li>• Pulse output forced cutoff signal input (see <b>8.3.1 (4) Pulse Output Forced Cutoff</b>)</li> </ul>

**Note** fHOCO is selected only when FRQSEL4 = 1 in the user option byte (000C2H). When selecting fHOCO as the count source for timer RD, set fCLK to fIH before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing fCLK to a clock other than fIH, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.

**Remark** i = 0 or 1, j = B, C, or D, h = A, B, C, or D

(1) Operation Example



Figure 8 - 52 Operation Example in PWM Function



Remark  
 i = 0 or 1  
 m: Value set in TRDGRAi register  
 n: Value set in TRDGRBi register  
 p: Value set in TRDGRCi register  
 q: Value set in TRDGRDi register

The above diagram applies under the following conditions:  
 Bits TRDBFCi and TRDBFDi in the TRDMR register are set to 0 (TRDGRCi and TRDGRDi do not operate as buffers).  
 Bits EBi, ECi, and EDi in the TRDOER1 register are set to 0 (TRDIOBi, TRDIOCi and TRDIODi output enabled).  
 Bits TOBi and TOCi in the TRDOCR register are set to 0 (inactive level), the TODi bit is set to 1 (active level).  
 The POLB bit in the TRDPOCRi register is set to 1 (active level is high), bits POLC and POLD are set to 0 (active level is low).

Figure 8 - 53 Operation Example in PWM Function (Duty Cycle 0%, Duty Cycle 100%)



Remark  
 i = 0 or 1  
 m: Value set in TRDGRAi register

The above diagram applies under the following conditions:  
 The EBI bit in the TRDOER1 register is set to 0 (TRDIOBi output enabled).  
 The POLB bit in the TRDPOCRi register is set to 0 (active level is low).


### 8.3.5 Reset Synchronous PWM Mode

In this mode, three normal-phases and three counter-phases of the PWM waveform are output with the same period (three-phase, sawtooth wave modulation, and no dead time).

Figure 8 - 54 shows the Block Diagram of Reset Synchronous PWM Mode, Table 8 - 15 lists the Reset Synchronous PWM Mode Specifications, Figure 8 - 55 shows an Operation Example in Reset Synchronous PWM Mode.

See **Figure 8 - 53 Operation Example in PWM Function (Duty Cycle 0%, Duty Cycle 100%)** for an operation example in PWM Mode with duty cycle 0% and duty cycle 100%.

**Figure 8 - 54 Block Diagram of Reset Synchronous PWM Mode**



**Note** When bits TRDBFC0, TRDBFD0, TRDBFC1, and TRDBFD1 in the TRDMR register are set to 1 (buffer register).

**Table 8 - 15 Reset Synchronous PWM Mode Specifications**


Item	Specification
Count sources	fHOCO Note, fCLK, fCLK/2, fCLK/4, fCLK/8, fCLK/32 External signal input to the TRDCLK pin (active edge selected by a program)
Count operations	The TRD0 register is incremented (the TRD1 register is not used).
PWM waveform	<p>PWM period: <math>1/fk \times (m + 1)</math>                      Active level of normal-phase: <math>1/fk \times (m - n)</math>                      Inactive level of counter-phase: <math>1/fk \times (n + 1)</math>                      fk: Frequency of count source                      m: Value set in the TRDGRA0 register                      n: Value set in the TRDGRB0 register (PWM1 output)                      Value set in the TRDGRA1 register (PWM2 output)                      Value set in the TRDGRB1 register (PWM3 output)</p> <p>(When low is selected as the active level)</p>
Count start condition	1 (count starts) is written to the TSTART0 bit in the TRDSTR register.
Count stop conditions	<ul style="list-style-type: none"> <li>0 (count stops) is written to the TSTART0 bit when the CSEL0 bit in the TRDSTR register is set to 1. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register.</li> <li>When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at the compare match with the TRDGRA0 register. The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register.</li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>Compare match (content of the TRD0 register matches content of registers TRDGRj0, TRDGRA1, and TRDGRB1)</li> <li>TRD0 register overflow</li> </ul>
TRDIOA0 pin function	I/O port or TRDCLK (external clock) input
TRDIOB0 pin function	PWM1 output normal-phase output
TRDIOD0 pin function	PWM1 output counter-phase output
TRDIOA1 pin function	PWM2 output normal-phase output
TRDIOC1 pin function	PWM2 output counter-phase output
TRDIOB1 pin function	PWM3 output normal-phase output
TRDIOD1 pin function	PWM3 output counter-phase output
TRDIOC0 pin function	Output inverted every PWM period
INTP0 pin function	Pulse output forced cutoff signal input (I/O port or INTP0 interrupt input)
Read from timer	The count value can be read by reading the TRD0 register.
Write to timer	The value can be written to the TRD0 register.
Selectable functions	<ul style="list-style-type: none"> <li>The normal-phase and counter-phase active level and initial output level are selected individually.</li> <li>Buffer operation (see 8.3.1 (2) Buffer Operation)</li> <li>Pulse output forced cutoff signal input (see 8.3.1 (4) Pulse Output Forced Cutoff)</li> </ul>

**Note** fHOCO is selected only when FRQSEL4 = 1 in the user option byte (000C2H). When selecting fHOCO as the count source for timer RD, set fCLK to fIH before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing fCLK to a clock other than fIH, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.

**Remark** j = A, B, C, or D

(1) Operation Example

Figure 8 - 55 Operation Example in Reset Synchronous PWM Mode



Remark  
i = 0 or 1

m: Value set in TRDGRA0 register  
n: Value set in TRDGRB0 register  
p: Value set in TRDGRA1 register  
q: Value set in TRDGRB1 register

The above diagram applies under the following condition:


Bits OLS1 and OLS0 in the TRDFCR register are set to 0 (initial output level is high, active level is low).

### 8.3.6 Complementary PWM Mode


In this mode, three normal-phases and three counter-phases of the PWM waveform are output with the same period (three-phase, triangular wave modulation, and with dead time).

Figure 8 - 56 shows the Block Diagram of Complementary PWM Mode, Table 8 - 16 lists the Complementary PWM Mode Specifications, and Figure 8 - 57 shows the Output Model of Complementary PWM Mode, and Figure 8 - 58 shows an Operation Example in Complementary PWM Mode.

**Figure 8 - 56 Block Diagram of Complementary PWM Mode**



**Table 8 - 16 Complementary PWM Mode Specifications**

Item	Specification
Count sources	fHOCO <sup>Note 1</sup> , fCLK, fCLK/2, fCLK/4, fCLK/8, fCLK/32 External signal input to the TRDCLK pin (active edge selected by a program) Set bits TCK2 to TCK0 in the TRDCR1 register to the same value (same count source) as bits TCK2 to TCK0 in the TRDCR0 register.
Count operations	Increment or decrement. Registers TRD0 and TRD1 are decremented with the compare match with registers TRD0 and TRDGRA0 during increment operation. When the TRD1 register changes from 0000H to FFFFH during decrement operation, and registers TRD0 and TRD1 are incremented.
PWM operations	PWM period: $1/fk \times (m + 2 - p) \times 2$ <sup>Note 2</sup> Dead time: p Active level width of normal-phase: $1/fk \times (m - n - p + 1) \times 2$ Active level width of counter-phase: $1/fk \times (n + 1 - p) \times 2$ fk: Frequency of count source m: Value set in the TRDGRA0 register n: Value set in the TRDGRB0 register (PWM1 output) Value set in the TRDGRA1 register (PWM2 output) Value set in the TRDGRB1 register (PWM3 output) p: Value set in the TRD0 register  
Count start condition	1 (count starts) is written to bits TSTART0 and TSTART1 in the TRDSTR register.
Count stop condition	0 (count stops) is written to bits TSTART0 and TSTART1 in the TRDSTR register when the CSEL0 bit in the TRDSTR register is set to 1. (The PWM output pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register.)
Interrupt request generation timing	<ul style="list-style-type: none"> <li>Compare match (content of the TRDi register matches content of the TRDGRji register)</li> <li>TRD1 register underflow</li> </ul>
TRDIOA0 pin function	I/O port or TRDCLK (external clock) input
TRDIOB0 pin function	PWM1 output normal-phase output
TRDIOD0 pin function	PWM1 output counter-phase output
TRDIOA1 pin function	PWM2 output normal-phase output
TRDIOC1 pin function	PWM2 output counter-phase output
TRDIOB1 pin function	PWM3 output normal-phase output
TRDIOD1 pin function	PWM3 output counter-phase output
TRDIOC0 pin function	Output inverted every 1/2 period of PWM
INTP0 pin function	Pulse output forced cutoff signal input (I/O port or INTP0 interrupt input)
Read from timer	The count value can be read by reading the TRDi register.
Write to timer	The value can be written to the TRDi register.
Selectable functions	<ul style="list-style-type: none"> <li>Pulse output forced cutoff signal input (see 8.3.1 (4) Pulse Output Forced Cutoff)</li> <li>The normal-phase and counter-phase active level and initial output level are selected individually.</li> <li>Transfer timing from the buffer register selection</li> </ul>

**Note 1.** fHOCO is selected only when FRQSEL4 = 1 in the user option byte (000C2H). When selecting fHOCO as the count source for timer RD, set fCLK to fIH before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing fCLK to a clock other than fIH, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.

**Note 2.** After a count starts, the PWM period is fixed.

**Remark** i = 0 or 1, j = A, B, C, or D

(1) Operation Example

Figure 8 - 57 Output Model of Complementary PWM Mode





Figure 8 - 58 Operation Example in Complementary PWM Mode



Remark  
 CMD0, CMD1: Bits in TRDFCR register  
 i = 0 or 1  
 m: Value set in TRDGRA0 register  
 n: Value set in TRDGRB0 register  
 p: Value set in TRD0 register

The above diagram applies under the following condition:  
 Bits OLS1 and OLS0 in TRDFCR are set to 0 (initial output level is high, active level is low for normal-phase and counter-phase).

(2) Transfer Timing from Buffer Register

- Transfer from the TRDGRD0, TRDGRC1, or TRDGRD1 register to the TRDGRB0, TRDGRA1, or TRDGRB1 register.

When bits CMD1 and CMD0 in the TRDFCR register are set to 10B, the content is transferred when the TRD1 register underflows.


When bits CMD1 and CMD0 are set to 11B, the content is transferred at compare match between registers TRD0 and TRDGRA0.

### 8.3.7 PWM3 Mode

In this mode, two PWM waveforms are output with the same period.

Figure 8 - 59 shows the Block Diagram of PWM3 Mode, Table 8 - 17 lists the PWM3 Mode Specifications, and Figure 8 - 60 shows an Operation Example in PWM3 Mode.

Figure 8 - 59 Block Diagram of PWM3 Mode



**Table 8 - 17 PWM3 Mode Specifications**


Item	Specification
Count sources	fHOCO <sup>Note</sup> , fCLK, fCLK/2, fCLK/4, fCLK/8, fCLK/32
Count operations	The TRD0 register is incremented (the TRD1 register is not used).
PWM waveform	<p>PWM period: <math>1/fk \times (m + 1)</math>                      Active level width of TRDIOA0 output: <math>1/fk \times (m - n)</math>                      Active level width of TRDIOB0 output: <math>1/fk \times (p - q)</math>                      fk: Frequency of count source                      m: Value set in the TRDGRA0 register                      n: Value set in the TRDGRA1 register                      p: Value set in the TRDGRB0 register                      q: Value set in the TRDGRB1 register</p> <p style="text-align: right;">(When high is selected as the active level)</p>
Count start condition	1 (count starts) is written to the TSTART0 bit in the TRDSTR register.
Count stop conditions	<ul style="list-style-type: none"> <li>• 0 (count stops) is written to the TSTART0 bit in the TRDSTR register when the CSEL0 bit in the TRDSTR register is set to 1. The PWM output pin holds the output level before the count stops.</li> <li>• When the CSEL0 bit in the TRDSTR register is set to 0, the count stops at compare match with the TRDGRA0 register. The PWM output pin holds the level after output change by compare match.</li> </ul>
Interrupt request generation timing	<ul style="list-style-type: none"> <li>• Compare match (content of the TRDi register matches content of the TRDGRji register)</li> <li>• TRD0 register overflow</li> </ul>
TRDIOA0, TRDIOB0 pin function	PWM output
TRDIOA0, TRDIOD0, and TRDIOA1 to TRDIOD1 pin function	I/O port
INTP0 pin function	Pulse output forced cutoff signal input (I/O port or INTP0 interrupt input)
Read from timer	The count value can be read by reading the TRD0 register.
Write to timer	The value can be written to the TRD0 register.
Selectable functions	<ul style="list-style-type: none"> <li>• Pulse output forced cutoff signal input (see <b>8.3.1 (4) Pulse Output Forced Cutoff</b>)</li> <li>• Active level selectable for each pin</li> <li>• Buffer operation (see <b>8.3.1 (2) Buffer Operation</b>)</li> </ul>

**Note** fHOCO is selected only when FRQSEL4 = 1 in the user option byte (000C2H). When selecting fHOCO as the count source for timer RD, set fCLK to fIH before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing fCLK to a clock other than fIH, clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.

**Remark** i = 0 or 1, j = A, B, C, or D

(1) Operation Example

Figure 8 - 60 Operation Example in PWM3 Mode



Remark  
 j = A or B  
 m: Value set in TRDGRA0 register  
 n: Value set in TRDGRA1 register  
 p: Value set in TRDGRB0 register  
 q: Value set in TRDGRB1 register

The above diagram applies under the following conditions:  
 • Both the TOA0 and TOB0 bits in the TRDOCR register are set to 0 (initial output is low, high output by compare match with TRDGRj1 register, low output by compare match with TRDGRj0 register).  
 • The TRDBFC0 bit in the TRDMR register is set to 1 (TRDGR0 register is buffer register for TRDGRA0 register).


### 8.4 Timer RD Interrupt

Timer RD generates the timer RD<sub>i</sub> (i = 0 or 1) interrupt request from six sources for each timer RD0 and timer RD1. Table 8 - 18 lists the Registers Associated with Timer RD Interrupt and Figure 8 - 61 shows the Timer RD Interrupt Block Diagram.

**Table 8 - 18 Registers Associated with Timer RD Interrupt**

	Timer RD Status Register	Timer RD Interrupt Enable Register	Interrupt Request Flag (Register)	Interrupt Mask Flag (Register)	Priority Specification Flag (Register)
Timer RD0	TRDSR0	TRDIER0	TRDIF0 (IF2H)	TRDMK0 (MK2H)	TRDPR00 (PR02H) TRDPR10 (PR12H)
Timer RD1	TRDSR1	TRDIER1	TRDIF1 (IF2H)	TRDMK1 (MK2H)	TRDPR01 (PR02H) TRDPR11 (PR12H)

**Figure 8 - 61 Timer RD Interrupt Block Diagram**



i = 0 to 1

IMFA, IMFB, IMFC, IMFD, OVF, UDF: TRDSR<sub>i</sub> register bit  
 IMIEA, IMIEB, IMIEC, IMIED, OVIE: TRDIER<sub>i</sub> register bit

Since the interrupt source (timer RD interrupt) is generated by a combination of multiple interrupt request sources for timer RD, the following differences from other maskable interrupts apply:

- When a bit in the TRDSR<sub>i</sub> register is 1 and the corresponding bit in the TRDIER<sub>i</sub> register is 1 (interrupt enabled), the TRDIF<sub>i</sub> bit in the IF2H register is set to 1 (interrupt requested).
- If multiple bits in the TRDIER<sub>i</sub> register are set to 1, use the TRDSR<sub>i</sub> register to determine the source of the interrupt request.
- Since the bits in the TRDSR<sub>i</sub> register are not automatically set to 0 even if the interrupt is acknowledged, set the corresponding bit to 0 in the interrupt routine.
- While multiple bits in the TRDIER<sub>i</sub> register are set to 1, if the first request source is met and the TRDIF<sub>i</sub> bit is set to 1, and then the next request source is met, the TRDIF<sub>i</sub> bit is cleared to 0 when the interrupt is acknowledged. However, if the previously met request source is cleared to 0, the TRDIF<sub>i</sub> bit is set to 1 by the next generated request source.

- If it is necessary to clear the interrupt source flag of the interrupt disabled by the TRDIER<sub>i</sub> register to 0, be sure to use one of the following methods to clear the flag to 0.
  - (i) Clear the interrupt source flag of the interrupt disabled by the TRDIER<sub>i</sub> register to 0 when the interrupt source statuses of the interrupts enabled by the TRDIER<sub>i</sub> register are all 0.
  - (ii) When clearing the interrupt source flag of the interrupt disabled by the TRDIER<sub>i</sub> register to 0 while the interrupt source status of the interrupt enabled by the TRDIER<sub>i</sub> register is set to 1, clear the interrupt source status of the interrupt enabled by the TRDIER<sub>i</sub> register to 0 and clear the interrupt source flag of the interrupt disabled by the TRDIER<sub>i</sub> register to 0 at the same time.
  - (iii) Set the TRDIER<sub>i</sub> register to 00H and clear the interrupt source flag to 0 after disabling all interrupts.

## 8.5 Notes on Timer RD

### 8.5.1 SFR Read/Write Access

The timer RD SFRs are undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading. When setting timer RD, set the TRD0EN bit in the PER1 register to 1 first. If the TRD0EN bit is 0, writes to the timer RD control registers are ignored and all the read values are the initial values (except for the port registers and the port mode registers).

The following registers must not be rewritten during count operation:

TRDELc, TRDMR, TRDPMR, TRDFCR, TRDOER1, TRDPTO bit in TRDOER2, TRDDFi, TRDCRi, TRDIORAi, TRDIORCi, TRDPOCRi

#### (1) TRDSTR Register

- The TRDSTR register can be set by an 8-bit memory manipulation instruction.
- When the CSELi bit (i = 0 or 1) in the TRDSTR register is set to 0 (count stops at compare match between registers TRDi and TRDGRAi), the count does not stop and the TSTARTi bit remains unchanged even if 0 (count stops) is written to the TSTARTi bit.

The TSTARTi bit is set to 0 (count stops) only by a compare match with the TRDGRAi register.

If the CSELi bit is 0 when rewriting the TRDSTR register, write 0 to the TSTARTi bit to change the CSELi bit to 1 without affecting count operation.

If 1 is written to the TSTARTi bit while the counter is stopped, count may be started.

To stop counting by a program, set the TSTARTi bit after setting the CSELi bit to 1. Even if 1 is written to the CSELi bit and 0 is written to the TSTARTi bit at the same time (using one instruction), the count cannot be stopped.

- Table 8 - 19 lists the TRDIOj (j = A, B, C, or D) Pin Output Level When Count Stops while using the TRDIOj (j = A, B, C, or D) pin for timer RD output.

**Table 8 - 19 TRDIOj (j = A, B, C, or D) Pin Output Level When Count Stops**

Count Stop	TRDIOj Pin Output When Count Stops
When the CSELi bit is set to 1, write 0 to the TSTARTi bit and the count stops.	The pin holds the output level immediately before the count stops. (The pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register in timer RD complementary and reset synchronous PWM modes.)
When the CSELi bit is set to 0, the count stops at compare match with registers TRDi and TRDGRAi.	The pin holds the output level after the output changes by compare match. (The pin outputs the initial output level selected by bits OLS0 and OLS1 in the TRDFCR register in timer RD complementary and reset synchronous PWM modes.)

**Remark** i = 0 or 1, j = A, B, C, or D

#### (2) TRDDFi Register (i = 0 or 1)

Set bits DFCK0 and DFCK1 in the TRDDFi register before starting count operation.

### 8.5.2 Mode Switching

- Set the count to stopped (set bits TSTART0 and TSTART1 to 0) before switching modes during operation.
- Set bits TRDIF0 and TRDIF1 to 0 before changing bits TSTART0 and TSTART1 from 0 to 1. Refer to **CHAPTER 15 INTERRUPT FUNCTIONS** for details.

### 8.5.3 Count Source

- Switch the count source after the count stops.

[Changing procedure]

- (1) Set the TSTART<sub>i</sub> bit ( $i = 0$  or  $1$ ) in the TRDSTR register to 0 (count stops).
- (2) Change bits TCK0 to TCK2 in the TRDCR<sub>i</sub> register.

- When selecting  $f_{HOCO}$  (48 MHz) as the count source for timer RD, set  $f_{CLK}$  to  $f_{IH}$  before setting bit 4 (TRD0EN) in peripheral enable register 1 (PER1). When changing  $f_{CLK}$  to a clock other than  $f_{IH}$ , clear bit 4 (TRD0EN) in peripheral enable register 1 (PER1) before changing.

### 8.5.4 Input Capture Function

- Set the pulse width of the input capture signal to three or more cycles of the timer RD operating clock.
- The value of the TRD<sub>i</sub> register is transferred to the TRDGR<sub>ji</sub> register two to three cycles of the timer RD operating clock ( $f_{CLK}$ ) after the input capture signal is applied to the TRDIO<sub>ji</sub> pin ( $i = 0$  or  $1$ ,  $j = A, B, C$ , or  $D$ ) (when no digital filter is used).
- In input capture mode, an input capture interrupt request for the active edge of the TRDIO<sub>ji</sub> input is also generated when the TRDTSTART<sub>i</sub> bit in the TRDSTR register is 0 (count stops) if the edge selected by bits TRDIO<sub>j0</sub> and TRDIO<sub>j1</sub> in the TRDIOR<sub>ji</sub> register is input to the TRDIO<sub>ji</sub> pin ( $i = 0$  or  $1$ ;  $j = A, B, C$ , or  $D$ ).

### 8.5.5 Procedure for Setting Pins TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub>, TRDIOC<sub>i</sub>, and TRDIOD<sub>i</sub> ( $i = 0$ or $1$ )

After a reset, the I/O ports multiplexed with pins TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub>, TRDIOC<sub>i</sub>, and TRDIOD<sub>i</sub> function as input ports.

- To output from pins TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub>, TRDIOC<sub>i</sub>, and TRDIOD<sub>i</sub>, use the following setting procedure:

Changing procedure

- (1) Set the mode and the initial value.
- (2) Enable output from pins TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub>, TRDIOC<sub>i</sub>, and TRDIOD<sub>i</sub> (TRDOER1 register).
- (3) Set the port register bits corresponding to pins TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub>, TRDIOC<sub>i</sub>, and TRDIOD<sub>i</sub> to 0.
- (4) Set the port mode register bits corresponding to pins TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub>, TRDIOC<sub>i</sub>, and TRDIOD<sub>i</sub> to output mode. (Output is started from pins TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub>, TRDIOC<sub>i</sub>, and TRDIOD<sub>i</sub>)
- (5) Start the count (set bits TSTART0 and TSTART1 to 1).

- To change the port mode register bits corresponding to pins TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub>, TRDIOC<sub>i</sub>, and TRDIOD<sub>i</sub> from output mode to input mode, use the following setting procedure:

Changing procedure

- (1) Set the port mode register bits corresponding to pins TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub>, TRDIOC<sub>i</sub>, and TRDIOD<sub>i</sub> to input mode (input is started from pins TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub>, TRDIOC<sub>i</sub>, and TRDIOD<sub>i</sub>).
- (2) Set to the input capture function.
- (3) Start the count (set bits TSTART0 and TSTART1 to 1).

- When switching pins TRDIOA<sub>i</sub>, TRDIOB<sub>i</sub>, TRDIOC<sub>i</sub>, and TRDIOD<sub>i</sub> from output mode to input mode, input capture operation may be performed depending on the pin states. When the digital filter is not used, edge detection is performed after two or more cycles of the operation clock have elapsed. When the digital filter is used, edge detection is performed after up to five cycles of the sampling clock.

### 8.5.6 External clock TRDCLK

Set the pulse width of the external clock applied to the TRDCLK pin to three or more cycles of the timer RD operating clock.

### 8.5.7 Reset Synchronous PWM Mode

- When reset synchronous PWM mode is used for motor control, make sure OLS0 = OLS1.
- Set to reset synchronous PWM mode by the following procedure:

[Changing procedure]

- (1) Set the TSTART0 bit in the TRDSTR register to 0 (count stops).
- (2) Set bits CMD1 and CMD0 in the TRDFCR register to 00B (timer mode, PWM mode, and PWM3 mode).
- (3) Set bits CMD1 and CMD0 to 01B (reset synchronous PWM mode).
- (4) Set the other registers associated with timer RD again.

### 8.5.8 Complementary PWM Mode

- When complementary PWM mode is used for motor control, make sure OLS0 = OLS1.
- Change bits CMD0 and CMD1 in the TRDFCR register in the following procedure.

Changing procedure: When setting to complementary PWM mode (including re-set), or changing the transfer timing from the buffer register to the general register in complementary PWM mode.

- (1) Set both the TSTART0 and TSTART1 bits in the TRDSTR register to 0 (count stops).
- (2) Set bits CMD1 and CMD0 in the TRDFCR register to 00B (timer mode, PWM mode, and PWM3 mode).
- (3) Set bits CMD1 and CMD0 to 10B or 11B (complementary PWM mode).
- (4) Set the registers associated with other timer RD again.

Changing procedure: When stopping complementary PWM mode

- (1) Set both the TSTART0 and TSTART1 bits in the TRDSTR register to 0 (count stops).
- (2) Set bits CMD1 to CMD0 to 00B (timer mode, PWM mode, and PWM3 mode).

- Do not write to the TRDGRA0, TRDGRB0, TRDGRA1, or TRDGRB1 register during operation.

When changing the PWM waveform, transfer the values written to registers TRDGRD0, TRDGRC1, and TRDGRD1 to registers TRDGRB0, TRDGRA1, and TRDGRB1 using the buffer operation.

However, to write data to the TRDGRD0, TRDGRC1, or TRDGRD1 register, set bits TRDBFD0, TRDBFC1, and TRDBFD1 to 0 (general register). After this, bits TRDBFD0, TRDBFC1, and TRDBFD1 may be set to 1 (buffer register).


The PWM period cannot be changed.

- If the value set in the TRDGRA0 register is assumed to be  $m$ , the TRD0 register counts  $m - 1$ ,  $m$ ,  $m + 1$ ,  $m$ ,  $m - 1$ , in that order, when changing from increment to decrement operation.

When changing from  $m$  to  $m + 1$ , the IMFA bit in the TRDSR $i$  register is set to 1. Also, bits CMD1 and CMD0 in the TRDFCR register are set to 11B (complementary PWM mode, buffer data transferred at compare match between registers TRD0 and TRDGRA0), the content of the buffer registers (TRDGRD0, TRDGRC1, and TRDGRD1) is transferred to the general registers (TRDGRB0, TRDGRA1, and TRDGRB1).

During operation of  $m + 1$ ,  $m$ , and  $m - 1$ , the IMFA bit remains unchanged and data is not transferred to registers such as the TRDGRA0 register.

Figure 8 - 62 Operation at Compare Match between Registers TRD0 and TRDGRA0 in Complementary PWM Mode




The TRD1 register counts 1, 0, FFFFH, 0, 1, in that order, when changing from decrement to increment operation.

Counting from 1, to 0, to FFFFH causes the UDF bit in the TRDSRi register to be set to 1. Also, when bits CMD1 and CMD0 in the TRDFCR register are set to 10B (complementary PWM mode, buffer data transferred at underflow of the TRD1 register), the content of the buffer registers (TRDGRD0, TRDGRC1, and TRDGRD1) is transferred to the general registers (TRDGRB0, TRDGRA1, and TRDGRB1).

During operation of FFFFH, 0, and 1, data is not transferred to registers such as the TRDGRB0 register. Also, at this time, the OVF bit in the TRDSRi register remains unchanged.

**Figure 8 - 63 Operation When TRD1 Register Underflows in Complementary PWM Mode**



- The timing of data transfer from the buffer register to the general register should be selected using bits CMD0 and CMD1 in the TRDFCR register. However, regardless of the values of bits CMD0 and CMD1, transfer takes place with the following timing when duty cycle is 0% and duty cycle is 100%.


Value in buffer register  $\geq$  value in TRDGRA0 register (duty cycle is 0%):

Transfer take place at underflow of the TRD1 register.

After this, when the buffer register is set to 0001H or above and a smaller value than the value of the TRDGRA0 register, and the TRD1 register underflows for the first time after setting, the value is transferred to the general register. After that, the value is transferred with the timing selected by bits CMD1 and CMD0.

However, no waveform with duty cycle 0% can be generated while the initial value of the buffer register is FFFFH. To generate a waveform with duty cycle 0%, set the value of the buffer register  $\geq$  TRDGRA0 by writing to the buffer register.

**Figure 8 - 64 Operation When Value in Buffer Register  $\geq$  Value in TRDGRA0 Register in Complementary PWM Mode**




Remark  
m: Value set in TRDGRA0 register

- The above diagram applies under the following conditions:
- Bits CMD1 and CMD0 in the TRDFCR register are set to 11B (data in the buffer register is transferred at compare match between registers TRD0 and TRDGRA0 in complementary PWM mode).
  - Both the OSL0 and OLS1 bits in the TRDFCR register are set to 1 (active high for normal-phase and counter-phase).

When the value in the buffer register is set to 0000H (duty cycle is 100%):  
 Transfer takes place at compare match between registers TRD0 and TRDGRA0.  
 After this, when the buffer register is set to 0001H or above and a smaller value than the value of the TRDGRA0 register, and a compare match occurs between registers TRD0 and TRDGRA0 for the first time after setting, the value is transferred to the general register. After that, the value is transferred with the timing selected by bits CMD0 and CMD1.

**Figure 8 - 65 Operation When Value in Buffer Register is Set to 0000H in Complementary PWM Mode**



**Remark**

m: Value set in TRDGRA0 register

The above diagram applies under the following conditions:

- Bits CMD1 and CMD0 in the TRDFCR register are set to 10B (data in the buffer register is transferred at underflow of the TRD1 register in PWM mode).
- Both the OLS0 and OLS1 bits in the TRDFCR register are set to 1 (active high for normal-phase and counter-phase).

## CHAPTER 9 12-BIT INTERVAL TIMER

### 9.1 Functions of 12-bit Interval Timer

An interrupt (INTIT) is generated at any previously specified time interval. It can be utilized for wakeup from STOP mode and triggering an A/D converter's SNOOZE mode.


### 9.2 Configuration of 12-bit Interval Timer

The 12-bit interval timer includes the following hardware.

Table 9 - 1 Configuration of 12-bit Interval Timer

Item	Configuration
Counter	12-bit counter
Control registers	Peripheral enable register 0 (PER0)
	Operation speed mode control register (OSMC)
	12-bit interval timer control register (ITMC)

Figure 9 - 1 Block Diagram of 12-bit Interval Timer



### 9.3 Registers Controlling 12-bit Interval Timer

The 12-bit interval timer is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Operation speed mode control register (OSMC)
- 12-bit interval timer control register (ITMC)

(1) Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the 12-bit interval timer is used, be sure to set bit 7 (ITEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 9 - 2 Format of Peripheral enable register 0 (PER0)**

Address: F00F0H	After reset: 00H	R/W						
Symbol	<7>	6	<5>	4	3	<2>	1	<0>
PER0	ITEN	0	ADCEN	0	0	SAU0EN	0	TAU0EN
	ITEN	Control of 12-bit interval timer input clock supply						
	0	Stops input clock supply. • SFR used by the 12-bit interval timer cannot be written. • The 12-bit interval timer is in the reset status.						
	1	Enables input clock supply. • SFR used by the 12-bit interval timer can be read/written.						

**Caution 1.** When using the 12-bit interval timer, set ITEN = 1 first. If ITEN = 0, writing to a control register of the 12-bit interval timer is ignored, and all read values are default values (except for the operation speed mode control register (OSMC)).

**Caution 2.** Be sure to clear the following bits to 0.  
Bits 1, 3, 4, 6

(2) Operation speed mode control register (OSMC)

The WUTMMCK0 bit can be used to select the 12-bit interval timer operation clock.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 9 - 3 Format of Operation speed mode control register (OSMC)**

Address: F00F3H      After reset: 00H      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

OSMC	0	0	0	WUTMMCK0	0	0	0	0
------	---	---	---	----------	---	---	---	---

WUTMMCK0	Selection of operation clock for 12-bit interval timer and timer RJ.
0	Setting prohibited
1	Low-speed on-chip oscillator clock (f <sub>IL</sub> )



### 9.4 12-bit Interval Timer Operation


The count value specified for the ITCMP11 to ITCMP0 bits is used as an interval to operate an 12-bit interval timer that repeatedly generates interrupt requests (INTIT).

When the RINTE bit is set to 1, the 12-bit counter starts counting.

When the 12-bit counter value matches the value specified for the ITCMP11 to ITCMP0 bits, the 12-bit counter value is cleared to 0, counting continues, and an interrupt request signal (INTIT) is generated at the same time.

The basic operation of the 12-bit interval timer is as follows.

**Figure 9 - 5 12-bit Interval Timer Operation Timing (ITCMP11 to ITCMP0 = 0FFH, count clock: f<sub>IL</sub> = 15 kHz)**



## CHAPTER 10 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

### 10.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral ICs.

Buzzer output is a function to output a square wave of buzzer frequency.

One pin can be used to output a clock or buzzer sound.


Two output pins, PCLBUZ0 and PCLBUZ1, are available.

The PCLBUZn pin outputs a clock selected by clock output select register n (CKSn).

Figure 10 - 1 shows the Block Diagram of Clock Output/Buzzer Output Controller.

**Remark** n = 0, 1

**Figure 10 - 1 Block Diagram of Clock Output/Buzzer Output Controller**



**Note** For output frequencies available from PCLBUZ0 and PCLBUZ1, refer to **27.5 AC Characteristics**.

## 10.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

**Table 10 - 1 Configuration of Clock Output/Buzzer Output Controller**

Item	Configuration
Control registers	Clock output select registers n (CKSn) Port mode registers 1, 3 (PM1, PM3) Port registers 1, 3 (P1, P3)

## 10.3 Registers Controlling Clock Output/Buzzer Output Controller

The following three registers are used to control the clock output/buzzer output controller.

- Clock output select registers n (CKSn)
- Port mode registers 1, 3 (PM1, PM3)

(1) Clock output select registers n (CKSn)

These registers set output enable/disable for clock output or for the buzzer frequency output pin (PCLBUZn), and set the output clock.

Select the clock to be output from the PCLBUZn pin by using the CKSn register.

The CKSn register are set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

**Figure 10 - 2 Format of Clock output select registers n (CKSn)**

Address: FFFA5H (CKS0), FFFA6H (CKS1)      After reset: 00H      R/W

Symbol      <7>                  6                  5                  4                  3                  2                  1                  0

CKSn	PCLOEn	0	0	0	CSELn	CCSn2	CCSn1	CCSn0
------	--------	---	---	---	-------	-------	-------	-------

PCLOEn	PCLBUZn pin output enable/disable specification
0	Output disable (default)
1	Output enable

CSELn	CCSn2	CCSn1	CCSn0	PCLBUZn pin output clock selection				
				f <sub>MAIN</sub> = 5 MHz	f <sub>MAIN</sub> = 10 MHz Note	f <sub>MAIN</sub> = 20 MHz Note	f <sub>MAIN</sub> = 24 MHz Note	
0	0	0	0	f <sub>MAIN</sub>	5 MHz	10 MHz Note	Setting prohibited Note	Setting prohibited Note
0	0	0	1	f <sub>MAIN</sub> /2	2.5 MHz	5 MHz	10 MHz Note	12 MHz Note
0	0	1	0	f <sub>MAIN</sub> /2 <sup>2</sup>	1.25 MHz	2.5 MHz	5 MHz	6 MHz
0	0	1	1	f <sub>MAIN</sub> /2 <sup>3</sup>	625 kHz	1.25 MHz	2.5 MHz	3 MHz
0	1	0	0	f <sub>MAIN</sub> /2 <sup>4</sup>	312.5 kHz	625 kHz	1.25 MHz	1.5 MHz
0	1	0	1	f <sub>MAIN</sub> /2 <sup>11</sup>	2.44 kHz	4.88 kHz	9.77 kHz	11.72 kHz
0	1	1	0	f <sub>MAIN</sub> /2 <sup>12</sup>	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz
0	1	1	1	f <sub>MAIN</sub> /2 <sup>13</sup>	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz
Other than above				Setting prohibited				

**Note**      Use the output clock within a range of 12 MHz. Furthermore, when using the output clock at  $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , can be use it within 8 MHz only. See **27.5 AC Characteristics** for details.

**Caution 1.** Change the output clock after disabling clock output (PCLOEn = 0).

**Caution 2.** To shift to STOP mode when the main system clock is selected (CSELn = 0), set PCLOEn = 0 before executing the STOP instruction.

**Remark 1.** n = 0, 1

**Remark 2.** f<sub>MAIN</sub>: Main system clock frequency

(2) Port mode registers 1, 3 (PM1, PM3)

These registers set input/output of port 1 and port 3 in 1-bit units.

When using the P31/TI03/TO03/INTP4/PCLBUZ0, P15/TRDIOB0/PCLBUZ1 pins for clock output and buzzer output, clear PM31 and PM15 bits and the output latches of P31, P15 to 0.

The PM1 and PM3 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

**Figure 10 - 3 Format of Port mode register 1, 3 (PM1, PM3)**

Address: FFF21H      After reset: FFH      R/W

Symbol	7	6	5	4	3	2	1	0
PM14	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

Address: FFF23H      After reset: FFH      R/W

Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	1	1	1	PM31	PM30

PMmn	Pmn pin I/O mode selection (mn = 1, 3; n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

## 10.4 Operations of Clock Output/Buzzer Output Controller

One pin can be used to output a clock or buzzer sound.

The PCLBUZ0 pin outputs a clock/buzzer selected by the clock output select register 0 (CKS0).

The PCLBUZ1 pin outputs a clock/buzzer selected by the clock output select register 1 (CKS1).

### 10.4.1 Operation as output pin


The PCLBUZn pin is output as the following procedures.

- <1> Select the output frequency with bits 0 to 3 (CCSn0 to CCSn2, CSELn) of the clock output select register (CKSn) of the PCLBUZn pin (output in disabled status).
- <2> Set bit 7 (PCLOEn) of the CKSn register to 1 to enable clock/buzzer output.

**Remark 1.** The controller used for outputting the clock starts or stops outputting the clock one clock after enabling or disabling clock output (PCLOEn bit) is switched. At this time, pulses with a narrow width are not output. Figure 10 - 4 shows enabling or stopping output using the PCLOEn bit and the timing of outputting the clock.

**Remark 2.** n = 0, 1

Figure 10 - 4 Remote Control Output Application Example



## 10.5 Cautions of clock output/buzzer output controller

When the main system clock is selected for the PCLBUZn output (CSELn = 0), if STOP or HALT mode is entered within 1.5 main system clock cycles after the output is disabled (PCLOEn = 0), the PCLBUZn output width becomes shorter.

## CHAPTER 11 WATCHDOG TIMER

### 11.1 Functions of Watchdog Timer

The watchdog timer operates on the low-speed on-chip oscillator clock.

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to the WDTE register
- If data is written to the WDTE register during a window close period

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1.

For details of the RESF register, see **CHAPTER 17 RESET FUNCTION**.

When  $75\% + 1/2f_{IL}$  of the overflow time is reached, an interval interrupt can be generated.

## 11.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

**Table 11 - 1 Configuration of Watchdog Timer**

Item	Configuration
Control register	Watchdog timer enable register (WDTE)


How the counter operation is controlled, overflow time, window open period, and interval interrupt are set by the option byte.

**Table 11 - 2 Setting of Option Bytes and Watchdog Timer**

Setting of Watchdog Timer	Option Byte (000C0H)
Watchdog timer interval interrupt	Bit 7 (WDTINT)
Window open period	Bits 6 and 5 (WINDOW1, WINDOW0)
Controlling counter operation of watchdog timer	Bit 4 (WDTON)
Overflow time of watchdog timer	Bits 3 to 1 (WDCS2 to WDCS0)
Controlling counter operation of watchdog timer (in HALT/STOP mode)	Bit 0 (WDSTBYON)

**Remark** For the option byte, see CHAPTER 22 OPTION BYTE.

**Figure 11 - 1 Block Diagram of Watchdog Timer**



### 11.3 Register Controlling Watchdog Timer

The watchdog timer is controlled by the watchdog timer enable register (WDTE).

(1) Watchdog timer enable register (WDTE)

When the WDTON bit in the option byte (000C0H) is 1, writing “ACH” to the WDTE register clears the watchdog timer counter and starts counting again.

This register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 9AH or 1AH <sup>Note</sup>.

**Figure 11 - 2 Format of Watchdog timer enable register (WDTE)**

Address: FFFABH	After reset: 9AH/1AH <sup>Note</sup>	R/W						
Symbol	7	6	5	4	3	2	1	0
WDTE								

**Note** The WDTE register reset value differs depending on the WDTON bit setting value of the option byte (000C0H). To operate watchdog timer, set the WDTON bit to 1.

WDTON Bit Setting Value	WDTE Register Reset Value
0 (watchdog timer count operation disabled)	1AH
1 (watchdog timer count operation enabled)	9AH

**Caution 1.** When the WDTON bit in the option byte (000C0H) is 1, if a value other than “ACH” is written to the WDTE register, an internal reset signal is generated.

**Caution 2.** When the WDTON bit in the option byte (000C0H) is 1, if a 1-bit memory manipulation instruction is executed for the WDTE register, an internal reset signal is generated.

**Caution 3.** The value read from the WDTE register is 9AH/1AH (this differs from the written value (ACH)).

## 11.4 Operation of Watchdog Timer

### 11.4.1 Controlling operation of watchdog timer

1. When the watchdog timer is used, its operation is specified by the option byte (000C0H).
  - Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte (000C0H) to 1 (the counter starts operating after a reset release) (for details, see **CHAPTER 22**).

WDTON	Watchdog Timer Counter
0	Counter operation disabled (counting stopped after reset)
1	Counter operation enabled (counting started after reset)

- Set an overflow time by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H) (for details, see **11.4.2** and **CHAPTER 22**).
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte (000C0H) (for details, see **11.4.3** and **CHAPTER 22**).

2. After a reset release, the watchdog timer starts counting.
3. By writing “ACH” to the watchdog timer enable register (WDTE) after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.
4. After that, write the WDTE register the second time or later after a reset release during the window open period. If the WDTE register is written during a window close period, an internal reset signal is generated.
5. If the overflow time expires without “ACH” written to the WDTE register, an internal reset signal is generated.

An internal reset signal is generated in the following cases.

- If a 1-bit manipulation instruction is executed on the WDTE register
- If data other than “ACH” is written to the WDTE register

**Caution 1.** When data is written to the watchdog timer enable register (WDTE) for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

**Caution 2.** If the watchdog timer is cleared by writing “ACH” to the WDTE register, the actual overflow time may be different from the overflow time set by the option byte by up to 2/f<sub>IL</sub> seconds.

**Caution 3.** The watchdog timer can be cleared immediately before the count value overflows.

**Caution 4.** The operation of the watchdog timer in the HALT and STOP modes differs as follows depending on the set value of bit 0 (WDSTBYON) of the option byte (000C0H).

	WDSTBYON = 0	WDSTBYON = 1
In HALT mode	Watchdog timer operation stops.	Watchdog timer operation continues.
In STOP mode		
In SNOOZE mode		

If WDSTBYON = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is cleared to 0 and counting starts.

When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

### 11.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H).

If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing "ACH" to the watchdog timer enable register (WDTE) during the window open period before the overflow time.

The following overflow times can be set.

**Table 11 - 3 Setting of Overflow Time of Watchdog Timer**

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer (f <sub>IL</sub> = 17.25 kHz (MAX.))
0	0	0	2 <sup>6</sup> /f <sub>IL</sub> (3.71 ms)
0	0	1	2 <sup>7</sup> /f <sub>IL</sub> (7.42 ms)
0	1	0	2 <sup>8</sup> /f <sub>IL</sub> (14.84 ms)
0	1	1	2 <sup>9</sup> /f <sub>IL</sub> (29.68 ms)
1	0	0	2 <sup>11</sup> /f <sub>IL</sub> (118.72 ms)
1	0	1	2 <sup>13</sup> /f <sub>IL</sub> (474.90 ms)
1	1	0	2 <sup>14</sup> /f <sub>IL</sub> (949.80 ms)
1	1	1	2 <sup>16</sup> /f <sub>IL</sub> (3799.19 ms)


**Remark** f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

### 11.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte (000C0H). The outline of the window is as follows.

- If “ACH” is written to the watchdog timer enable register (WDTE) during the window open period, the watchdog timer is cleared and starts counting again.
- Even if “ACH” is written to the WDTE register during the window close period, an abnormality is detected and an internal reset signal is generated.

**Example:** If the window open period is 50%



**Caution** When data is written to the WDTE register for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

The window open period can be set is as follows.

**Table 11 - 4 Setting Window Open Period of Watchdog Timer**

WINDOW1	WINDOW0	Window Open Period of Watchdog Timer
0	0	Setting prohibited
0	1	50%
1	0	75%
1	1	100%

**Caution** When bit 0 (WDSTBYON) of the option byte (000C0H) = 0, the window open period is 100% regardless of the values of the WINDOW1 and WINDOW0 bits.

**Remark** If the overflow time is set to  $2^9/f_{IL}$ , the window close time and open time are as follows.

	Setting of Window Open Period		
	50%	75%	100%
Window close time	0 to 20.08 ms	0 to 10.04 ms	None
Window open time	20.08 to 29.68 ms	10.04 to 29.68 ms	0 to 29.68 ms

<When window open period is 50%>

- Overflow time:  
 $2^9/f_{IL} \text{ (MAX.)} = 2^9/17.25 \text{ kHz (MAX.)} = 29.68 \text{ ms}$
- Window close time:  
 $0 \text{ to } 2^9/f_{IL} \text{ (MIN.)} \times (1 - 0.5) = 0 \text{ to } 2^9/12.75 \text{ kHz} \times 0.5 = 0 \text{ to } 20.08 \text{ ms}$
- Window open time:  
 $2^9/f_{IL} \text{ (MIN.)} \times (1 - 0.5) \text{ to } 2^9/f_{IL} \text{ (MAX.)} = 2^9/12.75 \text{ kHz} \times 0.5 \text{ to } 2^9/17.25 \text{ kHz} = 20.08 \text{ to } 29.68 \text{ ms}$

### 11.4.4 Setting watchdog timer interval interrupt

Setting bit 7 (WDTINT) of an option byte (000C0H) can generate an interval interrupt (INTWDTI) when 75% of the overflow time is reached.

**Table 11 - 5 Setting of Watchdog Timer Interval Interrupt**

WDTINT	Use of Watchdog Timer Interval Interrupt
0	Interval interrupt is not used.
1	Interval interrupt is generated when 75% of overflow time is reached.

**Caution** When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed. Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset. Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

**Remark** The watchdog timer continues counting even after INTWDTI is generated (until ACH is written to the watchdog timer enable register (WDTE)). If ACH is not written to the WDTE register before the overflow time, an internal reset signal is generated.

## CHAPTER 12 A/D CONVERTER

The number of analog input channels of the A/D converter differs, depending on the product.

	30, 32-pin
Analog input channels	8 ch (ANI0 to ANI3, ANI16 to ANI19)

### 12.1 Function of A/D Converter

The A/D converter is a 10-bit resolution <sup>Note</sup> converter that converts analog input signals into digital values, and is configured to control analog inputs, including up to eight channels of A/D converter analog inputs (ANI0 to ANI3 and ANI16 to ANI19).

The A/D converter has the following function.

- 10-bit resolution A/D conversion <sup>Note</sup>


10-bit resolution A/D conversion is carried out repeatedly for one analog input channel selected from ANI0 to ANI3 and ANI16 to ANI19. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated (when in the select mode).

**Note** 8-bit resolution can also be selected by using the ADTYP bit of A/D converter mode register 2 (ADM2).

Various A/D conversion modes can be specified by using the mode combinations below.

Trigger Mode	Channel Selection Mode	Conversion Operation Mode
<ul style="list-style-type: none"> <li>• Software trigger Conversion is started by specifying a software trigger.</li> <li>• Hardware trigger no-wait mode Conversion is started by detecting a hardware trigger.</li> <li>• Hardware trigger wait mode The power is turned on by detecting a hardware trigger while the system is off and in the conversion standby state, and conversion is then started automatically after the stabilization wait time passes.</li> </ul>	<ul style="list-style-type: none"> <li>• Select mode A/D conversion is performed on the analog input of one channel.</li> <li>• Scan mode A/D conversion is performed on the analog input of four channels in order.</li> </ul>	<ul style="list-style-type: none"> <li>• One-shot conversion mode A/D conversion is performed on the selected channel once.</li> <li>• Sequential conversion mode A/D conversion is sequentially performed on the selected channels until it is stopped by software.</li> </ul>

Figure 12 - 1 Block Diagram of A/D Converter



## 12.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

(1) ANI0 to ANI3 and ANI16 to ANI19 pins

These are the analog input pins of the eight channels of the A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.

(2) Sample & hold circuit

The sample & hold circuit samples each of the analog input voltages sequentially sent from the input circuit, and sends them to the A/D voltage comparator. This circuit also holds the sampled analog input voltage during A/D conversion.

(3) A/D voltage comparator

This A/D voltage comparator compares the voltage generated from the voltage tap of the comparison voltage generator with the analog input voltage. If the analog input voltage is found to be greater than the reference voltage ( $1/2 AV_{REF}$ ) as a result of the comparison, the most significant bit (MSB) of the successive approximation register (SAR) is set. If the analog input voltage is less than the reference voltage ( $1/2 AV_{REF}$ ), the MSB bit of the SAR is reset.

After that, bit 8 of the SAR register is automatically set, and the next comparison is made. The voltage tap of the comparison voltage generator is selected by the value of bit 9, to which the result has been already set.

Bit 9 = 0: ( $1/4 AV_{REF}$ )

Bit 9 = 1: ( $3/4 AV_{REF}$ )

The voltage tap of the comparison voltage generator and the analog input voltage are compared and bit 8 of the SAR register is manipulated according to the result of the comparison.

Analog input voltage  $\geq$  Voltage tap of comparison voltage generator: Bit 8 = 1

Analog input voltage  $\leq$  Voltage tap of comparison voltage generator: Bit 8 = 0

Comparison is continued like this to bit 0 of the SAR register.

When performing A/D conversion at a resolution of 8 bits, the comparison continues until bit 2 of the SAR register.

**Remark**  $AV_{REF}$ : The + side reference voltage of the A/D converter. This can be selected from  $AV_{REFP}$ , the internal reference voltage (1.45 V), and  $V_{DD}$ .

(4) Comparison voltage generator

The comparison voltage generator generates the comparison voltage input from an analog input pin.

(5) Successive approximation register (SAR)

The SAR register is a register that sets voltage tap data whose values from the comparison voltage generator match the voltage values of the analog input pins, 1 bit at a time starting from the most significant bit (MSB).

If data is set in the SAR register all the way to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register (conversion results) are held in the A/D conversion result register (ADCR). When all the specified A/D conversion operations have ended, an A/D conversion end interrupt request signal (INTAD) is generated.

(6) 10-bit A/D conversion result register (ADCR)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the A/D conversion result in its higher 10 bits (the lower 6 bits are fixed to 0).

(7) 8-bit A/D conversion result register (ADCRH)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register stores the higher 8 bits of the A/D conversion result.

(8) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates INTAD.

(9) AVREFP pin

This pin inputs an external reference voltage (AVREFP).

If using AVREFP as the + side reference voltage of the A/D converter, set the ADREFP1 bit of A/D converter mode register 2 (ADM2) to 0 and the ADREFP0 bit to 1.

The analog signals input to ANI0 to ANI3 and ANI16 to ANI19 are converted to digital signals based on the voltage applied between AVREFP and the – side reference voltage (AVREFM/VSS).

In addition to AVREFP, it is possible to select VDD or the internal reference voltage (1.45 V) as the + side reference voltage of the A/D converter.

(10) AVREFM pin

This pin inputs an external reference voltage (AVREFM). If using AVREFM as the – side reference voltage of the A/D converter, set the ADREFM bit of the ADM2 register to 1.

In addition to AVREFM, it is possible to select VSS as the – side reference voltage of the A/D converter.

### 12.3 Registers Used in A/D Converter

The A/D converter uses the following registers.

- Peripheral enable register 0 (PER0)
- A/D converter mode register 0 (ADM0)
- A/D converter mode register 1 (ADM1)
- A/D converter mode register 2 (ADM2)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)
- Analog input channel specification register (ADS)
- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison lower limit setting register (ADLL)
- A/D test register (ADTES)
- A/D port configuration register (ADPC)
- Port mode control registers 0, 12, and 14 (PMC0, PMC12, PMC14)
- Port mode registers 0, 2, 12, and 14 (PM0, PM2, PM12, PM14)

(1) Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the A/D converter is used, be sure to set bit 5 (ADCEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 12 - 2 Format of Peripheral enable register 0 (PER0)**

Address: F00F0H      After reset: 00H      R/W

Symbol	<7>	6	<5>	4	3	<2>	1	<0>
PER0	ITEN	0	ADCEN	0	0	SAU0EN	0	TAU0EN

ADCEN	Control of A/D converter input clock supply
0	Stops input clock supply. • SFR used by the A/D converter cannot be written. • The A/D converter is in the reset status.
1	Enables input clock supply. • SFR used by the A/D converter can be read/written.

**Caution 1.** When setting the A/D converter, be sure to set the ADCEN bit to 1 first. If ADCEN = 0, writing to a control register of the A/D converter is ignored, and, even if the register is read, only the default value is read (except for port mode registers 0, 2, 12, and 14 (PM0, PM2, PM12, PM14), port mode control registers 0, 12, and 14 (PMC0, PMC12, PMC14), and A/D port configuration register (ADPC)).

**Caution 2.** Be sure to clear the following bits to 0.  
Bits 1, 3, 4, 6

(2) A/D converter mode register 0 (ADM0)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion.

The ADM0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 12 - 3 Format of A/D converter mode register 0 (ADM0)**

Address: FFF30H      After reset: 00H      R/W

Symbol      <7>                  6                  5                  4                  3                  2                  1                  <0>

ADM0	ADCS	ADMD	FR2 Note 1	FR1 Note 1	FR0 Note 1	LV1 Note 1	LV0 Note 1	ADCE
ADCS	A/D conversion operation control							
0	Stops conversion operation [When read] Conversion stopped/standby status							
1	Enables conversion operation [When read] While in the software trigger mode: Conversion operation status While in the hardware trigger wait mode: Stabilization wait status + conversion operation status							
ADMD	Specification of the A/D conversion channel selection mode							
0	Select mode							
1	Scan mode							
ADCE	A/D voltage comparator operation control <sup>Note 2</sup>							
0	Stops A/D voltage comparator operation							
1	Enables A/D voltage comparator operation							

**Note 1.** For details of the FR2 to FR0, LV1, LV0 bits, and A/D conversion, see **Tables 12 - 3 to 12 - 6 A/D Conversion Time Selection.**

**Note 2.** While in the software trigger mode or hardware trigger no-wait mode, the operation of the A/D voltage comparator is controlled by the ADCS and ADCE bits, and it takes 1 μs from the start of operation for the operation to stabilize. Therefore, when the ADCS bit is set to 1 after 1 μs or more has elapsed from the time ADCE bit is set to 1, the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.

**Caution 1.** Change the ADMD, FR2 to FR0, LV1, LV0, and ADCE bits while conversion is stopped or on standby (ADCS = 0).

**Caution 2.** Do not change the ADCE and ADCS bits from 0 to 1 at the same time by using an 8-bit manipulation instruction. Be sure to set these bits in the order described in 12.7 A/D Converter Setup Flowchart.

**Table 12 - 1 Settings of ADCS and ADCE Bits**


ADCS	ADCE	A/D Conversion Operation
0	0	Stop status (DC power consumption path does not exist)
0	1	Conversion standby mode (only A/D voltage comparator consumes power) <i>Note</i>
1	0	Setting prohibited
1	1	Conversion mode (A/D voltage comparator: enables operation)

**Note** In hardware trigger wait mode, there is no DC power consumption path even during conversion standby mode.

**Table 12 - 2 Setting and Clearing Conditions for ADCS Bit**

A/D Conversion Mode			Set Conditions	Clear Conditions
Software trigger	Select mode	Sequential conversion mode	When 1 is written to ADCS	When 0 is written to ADCS
		One-shot conversion mode		<ul style="list-style-type: none"> <li>When 0 is written to ADCS</li> <li>The bit is automatically cleared to 0 when A/D conversion ends.</li> </ul>
	Scan mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		<ul style="list-style-type: none"> <li>When 0 is written to ADCS</li> <li>The bit is automatically cleared to 0 when conversion ends on the specified four channels.</li> </ul>
Hardware trigger no-wait mode	Select mode	Sequential conversion mode	When a hardware trigger is input	When 0 is written to ADCS
		One-shot conversion mode		When 0 is written to ADCS
	Scan mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		When 0 is written to ADCS
Hardware trigger wait mode	Select mode	Sequential conversion mode	When a hardware trigger is input	When 0 is written to ADCS
		One-shot conversion mode		<ul style="list-style-type: none"> <li>When 0 is written to ADCS</li> <li>The bit is automatically cleared to 0 when A/D conversion ends.</li> </ul>
	Scan mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		<ul style="list-style-type: none"> <li>When 0 is written to ADCS</li> <li>The bit is automatically cleared to 0 when conversion ends on the specified four channels.</li> </ul>

Figure 12 - 4 Timing Chart When A/D Voltage Comparator Is Used



**Note 1.** While in the software trigger mode or hardware trigger no-wait mode, the time from the rising of the ADCE bit to the falling of the ADCS bit must be 1 μs or longer to stabilize the internal circuit.

**Note 2.** The following time is the maximum amount of time necessary to start conversion.

ADM0			Conversion Clock (fAD)	Conversion Start Time (Number of fCLK Clocks)	
FR2	FR1	FR0		Software trigger mode/ Hardware trigger no wait mode	Hardware trigger wait mode
0	0	0	fCLK/64	63	1
0	0	1	fCLK/32	31	
0	1	0	fCLK/16	15	
0	1	1	fCLK/8	7	
1	0	0	fCLK/6	5	
1	0	1	fCLK/5	4	
1	1	0	fCLK/4	3	
1	1	1	fCLK/2	1	

**Remark** fCLK: CPU/peripheral hardware clock frequency

(Cautions are listed on the next page.)

- Caution 1. If using the hardware trigger wait mode, setting the ADCS bit to 1 is prohibited (but the bit is automatically switched to 1 when the hardware trigger signal is detected). However, it is possible to clear the ADCS bit to 0 to specify the A/D conversion standby status.
- Caution 2. While in the one-shot conversion mode of the hardware trigger no-wait mode, the ADCS flag is not automatically cleared to 0 when A/D conversion ends. Instead, 1 is retained.
- Caution 3. Only rewrite the value of the ADCE bit when ADCS = 0 (while in the conversion stopped/conversion standby status).
- Caution 4. To complete A/D conversion, specify at least the following time as the hardware trigger interval:
  - Hardware trigger no wait mode: 2 f<sub>CLK</sub> clock + A/D conversion time
  - Hardware trigger wait mode: 2 f<sub>CLK</sub> clock + stabilization wait time + A/D conversion time

Table 12 - 3 A/D Conversion Time Selection (1/4)

(1) 3.6 V ≤ VDD ≤ 5.5 V

When there is no stabilization wait time (software trigger mode/hardware trigger no-wait mode)

A/D converter mode register 0 (ADM0)					Mode	Conversion Time Selection						Conversion Clock (fAD)			
FR2	FR1	FR0	LV1	LV0		fCLK = 1 MHz	fCLK = 2 MHz	fCLK = 4 MHz	fCLK = 8 MHz	fCLK = 16 MHz	fCLK = 24 MHz				
0	0	0	0	0	Normal 1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	fCLK/64			
0	0	1	38 μs	25.33 μs								fCLK/32			
0	1	0	38 μs	19 μs								12.67 μs	fCLK/16		
0	1	1	38 μs	19 μs								9.5 μs	6.33 μs	fCLK/8	
1	0	0	28.5 μs	14.25 μs								7.125 μs	4.75 μs	fCLK/6	
1	0	1	23.75 μs	11.875 μs								5.938 μs	3.96 μs	fCLK/5	
1	1	0	38 μs	19 μs								9.5 μs	4.75 μs	3.17 μs	fCLK/4
1	1	1	38 μs	19 μs								9.5 μs	4.75 μs	2.375 μs	Setting prohibited
0	0	0	0	1	Normal 2	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	fCLK/64			
0	0	1	34 μs	22.67 μs								fCLK/32			
0	1	0	34 μs	17 μs								11.33 μs	fCLK/16		
0	1	1	34 μs	17 μs								8.5 μs	5.67 μs	fCLK/8	
1	0	0	25.5 μs	12.75 μs								6.375 μs	4.25 μs	fCLK/6	
1	0	1	21.25 μs	10.625 μs								5.3125 μs	3.54 μs	fCLK/5	
1	1	0	34 μs	17 μs								8.5 μs	4.25 μs	2.83 μs	fCLK/4
1	1	1	34 μs	17 μs								8.5 μs	4.25 μs	2.125 μs	Setting prohibited
x	x	x	1	0	Low-voltage 1	Setting prohibited						—			
x	x	x	1	1	Low-voltage 2	Setting prohibited						—			

Caution 1. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.

Caution 2. The above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

Remark fCLK: CPU/peripheral hardware clock frequency

**Table 12 - 4 A/D Conversion Time Selection (2/4)**

**(2) 2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V when there is no stabilization wait time (software trigger mode/hardware trigger no-wait mode)**

A/D converter mode register 0 (ADM0)					Mode	Conversion Time Selection						Conversion Clock (f <sub>AD</sub> )					
FR2	FR1	FR0	LV1	LV0		f <sub>CLK</sub> = 1 MHz	f <sub>CLK</sub> = 2 MHz	f <sub>CLK</sub> = 4 MHz	f <sub>CLK</sub> = 8 MHz	f <sub>CLK</sub> = 16 MHz	f <sub>CLK</sub> = 24 MHz						
0	0	0	0	0	Normal 1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	f <sub>CLK</sub> /64					
0	0	1										38 μs	25.33 μs	f <sub>CLK</sub> /32			
0	1	0										38 μs	19 μs	12.67 μs	f <sub>CLK</sub> /16		
0	1	1										38 μs	19 μs	9.5 μs	6.33 μs	f <sub>CLK</sub> /8	
1	0	0										28.5 μs	14.25 μs	7.125 μs	4.75 μs	f <sub>CLK</sub> /6	
1	0	1										23.75 μs	11.875 μs	5.938 μs	43.95 μs	f <sub>CLK</sub> /5	
1	1	0										38 μs	19 μs	9.5 μs	4.75 μs	Setting prohibited	f <sub>CLK</sub> /4
1	1	1										38 μs	19 μs	9.5 μs	4.75 μs	Setting prohibited	f <sub>CLK</sub> /2
0	0	0			0	1	Normal 2	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	f <sub>CLK</sub> /64			
0	0	1			34 μs	22.67 μs								f <sub>CLK</sub> /32			
0	1	0			34 μs	17 μs								11.33 μs	f <sub>CLK</sub> /16		
0	1	1			34 μs	17 μs								8.5 μs	5.67 μs	f <sub>CLK</sub> /8	
1	0	0			25.5 μs	12.75 μs								6.375 μs	4.25 μs	f <sub>CLK</sub> /6	
1	0	1			21.25 μs	10.625 μs								5.3125 μs	3.54 μs	f <sub>CLK</sub> /5	
1	1	0			34 μs	17 μs								8.5 μs	4.25 μs	Setting prohibited	f <sub>CLK</sub> /4
1	1	1			34 μs	17 μs								8.5 μs	4.25 μs	Setting prohibited	f <sub>CLK</sub> /2
0	0	0			1	0	Low-voltage 1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	f <sub>CLK</sub> /64			
0	0	1			38 μs	25.33 μs								f <sub>CLK</sub> /32			
0	1	0			38 μs	19 μs								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /16	
0	1	1			38 μs	19 μs								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /8	
1	0	0			28.5 μs	Setting prohibited								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /6	
1	0	1			23.75 μs	Setting prohibited								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /5	
1	1	0			38 μs	19 μs								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /4	
1	1	1			38 μs	19 μs								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /2	
0	0	0			1	1	Low-voltage 2	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	f <sub>CLK</sub> /64			
0	0	1			34 μs	22.67 μs								f <sub>CLK</sub> /32			
0	1	0			34 μs	17 μs								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /16	
0	1	1			34 μs	17 μs								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /8	
1	0	0			25.5 μs	Setting prohibited								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /6	
1	0	1			21.25 μs	Setting prohibited								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /5	
1	1	0			34 μs	17 μs								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /4	
1	1	1			34 μs	17 μs								Setting prohibited	Setting prohibited	f <sub>CLK</sub> /2	

**Caution 1.** When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.

**Caution 2.** The above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

**Remark** f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

**Table 12 - 5 A/D Conversion Time Selection (3/4)**  
**(3) 3.6 V ≤ VDD ≤ 5.5 V when there is stabilization wait time (hardware trigger wait mode)**

A/D converter mode register 0 (ADM0)					Mode	Conversion Time Selection						Conversion Clock (fAD)	
FR2	FR1	FR0	LV1	LV0		fCLK = 1 MHz	fCLK = 2 MHz	fCLK = 4 MHz	fCLK = 8 MHz	fCLK = 16 MHz	fCLK = 24 MHz		
0	0	0	0	0	Normal 1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	fCLK/64	
0	0	1	54 μs	36 μs								fCLK/32	
0	1	0	54 μs	27 μs						18 μs	fCLK/16		
0	1	1	54 μs	27 μs						13.5 μs	9 μs	fCLK/8	
1	0	0	40.5 μs	20.25 μs						10.125 μs	6.75 μs	fCLK/6	
1	0	1	33.75 μs	16.875 μs						8.4375 μs	5.63 μs	fCLK/5	
1	1	0	54 μs	27 μs						13.5 μs	6.75 μs	4.5 μs	fCLK/4
1	1	1	54 μs	27 μs						13.5 μs	6.75 μs	3.375 μs	Setting prohibited
0	0	0	0	1	Normal 2	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	fCLK/64	
0	0	1	50 μs	33.33 μs								fCLK/32	
0	1	0	50 μs	25 μs					16.67 μs	fCLK/16			
0	1	1	50 μs	25 μs					12.5 μs	8.33 μs	fCLK/8		
1	0	0	37.5 μs	18.75 μs					9.375 μs	6.25 μs	fCLK/6		
1	0	1	31.25 μs	15.625 μs					7.8125 μs	5.21 μs	fCLK/5		
1	1	0	50 μs	25 μs					12.5 μs	6.25 μs	4.17 μs	fCLK/4	
1	1	1	50 μs	25 μs					12.5 μs	6.25 μs	3.125 μs	Setting prohibited	fCLK/2
x	x	x	1	0	Low-voltage 1	Setting prohibited						—	
x	x	x	1	1	Low-voltage 2	Setting prohibited						—	

**Caution 1.** When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.

**Caution 2.** The above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

**Caution 3.** While in the hardware trigger wait mode, the conversion time includes the time spent waiting for stabilization after the hardware trigger is detected.

**Remark** fCLK: CPU/peripheral hardware clock frequency

**Table 12 - 6 A/D Conversion Time Selection (4/4)**  
**(4) 2.7 ≤ VDD < 3.6 V when there is stabilization wait time (hardware trigger wait mode)**

A/D converter mode register 0 (ADM0)					Mode	Conversion Time Selection						Conversion Clock (fAD)					
FR2	FR1	FR0	LV1	LV0		fCLK = 1 MHz	fCLK = 2 MHz	fCLK = 4 MHz	fCLK = 8 MHz	fCLK = 16 MHz	fCLK = 24 MHz						
0	0	0	0	0	Normal 1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	fCLK/64					
0	0	1										54 μs	36 μs	fCLK/32			
0	1	0										54 μs	27 μs	18 μs	fCLK/16		
0	1	1										54 μs	27 μs	13.5 μs	9 μs	fCLK/8	
1	0	0										40.5 μs	20.25 μs	10.125 μs	6.75 μs	fCLK/6	
1	0	1										33.75 μs	16.875 μs	8.4375 μs	5.63 μs	fCLK/5	
1	1	0										54 μs	27 μs	13.5 μs	6.75 μs	Setting prohibited	fCLK/4
1	1	1										54 μs	27 μs	13.5 μs	6.75 μs	Setting prohibited	fCLK/2
0	0	0			0	1	Normal 2	Setting prohibited	Setting prohibited	fCLK/64							
0	0	1			50 μs	33.33 μs								fCLK/32			
0	1	0			50 μs	25 μs								16.67 μs	fCLK/16		
0	1	1			50 μs	25 μs								12.5 μs	8.33 μs	fCLK/8	
1	0	0			37.5 μs	18.75 μs								9.375 μs	6.25 μs	fCLK/6	
1	0	1			31.25 μs	15.625 μs								7.8125 μs	5.21 μs	fCLK/5	
1	1	0			50 μs	25 μs								12.5 μs	6.25 μs	Setting prohibited	fCLK/4
1	1	1			50 μs	25 μs								12.5 μs	6.25 μs	Setting prohibited	fCLK/2
0	0	0			1	0	Low-voltage 1	Setting prohibited	Setting prohibited	fCLK/64							
0	0	1			54 μs	36 μs								fCLK/32			
0	1	0			54 μs	27 μs								Setting prohibited	fCLK/16		
0	1	1			54 μs	27 μs								Setting prohibited	fCLK/8		
1	0	0			40.5 μs	Setting prohibited								Setting prohibited	fCLK/6		
1	0	1			33.75 μs	Setting prohibited								Setting prohibited	fCLK/5		
1	1	0			54 μs	27 μs								Setting prohibited	fCLK/4		
1	1	1			54 μs	27 μs								Setting prohibited	fCLK/2		
0	0	0			1	1	Low-voltage 2	Setting prohibited	Setting prohibited	fCLK/64							
0	0	1			50 μs	33.33 μs								fCLK/32			
0	1	0			50 μs	25 μs								Setting prohibited	fCLK/16		
0	1	1			50 μs	25 μs								Setting prohibited	fCLK/8		
1	0	0			37.5 μs	Setting prohibited								Setting prohibited	fCLK/6		
1	0	1			31.25 μs	Setting prohibited								Setting prohibited	fCLK/5		
1	1	0			50 μs	25 μs								Setting prohibited	fCLK/4		
1	1	1			50 μs	25 μs								Setting prohibited	fCLK/2		


**Caution 1.** When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.

**Caution 2.** The above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

**Caution 3.** While in the hardware trigger wait mode, the conversion time includes the time spent waiting for stabilization after the hardware trigger is detected.

**Remark** fCLK: CPU/peripheral hardware clock frequency

Figure 12 - 5 A/D Converter Sampling and A/D Conversion Timing (Example for Software Trigger Mode)



(3) A/D converter mode register 1 (ADM1)

This register is used to specify the A/D conversion trigger, conversion mode, and hardware trigger signal.

The ADM1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 12 - 6 Format of A/D converter mode register 1 (ADM1)**

Address: FFF32H      After reset: 00H      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

ADM1	ADTMD1	ADTMD0	ADSCM	0	0	0	ADTRS1	ADTRS0
------	--------	--------	-------	---	---	---	--------	--------

ADTMD1	ADTMD0	Selection of the A/D conversion trigger mode
0	0	Software trigger mode
0	1	
1	0	Hardware trigger no-wait mode
1	1	Hardware trigger wait mode

ADSCM	Specification of the A/D conversion mode
0	Sequential conversion mode
1	One-shot conversion mode

ADTRS1	ADTRS0	Selection of the hardware trigger signal
0	0	End of timer channel 1 count or capture interrupt signal (INTTM01)
0	1	Event signal selected by ELC
1	1	12-bit interval timer interrupt signal (INTIT)
Other than above		Setting prohibited

**Caution 1.** Only rewrite the value of the ADM1 register while conversion operation is stopped (which is indicated by the ADCS bit of A/D converter mode register 0 (ADM0) being 0).

**Caution 2.** To complete A/D conversion, specify at least the following time as the hardware trigger interval:  
**Hardware trigger no wait mode:** 2 fCLK clock + A/D conversion time  
**Hardware trigger wait mode:** 2 fCLK clock + stabilization wait time + A/D conversion time

**Caution 3.** In modes other than SNOOZE mode, input of the next INTRTC or INTIT will not be recognized as a valid hardware trigger for up to four fCLK cycles after the first INTRTC or INTIT is input.

**Remark** fCLK: CPU/peripheral hardware clock frequency

(4) A/D converter mode register 2 (ADM2)

This register is used to select the A/D converter reference voltage, check the upper limit and lower limit A/D conversion result values, select the resolution, and specify whether to use the SNOOZE mode.

The ADM2 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 12 - 7 Format of A/D converter mode register 2 (ADM2) (1/2)

Address: F0010H	After reset: 00H	R/W						
Symbol	7	6	5	4	<3>	<2>	1	<0>
ADM2	ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	0	ADTYP
	ADREFP1	ADREFP0	Selection of the + side reference voltage source of the A/D converter					
	0	0	Supplied from VDD					
	0	1	Supplied from P20/AVREFP/ANI0					
	1	0	Supplied from the internal reference voltage (1.45 V) <i>Note</i>					
	1	1	Setting prohibited					
	<ul style="list-style-type: none"> <li>When ADREFP1 or ADREFP0 bit is rewritten, this must be configured in accordance with the following procedures.                             <ol style="list-style-type: none"> <li>Set ADCE = 0</li> <li>Change the values of ADREFP1 and ADREFP0</li> <li>Stabilization wait time (A)</li> <li>Set ADCE = 1</li> <li>Stabilization wait time (B)</li> </ol>                             When ADREFP1 and ADREFP0 are set to 1 and 0, the setting is changed to A = 1 μs, B = 5 μs.                              When ADREFP1 and ADREFP0 are set to 0 and 0 or 0 and 1, A needs no wait and B = 1 μs.                         </li> <li>When ADREFP1 and ADREFP0 are set to 1 and 0, respectively, A/D conversion cannot be performed on the temperature sensor output.                              Be sure to perform A/D conversion while ADISS = 0.</li> </ul>							
	ADREFM	Selection of the - side reference voltage source of the A/D converter						
	0	Supplied from Vss						
	1	Supplied from P21/AVREFM/ANI1						
	ADRCK	Checking the upper limit and lower limit conversion result values						
	0	The interrupt signal (INTAD) is output when the ADLL register ≤ the ADCR register ≤ the ADUL register (<1>).						
	1	The interrupt signal (INTAD) is output when the ADCR register < the ADLL register (<2>) or the ADUL register < the ADCR register (<3>).						
	Figure 12 - 9 shows the generation range of the interrupt signal (INTAD) for <1> to <3>.							

**Note** Operation is possible only in HS (high-speed main) mode.

**Caution 1.** Only rewrite the value of the ADM2 register while conversion operation is stopped (which is indicated by the ADCS bit of A/D converter mode register 0 (ADM0) being 0).

**Caution 2.** When entering STOP mode, do not set ADREFP1 to 1. When selecting internal reference voltage (ADREFP1, ADREFP0 = 1, 0), the current value of A/D converter reference voltage current (IADREF) shown in 27.4.2 Supply current characteristics is added.

**Figure 12 - 8 Format of A/D converter mode register 2 (ADM2) (2/2)**

Address: F0010H      After reset: 00H      R/W

Symbol      7                  6                  5                  4                  <3>                  <2>                  1                  <0>

ADM2	ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	0	ADTYP
------	---------	---------	--------	---	-------	-----	---	-------

AWC	Specification of the SNOOZE mode
0	Do not use the SNOOZE mode function.
1	Use the SNOOZE mode function.


When there is a hardware trigger signal in the STOP mode, the STOP mode is exited, and A/D conversion is performed without operating the CPU (the SNOOZE mode).

- The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (f<sub>CLK</sub>). If any other clock is selected, specifying this mode is prohibited.
- Using the SNOOZE mode function in the software trigger mode or hardware trigger no-wait mode is prohibited.
- Using the SNOOZE mode function in the sequential conversion mode is prohibited.
- When using the SNOOZE mode function, specify a hardware trigger interval of at least "A/D conversion time with stabilization wait time" listed for Tables 12 - 3 to 12 - 6.

ADTYP	Selection of the A/D conversion resolution
0	10-bit resolution
1	8-bit resolution

**Caution** Only rewrite the value of the ADM2 register while conversion operation is stopped (which is indicated by the ADCS bit of A/D converter mode register 0 (ADM0) being 0).

**Figure 12 - 9 ADRCK Bit Interrupt Signal Generation Range**



(5) 10-bit A/D conversion result register (ADCR)


This register is a 16-bit register that stores the A/D conversion result in the select mode. The lower 6 bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register (SAR). The higher 8 bits of the conversion result are stored in FFF1FH and the lower 2 bits are stored in the higher 2 bits of FFF1EH <sup>Note</sup>.

The ADCR register can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

**Note** If the A/D conversion result is outside the range specified by using the A/D conversion comparison function (the value specified by the ADRCK bit of the ADM2 register and ADUL/ADLL registers; see **Figure 12 - 9**), the result is not stored.

**Figure 12 - 10 Format of 10-bit A/D conversion result register (ADCR)**



**Caution 1.** When writing to the A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of the ADCR register may become undefined. Read the conversion result following conversion completion before writing to the ADM0, ADS, and ADPC registers. Using timing other than the above may cause an incorrect conversion result to be read.

**Caution 2.** When 8-bit resolution A/D conversion is selected (when the ADTYP bit of A/D converter mode register 2 (ADM2) is 1) and the ADCR register is read, 0 is read from the lower two bits (ADCR1 and ADCR0).

**Caution 3.** When the ADCR register is accessed in 16-bit units, the higher 10 bits of the conversion result are read in order starting at bit 15.

(6) 8-bit A/D conversion result register (ADCRH)


This register is an 8-bit register that stores the A/D conversion result. The higher 8 bits of 10-bit resolution are stored <sup>Note</sup>.

The ADCRH register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Note** If the A/D conversion result is outside the range specified by using the A/D conversion comparison function (the value specified by the ADRCK bit of the ADM2 register and ADUL/ADLL registers; see **Figure 12 - 9**), the result is not stored.

**Figure 12 - 11 Format of 8-bit A/D conversion result register (ADCRH)**



**Caution** When writing to the A/D converter mode register 0 (ADM0), Analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of the ADCRH register may become undefined. Read the conversion result following conversion completion before writing to the ADM0, ADS, and ADPC registers. Using timing other than the above may cause an incorrect conversion result to be read.

(7) Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 12 - 12 Format of Analog input channel specification register (ADS) (1/2)**

Address: FFF31H      After reset: 00H      R/W

Symbol	7	6	5	4	3	2	1	0
ADS	ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0

- Select mode (ADMD = 0)

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	0	ANI0	P20/ANI0/AVREFP pin
0	0	0	0	0	1	ANI1	P21/ANI1/AVREFM pin
0	0	0	0	1	0	ANI2	P22/ANI2 pin
0	0	0	0	1	1	ANI3	P23/ANI3 pin
0	1	0	0	0	0	ANI16	P01/ANI16 pin
0	1	0	0	0	1	ANI17	P00/ANI17 pin
0	1	0	0	1	0	ANI18	P147/ANI18 pin
0	1	0	0	1	1	ANI19	P120/ANI19 pin
1	0	0	0	0	0	—	Temperature sensor output
1	0	0	0	0	1	—	Internal reference voltage output (1.45 V)
Other than the above						Setting prohibited	

(Caution and Remark are listed on the next page.)

Figure 12 - 13 Format of Analog input channel specification register (ADS) (2/2)

Address: FFF31H      After reset: 00H      R/W

Symbol	7	6	5	4	3	2	1	0
ADS	ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0

• Scan mode (ADMD = 1)

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel			
						Scan 0	Scan 1	Scan 2	Scan 3
0	0	0	0	0	0	ANI0	ANI1	ANI2	ANI3
Other than the above						Setting prohibited			

- Caution 1. Be sure to clear bits 5 and 6 to 0.
- Caution 2. Set a channel to be used for A/D conversion in the input mode by using Port mode registers 0, 2, 12, and 14 (PM0, PM2, PM12, PM14).
- Caution 3. Do not set the pin that is set by the A/D port configuration register (ADPC) as digital I/O by the ADS register.
- Caution 4. Do not set the pin that is set by Port mode control registers 0, 12, and 14 (PMC0, PMC12, PMC14) as digital I/O by the ADS register.
- Caution 5. Only rewrite the value of the ADISS bit while conversion operation is stopped (which is indicated by the ADCE bit of A/D converter mode register 0 (ADM0) being 0).
- Caution 6. If using AVREFP as the + side reference voltage source of the A/D converter, do not select ANI0 as an A/D conversion channel.
- Caution 7. If using AVREFM as the – side reference voltage source of the A/D converter, do not select ANI1 as an A/D conversion channel.
- Caution 8. If ADISS is set to 1, the internal reference voltage (1.45 V) cannot be used for the + side reference voltage source.
- Caution 9. When entering STOP mode, do not set ADISS to 1. When setting ADISS to 1, the current value of the A/D converter reference voltage current (IADREF) shown in 27.4.2 Supply current characteristics is added.

(8) Conversion result comparison upper limit setting register (ADUL)

This register is used to specify the setting for checking the upper limit of the A/D conversion results.

The A/D conversion results and ADUL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified for the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in **Figure 12 - 9**).

The ADUL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

**Caution** When 10-bit resolution A/D conversion is selected, the higher eight bits of the 10-bit A/D conversion result register (ADCR) are compared with the ADUL register.

**Figure 12 - 14 Format of Conversion result comparison upper limit setting register (ADUL)**

Address: F0011H	After reset: FFH							R/W
Symbol	7	6	5	4	3	2	1	0
ADUL	ADUL7	ADUL6	ADUL5	ADUL4	ADUL3	ADUL2	ADUL1	ADUL0

(9) Conversion result comparison lower limit setting register (ADLL)

This register is used to specify the setting for checking the lower limit of the A/D conversion results.

The A/D conversion results and ADLL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified for the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in **Figure 12 - 9**).

The ADLL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 12 - 15 Format of Conversion result comparison lower limit setting register (ADLL)**

Address: F0012H	After reset: 00H							R/W
Symbol	7	6	5	4	3	2	1	0
ADLL	ADLL7	ADLL6	ADLL5	ADLL4	ADLL3	ADLL2	ADLL1	ADLL0

**Caution** When 10-bit resolution A/D conversion is selected, the higher eight bits of the 10-bit A/D conversion result register (ADCR) are compared with the ADLL register.

(10) A/D test register (ADTES)

This register is used to select the + side reference voltage (AVREFP) or - side reference voltage (AVREFM) of the A/D converter, or the analog input channel (ANlxx) as the A/D conversion target for the A/D test function.

The ADTES register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 12 - 16 Format of A/D test register (ADTES)**

Address: F0013H      After reset: 00H      R/W

Symbol      7      6      5      4      3      2      1      0

ADTES	0	0	0	0	0	0	ADTES1	ADTES0
-------	---	---	---	---	---	---	--------	--------

ADTES1	ADTES0	A/D conversion target
0	0	ANlxx (This is specified using the analog input channel specification register (ADS).)
1	0	AVREFM
1	1	AVREFP
Other than the above		Setting prohibited

(11) A/D port configuration register (ADPC)

This register switches the ANI0/P20 to ANI3/P23 pins to analog input of A/D converter or digital I/O of port.

The ADPC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 12 - 17 Format of A/D port configuration register (ADPC)**

Address: F0076H      After reset: 00H      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

ADPC	0	0	0	0	ADPC3	ADPC2	ADPC1	ADPC0
------	---	---	---	---	-------	-------	-------	-------

ADPC3	ADPC2	ADPC1	ADPC0	Analog input (A)/digital I/O (D) switching			
				ANI3/P23	ANI2/P22	ANI1/P21	ANI0/P20
0	0	0	0	A	A	A	A
0	0	0	1	D	D	D	D
0	0	1	0	D	D	D	A
0	0	1	1	D	D	A	A
0	1	0	0	D	A	A	A
0	1	0	1	A	A	A	A
0	1	1	0	A	A	A	A
0	1	1	1	A	A	A	A
1	0	0	0	A	A	A	A
1	0	0	1	A	A	A	A
1	0	1	0	A	A	A	A
1	0	1	1	A	A	A	A
1	1	0	0	A	A	A	A
1	1	0	1	A	A	A	A
1	1	1	0	A	A	A	A
1	1	1	1	A	A	A	A

**Caution 1.** Set the channel used for A/D conversion to the input mode by using Port mode register 2 (PM2).

**Caution 2.** Do not set the pin set by the ADPC register as digital I/O by the Analog input channel specification register (ADS).

**Caution 3.** When using AVREFP and AVREFM, specify ANI0 and ANI1 as the analog input channels and specify input mode by using the port mode register.

(12) Port mode control registers 0, 12, and 14 (PMC0, PMC12, PMC14)

These registers are used to set the digital I/O/analog input of port 0, 12, or 14 in 1-bit units.

To use the P01/ANI16/TO00/RxD1/TRJIO0, P00/ANI17/TI00/TxD1, P147/ANI18, or P120/ANI19 pin as an analog input pin, set the PMC01, PMC00, PMC147, or PMC120 bit to 1.

The PMC0, PMC12, and PMC14 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

**Figure 12 - 18 Formats of Port mode control registers 0, 12, and 14 (PMC0, PMC12, PMC14)**

Address: F0060H	After reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0
PMC0	1	1	1	1	1	1	PMC01	PMC00
Address: F006CH	After reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0
PMC12	1	1	1	1	1	1	1	PMC120
Address: F006EH	After reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0
PMC14	PMC147	1	1	1	1	1	1	1
PMCmn	Pmn pin digital I/O/analog input selection (m = 0, 12, 14; n = 0, 2, 3, 7)							
0	Digital I/O (dual-use function other than analog input)							
1	Analog input							

Set the port to analog input by PMC register to the input mode by using port mode registers x (PMx).

(13) Port mode registers 0, 2, 12, and 14 (PM0, PM2, PM12, PM14)

When using the ANI0/AVREFP/P20, ANI1/AVREFM/P21, ANI2/P22, ANI3/P23, ANI16/TO00/RxD1/TRJIO0/P01, ANI17/TI00/TxD1/P00, ANI18/P147, or ANI19/P120 pin for an analog input port, set the PM20 to PM23, PM01, PM00, PM147, or PM120 bit to 1. The output latches of P20 to P23, P01, P00, P147, and P120 at this time may be 0 or 1.

If the PM20 to PM23, PM01, PM00, PM147, and PM120 bits are set to 0, they cannot be used as analog input port pins.

The PM0, PM2, PM12, and PM14 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

**Caution** If a pin is set as an analog input port, not the pin level but “0” is always read.

**Figure 12 - 19 Formats of Port mode registers 0, 2, 12, and 14 (PM0, PM2, PM12, PM14)**

Address: FFF20H	After reset: FFH	R/W								
Symbol	7	6	5	4	3	2	1	0		
PM0	1	1	1	1	1	1	PM01	PM00		
Address: FFF22H	After reset: FFH	R/W								
Symbol	7	6	5	4	3	2	1	0		
PM2	1	1	1	1	PM23	PM22	PM21	PM20		
Address: FFF2CH	After reset: FFH	R/W								
Symbol	7	6	5	4	3	2	1	0		
PM12	1	1	1	1	1	1	1	PM120		
Address: FFF2EH	After reset: FFH	R/W								
Symbol	7	6	5	4	3	2	1	0		
PM14	PM147	1	1	1	1	1	1	1		
PMmn	Pmn pin I/O mode selection (m = 0, 2, 12, 14; n = 0 to 3, 7)									
0	Output mode (output buffer on)									
1	Input mode (output buffer off)									

**Caution** When using AVREFP and AVREFM, specify ANI0 and ANI1 as the analog input channels and specify input mode by using the port mode register.

The ANI0/P20 to ANI3/P23 pins are as shown below depending on the settings of the A/D port configuration register (ADPC), Analog input channel specification register (ADS), and PM2 registers.

**Table 12 - 7 Setting Functions of ANI0/P20 to ANI3/P23 Pins**

ADPC	PM2	ADS	ANI0/P20 to ANI3/P23 Pins
Digital I/O selection	Input mode	—	Digital input
	Output mode	—	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

The ANI16/P01, ANI17/P00, ANI18/P147, and ANI19/P120 pins are as shown below depending on the settings of Port mode control registers 0, 12, and 14 (PMC0, PMC12, PMC14), Analog input channel specification register (ADS), PM0, PM12, and PM14 registers.

**Table 12 - 8 Setting Functions of ANI16/P01, ANI17/P00, ANI18/P147, and ANI19/P120 Pins**

PMC0, PMC12, and PMC14	PM0, PM12, and PM14	ADS	ANI16/P01, ANI17/P00, ANI18/P147, and ANI19/P120 Pins
Digital I/O selection	Input mode	—	Digital input
	Output mode	—	Digital output
Analog input selection	Input mode	Selects ANI.	Analog input (to be converted)
		Does not select ANI.	Analog input (not to be converted)
	Output mode	Selects ANI.	Setting prohibited
		Does not select ANI.	

## 12.4 A/D Converter Conversion Operations

The A/D converter conversion operations are described below.

- <1> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <2> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the sampled voltage is held until the A/D conversion operation has ended.
- <3> Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to  $(1/2) AV_{REF}$  by the tap selector.
- <4> The voltage difference between the series resistor string voltage tap and sampled voltage is compared by the voltage comparator. If the analog input is greater than  $(1/2) AV_{REF}$ , the MSB bit of the SAR register remains set to 1. If the analog input is smaller than  $(1/2) AV_{REF}$ , the MSB bit is reset to 0.
- <5> Next, bit 8 of the SAR register is automatically set to 1, and the operation proceeds to the next comparison.  
The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.
  - Bit 9 = 1:  $(3/4) AV_{REF}$
  - Bit 9 = 0:  $(1/4) AV_{REF}$
 The voltage tap and sampled voltage are compared and bit 8 of the SAR register is manipulated as follows.
  - Sampled voltage  $\geq$  Voltage tap: Bit 8 = 1
  - Sampled voltage  $<$  Voltage tap: Bit 8 = 0
- <6> Comparison is continued in this way up to bit 0 of the SAR register.
- <7> Upon completion of the comparison of 10 bits, an effective digital result value remains in the SAR register, and the result value is transferred to the A/D conversion result register (ADCR, ADCRH) and then latched <sup>Note 1</sup>.  
At the same time, the A/D conversion end interrupt request (INTAD) can also be generated.
- <8> Repeat steps <1> to <7>, until the ADCS bit is cleared to 0 <sup>Note 2</sup>.  
To stop the A/D converter, clear the ADCS bit to 0.

**Note 1.** If the A/D conversion result is outside the A/D conversion result range specified by the ADRCK bit and the ADUL and ADLL registers (see **Figure 12 - 9**), the A/D conversion result interrupt request signal is not generated and no A/D conversion results are stored in the ADCR and ADCRH registers.


**Note 2.** While in the sequential conversion mode, the ADCS flag is not automatically cleared to 0. This flag is not automatically cleared to 0 while in the one-shot conversion mode of the hardware trigger no-wait mode, either. Instead, 1 is retained.

**Remark 1.** Two types of the A/D conversion result registers are available.

- ADCR register (16 bits): Store 10-bit A/D conversion value
- ADCRH register (8 bits): Store 8-bit A/D conversion value

**Remark 2.**  $AV_{REF}$ : The + side reference voltage of the A/D converter. This can be selected from  $AV_{REFP}$ , the internal reference voltage (1.45 V), and  $V_{DD}$ .

Figure 12 - 20 Conversion Operation of A/D Converter (Software Trigger Mode)



A/D conversion operations are performed continuously until bit 7 (ADCS) of the A/D converter mode register (ADM) is reset (0) by software.

If a write operation is performed to the Analog input channel specification register (ADS) during an A/D conversion operation, the conversion operation is initialized, and if the ADCS bit is set (1), conversion starts again from the beginning.

Reset signal generation clears the A/D conversion result register (ADCR, ADCRH) to 0000H or 00H.

### 12.5 Input Voltage and Conversion Results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI3, ANI16 to ANI19) and the theoretical A/D conversion result (stored in the 10-bit A/D conversion result register (ADCR)) is shown by the following expression.

$$SAR = INT \left( \frac{V_{AIN}}{AV_{REF}} \times 1024 + 0.5 \right)$$

$$ADCR = SAR \times 64$$

or

$$\left( \frac{ADCR}{64} - 0.5 \right) \times \frac{AV_{REF}}{1024} \leq V_{AIN} < \left( \frac{ADCR}{64} + 0.5 \right) \times \frac{AV_{REF}}{1024}$$

where, INT( ): Function which returns integer part of value in parentheses

VAIN: Analog input voltage


AVREF: AVREF pin voltage

ADCR: A/D conversion result register (ADCR) value

SAR: Successive approximation register

Figure 12 - 21 shows the Relationship Between Analog Input Voltage and A/D Conversion Result.

**Figure 12 - 21 Relationship Between Analog Input Voltage and A/D Conversion Result**



**Remark** AVREF: The + side reference voltage of the A/D converter. This can be selected from AVREFP, the internal reference voltage (1.45 V), and VDD.


## 12.6 A/D Converter Operation Modes

The operation of each A/D converter mode is described below. In addition, the procedure for specifying each mode is described in **12.7 A/D Converter Setup Flowchart**.

### 12.6.1 Software trigger mode (select mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 μs), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
- <4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <6> Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start.


**Figure 12 - 22 Example of Software Trigger Mode (Select Mode, Sequential Conversion Mode) Operation Timing**



### 12.6.2 Software trigger mode (select mode, one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 μs), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the system enters the A/D conversion standby status.
- <5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start. In addition, A/D conversion does not start even if a hardware trigger is input while in the A/D conversion standby status.


Figure 12 - 23 Example of Software Trigger Mode (Select Mode, One-Shot Conversion Mode) Operation Timing



### 12.6.3 Software trigger mode (scan mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 μs), the ADCS bit of the ADM0 register is set to 1 to perform A/D conversion on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion of the four channels ends, the A/D conversion of the channel following the specified channel automatically starts (until all four channels are finished).
- <4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <5> When the value of the ADS register is overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <6> Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start.


Figure 12 - 24 Example of Software Trigger Mode (Scan Mode, Sequential Conversion Mode) Operation Timing



### 12.6.4 Software trigger mode (scan mode, one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 μs), the ADCS bit of the ADM0 register is set to 1 to perform A/D conversion on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion of the four channels ends, the ADCS bit is automatically cleared to 0, and the system enters the A/D conversion standby status.
- <5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <6> When the value of the ADS register is overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start. In addition, A/D conversion does not start even if a hardware trigger is input while in the A/D conversion standby status.


Figure 12 - 25 Example of Software Trigger Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing



### 12.6.5 Hardware trigger no-wait mode (select mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 μs), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS).
- <4> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
- <9> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.


**Figure 12 - 26 Example of Hardware Trigger No-Wait Mode (Select Mode, Sequential Conversion Mode) Operation Timing**



### 12.6.6 Hardware trigger no-wait mode (select mode, one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 μs), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS).
- <4> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <5> After A/D conversion ends, the ADCS bit remains set to 1, and the system enters the A/D conversion standby status.
- <6> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <8> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <9> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
- <10> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

**Figure 12 - 27 Example of Hardware Trigger No-Wait Mode (Select Mode, One-Shot Conversion Mode) Operation Timing**




### 12.6.7 Hardware trigger no-wait mode (scan mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1 μs), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <4> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion of the four channels ends, the A/D conversion of the channel following the specified channel automatically starts.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <6> When the value of the ADS register is overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
- <9> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start.

Figure 12 - 28 Example of Hardware Trigger No-Wait Mode (Scan Mode, Sequential Conversion Mode) Operation

Timing






### 12.6.9 Hardware trigger wait mode (select mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the hardware trigger standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input.
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts. (At this time, no hardware trigger is necessary.)
- <4> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <6> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.


**Figure 12 - 30 Example of Hardware Trigger Wait Mode (Select Mode, Sequential Conversion Mode) Operation Timing**



### 12.6.10 Hardware trigger wait mode (select mode, one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the hardware trigger standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input.
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the stop status.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is initialized.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.


**Figure 12 - 31 Example of Hardware Trigger Wait Mode (Select Mode, One-Shot Conversion Mode) Operation Timing**



### 12.6.11 Hardware trigger wait mode (scan mode, sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input. A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion of the four channels ends, the A/D conversion of the channel following the specified channel automatically starts.
- <4> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <5> When the value of the ADS register is overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <6> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.


**Figure 12 - 32 Example of Hardware Trigger Wait Mode (Scan Mode, Sequential Conversion Mode) Operation Timing**



### 12.6.12 Hardware trigger wait mode (scan mode, one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input. A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR, ADCRH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the stop status.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <6> When the value of the ADS register is overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

**Figure 12 - 33 Example of Hardware Trigger Wait Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing**




## 12.7 A/D Converter Setup Flowchart

The A/D converter setup flowchart in each operation mode is described below.

### 12.7.1 Setting up software trigger mode


Figure 12 - 34 Setting up Software Trigger Mode



**Note** Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH register.

### 12.7.2 Setting up hardware trigger no-wait mode


Figure 12 - 35 Setting up Hardware Trigger No-Wait Mode



**Note** Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH register.

### 12.7.3 Setting up hardware trigger wait mode


Figure 12 - 36 Setting up Hardware Trigger Wait Mode



**Note** Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH register.

### 12.7.4 Setup when using temperature sensor (example for software trigger mode and one-shot conversion mode)


Figure 12 - 37 Setup When Using Temperature Sensor



**Note** Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH register.

### 12.7.5 Setting up test mode

Figure 12 - 38 Setting up Test Trigger Mode



**Note** Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH register.

## 12.8 SNOOZE Mode Function

In the SNOOZE mode, A/D conversion is triggered by inputting a hardware trigger in the STOP mode. Normally, A/D conversion is stopped while in the STOP mode, but, by using the SNOOZE mode, A/D conversion can be performed without operating the CPU by inputting a hardware trigger. This is effective for reducing the operation current.


If the A/D conversion result range is specified using the ADUL and ADLL registers, A/D conversion results can be judged at a certain interval of time in SNOOZE mode. Using this function enables power supply voltage monitoring and input key judgment based on A/D inputs.

In the SNOOZE mode, only the following two conversion modes can be used:

- Hardware trigger wait mode (select mode, one-shot conversion mode)
- Hardware trigger wait mode (scan mode, one-shot conversion mode)

**Caution** That the SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for f<sub>CLK</sub>.

Figure 12 - 39 Block Diagram When Using SNOOZE Mode Function



When using the SNOOZE mode function, the initial setting of each register is specified before switching to the STOP mode. (For details about these settings, see **12.7.3 Setting up hardware trigger wait mode** <sup>Note 2.</sup>) At this time, bit 2 (AWC) of A/D converter mode register 2 (ADM2) is set to 1. After the initial settings are specified, bit 0 (ADCE) of A/D converter mode register 0 (ADM0) is set to 1.

If a hardware trigger is input after switching to the STOP mode, the high-speed on-chip oscillator clock is supplied to the A/D converter. After supplying this clock, the system automatically counts up to the stabilization wait time, and then A/D conversion starts.

The SNOOZE mode operation after A/D conversion ends differs depending on whether an interrupt signal is generated <sup>Note 1.</sup>

**Note 1.** Depending on the setting of the A/D conversion result comparison function (ADRCK bit, ADUL/ADLL register), there is a possibility of no interrupt signal being generated.

**Note 2.** Be sure to set the ADM1 register to E1H, E2H or E3H.


**Remark** The hardware trigger is event selected by ELC or INTIT.  
Specify the hardware trigger by using the A/D Converter Mode Register 1 (ADM1).

- (1) If an interrupt is generated after A/D conversion ends
- If the A/D conversion result value is inside the range of values specified by the A/D conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is generated.
- While in the select mode
 

When A/D conversion ends and an A/D conversion end interrupt request signal (INTAD) is generated, the A/D converter returns to normal operation mode from SNOOZE mode. At this time, be sure to clear bit 2 (AWC = 0: SNOOZE mode release) of the A/D converter mode register 2 (ADM2). If the AWC bit is left set to 1, A/D conversion will not start normally in the subsequent SNOOZE or normal operation mode.
  - While in the scan mode
 

If even one A/D conversion end interrupt request signal (INTAD) is generated during A/D conversion of the four channels, the clock request signal remains at the high level, and the A/D converter switches from the SNOOZE mode to the normal operation mode. At this time, be sure to clear bit 2 (AWC = 0: SNOOZE mode release) of A/D converter mode register 2 (ADM2) to 0. If the AWC bit is left set to 1, A/D conversion will not start normally in the subsequent SNOOZE or normal operation mode.

**Figure 12 - 40 Operation Example When Interrupt Is Generated After A/D Conversion Ends (While in Scan Mode)**



(2) If no interrupt is generated after A/D conversion ends

If the A/D conversion result value is outside the range of values specified by the A/D conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is not generated.


- While in the select mode

If the A/D conversion end interrupt request signal (INTAD) is not generated after A/D conversion ends, the clock request signal (an internal signal) is automatically set to the low level, and supplying the high-speed on-chip oscillator clock stops. If a hardware trigger is input later, A/D conversion work is again performed in the SNOOZE mode.

- While in the scan mode

If the A/D conversion end interrupt request signal (INTAD) is not generated even once during A/D conversion of the four channels, the clock request signal (an internal signal) is automatically set to the low level after A/D conversion of the four channels ends, and supplying the high-speed on-chip oscillator clock stops. If a hardware trigger is input later, A/D conversion work is again performed in the SNOOZE mode.

**Figure 12 - 41 Operation Example When No Interrupt Is Generated After A/D Conversion Ends (While in Scan Mode)**



### 12.9 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

$$1 \text{ LSB} = 1/2^{10} = 1/1024 \\ = 0.098\% \text{FSR}$$

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

(3) Quantization error

When analog values are converted to digital values, a  $\pm 1/2\text{LSB}$  error naturally occurs. In an A/D converter, an analog input voltage in a range of  $\pm 1/2\text{LSB}$  is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.

Figure 12 - 42 Overall Error





Figure 12 - 43 Quantization Error



(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value ( $1/2\text{LSB}$ ) when the digital output changes from  $0.....000$  to  $0.....001$ .

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value ( $3/2\text{LSB}$ ) when the digital output changes from  $0.....001$  to  $0.....010$ .

(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale - 3/2LSB) when the digital output changes from 1.....110 to 1.....111.

(6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

(7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.

Figure 12 - 44 Zero-Scale Error




Figure 12 - 45 Full-Scale Error




Figure 12 - 46 Integral Linearity Error





Figure 12 - 47 Differential Linearity Error




(8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained. The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.



## 12.10 Cautions for A/D Converter

### (1) Operating current in STOP mode

Shift to STOP mode after stopping the A/D converter (by setting bit 7 (ADCS) of A/D converter mode register 0 (ADM0) to 0). The operating current can be reduced by setting bit 0 (ADCE) of the ADM0 register to 0 at the same time.

To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register 1H (IF1H) to 0 and start operation.

### (2) Input range of ANI0 to ANI3 and ANI16 to ANI19 pins

Observe the rated range of the ANI0 to ANI3 and ANI16 to ANI19 pins input voltage. If a voltage of V<sub>DD</sub> and AVREFP or higher and V<sub>SS</sub> and AVREFM or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

When internal reference voltage (1.45 V) is selected reference voltage source for the + side of the A/D converter, do not input internal reference voltage or higher voltage to a pin selected by the ADS register. However, it is no problem that a pin not selected by the ADS register is inputted voltage greater than the internal reference voltage.

**Caution** Internal reference voltage (1.45 V) can be used only in HS (high-speed main) mode.

### (3) Conflicting operations

<1> Conflict between the A/D conversion result register (ADCR, ADCRH) write and the ADCR or ADCRH register read by instruction upon the end of conversion

The ADCR or ADCRH register read has priority. After the read operation, the new conversion result is written to the ADCR or ADCRH registers.

<2> Conflict between the ADCR or ADCRH register write and the A/D converter mode register 0 (ADM0) write, the analog input channel specification register (ADS), or A/D port configuration register (ADPC) write upon the end of conversion


The ADM0, ADS, or ADPC registers write has priority. The ADCR or ADCRH register write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

### (4) Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to the AVREFP, V<sub>DD</sub>, ANI0 to ANI3, and ANI16 to ANI19 pins.

- <1> Connect a capacitor with a low equivalent resistance and a good frequency response to the power supply.
- <2> The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting external C as shown in Figure 12 - 48 is recommended.
- <3> Do not switch these pins with other pins during conversion.
- <4> The accuracy is improved if the HALT mode is set immediately after the start of conversion.

Figure 12 - 48 Analog Input Pin Connection



(5) Analog input (ANIn) pins

<1> The analog input pins (ANI0 to ANI3, ANI16 to ANI19) are also used as input port pins (P20 to P23, P01, P00, P147, P120).

When A/D conversion is performed with any of the ANI0 to ANI3 and ANI16 to ANI19 pins selected, do not change to output value P20 to P23, P01, P00, P147, and P120 while conversion is in progress; otherwise the conversion resolution may be degraded.

<2> If a pin adjacent to a pin that is being A/D converted is used as a digital I/O port pin, the A/D conversion result might differ from the expected value due to a coupling noise. Be sure to prevent such a pulse from being input or output.

(6) Input impedance of analog input (ANIn) pins

This A/D converter charges a sampling capacitor for sampling during sampling time.

Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress, and on the other states.

To make sure that sampling is effective, however, it is recommended to keep the output impedance of the analog input source to within 1 kΩ, and to connect a capacitor of about 100 pF to the ANI0 to ANI3 and ANI16 to ANI19 pins (see **Figure 12 - 48**).


(7) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF flag for the pre-change analog input may be set just before the ADS register rewrite. Caution is therefore required since, at this time, when ADIF flag is read immediately after the ADS register rewrite, ADIF flag is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF flag before the A/D conversion operation is resumed.

**Figure 12 - 49 Timing of A/D Conversion End Interrupt Request Generation**



(8) Conversion results just after A/D conversion start

While in the software trigger mode or hardware trigger no-wait mode, the first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1 μs after the ADCE bit was set to 1. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.

(9) A/D conversion result register (ADCR, ADCRH) read operation

When a write operation is performed to A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), A/D port configuration register (ADPC), and port mode control register (PMC), the contents of the ADCR and ADCRH registers may become undefined. Read the conversion result following conversion completion before writing to the ADM0, ADS, ADPC, or PMC register. Using a timing other than the above may cause an incorrect conversion result to be read.

(10) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 12 - 50 Internal Equivalent Circuit of ANIn Pin




Table 12 - 9 Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AVREFP, VDD	ANIn Pins	R1 [kΩ]	C1 [pF]	C2 [pF]
3.6 V ≤ VDD ≤ 5.5 V	ANI0 to ANI3	14	8	2.5
	ANI16 to ANI19	18	8	7.0
2.7 V ≤ VDD < 3.6 V	ANI0 to ANI3	39	8	2.5
	ANI16 to ANI19	53	8	7.0

**Remark** The resistance and capacitance values shown in Table 12 - 9 are not guaranteed values.

(11) Starting the A/D converter

Start the A/D converter after the AVREFP and VDD voltages stabilize.

## CHAPTER 13 SERIAL ARRAY UNIT

Serial array unit has four serial channels. All channels can achieve UART, and only channel 0 can achieve 3-wire serial (CSI) and simplified I<sup>2</sup>C.

Function assignment of each channel supported by the μPD79F7027, μPD79F7028 is as shown below.

- 30, 32-pin products

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I <sup>2</sup> C
0	0	CSI00 (supporting slave select input function)	UART0	IIC00
	1	—		—
	2	—	UART1	—
	3	—		—

When “UART0” is used for channels 0 and 1 of the unit 0, CSI00 cannot be used.

**Caution** Most of the following descriptions in this chapter use the units and channels of the 32-pin products as an example.

## 13.1 Functions of Serial Array Unit

Each serial interface supported by the μPD79F7027, μPD79F7028 has the following features.

### 13.1.1 3-wire serial I/O (CSI00)

Data is transmitted or received in synchronization with the serial clock ( $\overline{\text{SCK}}$ ) output from the master channel.

3-wire serial communication is clocked communication performed by using three communication lines: one for the serial clock ( $\overline{\text{SCK}}$ ), one for transmitting serial data (SO), one for receiving serial data (SI).

For details about the settings, see **13.5 Operation of 3-Wire Serial I/O (CSI00) Communication**.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable
- Level setting of transmit/receive data

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate

During master communication (CSI00): Max.  $f_{\text{MCK}}/2$  Notes 1, 2

During slave communication: Max.  $f_{\text{MCK}}/6$  Note 2

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt

[Error detection flag]

- Overrun error

CSIs of following channels supports the SNOOZE mode. When  $\overline{\text{SCK}}$  input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only following CSIs can be specified for asynchronous reception.

- CSI00

In addition, CSI00 supports the slave select input function.

**Note 1.** In master communication (CSI00), maximum transfer rate become  $f_{\text{MCK}}/2$  when the following conditions.

- $2.7\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}$
- $f_{\text{MCK}} \leq 24\text{ MHz}$
- $\text{PIOR1} = 0$

Other cases, maximum transfer rate become  $f_{\text{MCK}}/4$ .

**Note 2.** Use the clocks within a range satisfying the  $\overline{\text{SCK}}$  cycle time ( $t_{\text{CKCY}}$ ) characteristics (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

### 13.1.2 UART (UART0, UART1)

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel).

[Data transmission/reception]

- Data length of 7, 8, or 9 bits
- Select the MSB/LSB first
- Level setting of transmit/receive data and select of reverse
- Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

- Framing error, parity error, or overrun error

In addition, UARTs of following channels supports the SNOOZE mode. When RxD input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only following UARTs can be specified for asynchronous reception.

- UART0

### 13.1.3 Simplified I<sup>2</sup>C (IIC00)

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This simplified I<sup>2</sup>C is designed for single communication with a device such as EEPROM, flash memory, or A/D converter, and therefore, it functions only as a master.

Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

For details about the settings, see **13.8 Operation of Simplified I<sup>2</sup>C (IIC00) Communication**.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function <sup>Note</sup> and ACK detection function
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition

[Interrupt function]

- Transfer end interrupt

[Error detection flag]

- Parity error (ACK error), or overrun error

\* [Functions not supported by simplified I<sup>2</sup>C]

- Slave transmission, slave reception
- Arbitration loss detection function
- Wait detection functions

**Note** When receiving the last data, ACK will not be output if 0 is written to the SOEmn bit (serial output enable register m (SOEm)) and serial communication data output is stopped. See the processing flow in **13.8.3 (2)** for details.

**Remark** m: Unit number (m = 0),  
n: Channel number (n = 0)

### 13.2 Configuration of Serial Array Unit

The serial array unit includes the following hardware.

**Table 13 - 1 Configuration of Serial Array Unit**


Item	Configuration
Shift register	8 bits or 9 bits <i>Note 1</i>
Buffer register	Lower 8 bits or 9 bits of serial data register mn (SDRmn) <i>Notes 1, 2</i>
Serial clock I/O	$\overline{\text{SCK00}}$ pin (for 3-wire serial I/O), SCL00 pin (for simplified I <sup>2</sup> C)
Serial data input	SI00 pin (for 3-wire serial I/O), RxD0 pin, RxD1 pin
Serial data output	SO00 pin (for 3-wire serial I/O), TxD0 pin, TxD1 pin, output controller
Serial data I/O	SDA00 pin (for simplified I <sup>2</sup> C)
Slave select input	$\overline{\text{SSI00}}$ pin (for slave select input function)
Control registers	<p>&lt;Registers of unit setting block&gt;</p> <ul style="list-style-type: none"> <li>• Peripheral enable register 0 (PER0)</li> <li>• Serial clock select register m (SPSm)</li> <li>• Serial channel enable status register m (SEm)</li> <li>• Serial channel start register m (SSm)</li> <li>• Serial channel stop register m (STm)</li> <li>• Serial output enable register m (SOEm)</li> <li>• Serial output register m (SOM)</li> <li>• Serial output level register m (SOLm)</li> <li>• Serial standby control register m (SSCm)</li> <li>• Input switch control register (ISC)</li> <li>• Noise filter enable register 0 (NFEN0)</li> </ul> <p>&lt;Registers of each channel&gt;</p> <ul style="list-style-type: none"> <li>• Serial data register mn (SDRmn)</li> <li>• Serial mode register mn (SMRmn)</li> <li>• Serial communication operation setting register mn (SCRmn)</li> <li>• Serial status register mn (SSRmn)</li> <li>• Serial flag clear trigger register mn (SIRmn)</li> </ul> <ul style="list-style-type: none"> <li>• Port input mode registers 0, 3, 5 (PIM0, PIM3, PIM5)</li> <li>• Port output mode registers 0, 3, 5 (POM0, POM3, POM5)</li> <li>• Port mode registers 0, 3, 5, 6 (PM0, PM3, PM5, PM6)</li> <li>• Port registers 0, 3, 5, 6 (P0, P3, P5, P6)</li> </ul>

(Notes and Remark are listed on the next page.)

- Note 1.** The number of bits used as the shift register and buffer register differs depending on the unit and channel.
- 30, 32-pin products and mn = 00, 01: lower 9 bits
  - Other than above: lower 8 bits
- Note 2.** The lower 8 bits of serial data register mn (SDRmn) can be read or written as the following SFR, depending on the communication mode.
- CSIp communication ..... SIOp (CSIp data register)
  - UARTq reception ..... RXDq (UARTq receive data register)
  - UARTq transmission ..... TXDq (UARTq transmit data register)
  - IICr communication ..... SIOr (IICr data register)
- Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00),  
q: UART number (q = 0, 1), r: IIC number (r = 00)

Figure 13 - 1 shows the Block Diagram of Serial Array Unit 0.

Figure 13 - 1 Block Diagram of Serial Array Unit 0



(1) Shift register

This is a 9-bit register that converts parallel data into serial data or vice versa.


In case of the UART communication of nine bits of data, nine bits (bits 0 to 8) are used <sup>Note 1</sup>.

During reception, it converts data input to the serial pin into parallel data.

When data is transmitted, the value set to this register is output as serial data from the serial output pin.

The shift register cannot be directly manipulated by program.

To read or write the shift register, use the lower 8/9 bits of serial data register mn (SDRmn).



(2) Lower 8/9 bits of the serial data register mn (SDRmn)

The SDRmn register is the transmit/receive data register (16 bits) of channel n. Bits 8 to 0 (lower 9 bits) <sup>Note 1</sup> or bits 7 to 0 (lower 8 bits) function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock ( $f_{MCK}$ ,  $f_{SCK}$ ).

When data is received, parallel data converted by the shift register is stored in the lower 8/9 bits. When data is to be transmitted, set transmit data to be transferred to the shift register to the lower 8/9 bits.

The data stored in the lower 8/9 bits of this register is as follows, depending on the setting of bits 0 and 1 (DLSmn0, DLSmn1) of serial communication operation setting register mn (SCRmn), regardless of the output sequence of the data.

- 7-bit data length (stored in bits 0 to 6 of SDRmn register)
- 8-bit data length (stored in bits 0 to 7 of SDRmn register)
- 9-bit data length (stored in bits 0 to 8 of SDRmn register) <sup>Note 1</sup>

The SDRmn register can be read or written in 16-bit units.

The lower 8/9 bits of the SDRmn register can be read or written <sup>Note 2</sup> as the following SFR, depending on the communication mode.

- CSIp communication..... SIOp (CSIp data register)
- UARTq reception ..... RXDq (UARTq receive data register)
- UARTq transmission ..... TXDq (UARTq transmit data register)
- IICr communication ..... SIOr (IICr data register)

Reset signal generation clears the SDRmn register to 0000H.

**Note 1.** Only following UARTs can be specified for the 9-bit data length.

- 30, 32-pin products: UART0

**Note 2.** Writing in 8-bit units is prohibited when the operation is stopped ( $SEmn = 0$ ).

**Remark 1.** After data is received, "0" is stored in bits 0 to 8 in bit portions that exceed the data length.

**Remark 2.** m: Unit number ( $m = 0$ ), n: Channel number ( $n = 0$  to 3), p: CSI number ( $p = 00$ ), q: UART number ( $q = 0, 1$ ), r: IIC number ( $r = 00$ )

**Figure 13 - 2 Format of Serial data register mn (SDRmn) (mn = 00, 01)**



**Remark** For the function of the higher 7 bits of the SDRmn register, see 13.3 Registers Controlling Serial Array Unit.

**Figure 13 - 3 Format of Serial data register mn (SDRmn) (mn = 02, 03)**



**Caution** Be sure to clear bit 8 to "0".

**Remark** For the function of the higher 7 bits of the SDRmn register, see 13.3 Registers Controlling Serial Array Unit.

### 13.3 Registers Controlling Serial Array Unit

Serial array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Serial clock select register m (SPSm)
- Serial mode register mn (SMRmn)
- Serial communication operation setting register mn (SCRmn)
- Serial data register mn (SDRmn)
- Serial flag clear trigger register mn (SIRmn)
- Serial status register mn (SSRmn)
- Serial channel start register m (SSm)
- Serial channel stop register m (STm)
- Serial channel enable status register m (SEm)
- Serial output enable register m (SOEm)
- Serial output level register m (SOLm)
- Serial output register m (SOM)
- Serial standby control register m (SSCm)
- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Port input mode registers 0, 3, 5 (PIM0, PIM3, PIM5)
- Port output mode registers 0, 3, 5 (POM0, POM3, POM5)
- Port mode registers 0, 3, 5, 6 (PM0, PM3, PM5, PM6)
- Port registers 0, 3, 5, 6 (P0, P3, P5, P6)

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(1) Peripheral enable register 0 (PER0)

PER0 is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial array unit 0 is used, be sure to set bit 2 (SAU0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the PER0 register to 00H.

**Figure 13 - 4 Format of Peripheral enable register 0 (PER0)**

Address: F00F0H      After reset: 00H      R/W

Symbol      <7>                  6                  <5>                  4                  3                  <2>                  1                  <0>

PER0	INTEN	0	ADCEN	0	0	SAU0EN	0	TAU0EN
------	-------	---	-------	---	---	--------	---	--------

SAUmEN	Control of serial array unit m input clock supply
0	Stops supply of input clock. <ul style="list-style-type: none"> <li>• SFR used by serial array unit m cannot be written.</li> <li>• Serial array unit m is in the reset status.</li> </ul>
1	Enables input clock supply. <ul style="list-style-type: none"> <li>• SFR used by serial array unit m can be read/written.</li> </ul>

**Caution 1.** When setting serial array unit m, be sure to set the SAUmEN bit to 1 first. If SAUmEN = 0, writing to a control register of serial array unit m is ignored, and, even if the register is read, only the default value is read (except for the input switch control register (ISC), noise filter enable register 0 (NFEN0), port input mode registers 0, 3, 5 (PIM0, PIM3, PIM5), port output mode registers 0, 3, 5 (POM0, POM3, POM5), port mode registers 0, 3, 5, 6 (PM0, PM3, PM5, PM6), port mode control registers 0, 12, 14 (PMC0, PMC12, PMC14), and port registers 0, 3, 5, 6 (P0, P3, P5, P6).

**Caution 2.** After setting the SAUmEN bit to 1, be sure to set serial clock select register m (SPSm) after 4 or more fCLK clocks have elapsed.

**Caution 3.** Be sure to clear the following bits to 0.  
 Bits 1, 3, 4, 6

(2) Serial clock select register m (SPSm)

The SPSm register is a 16-bit register that is used to select two types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel. CKm1 is selected by bits 7 to 4 of the SPSm register, and CKm0 is selected by bits 3 to 0.

Rewriting the SPSm register is prohibited when the register is in operation (when SEMn = 1).

The SPSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SPSm register can be set with an 8-bit memory manipulation instruction with SPSmL.

Reset signal generation clears the SPSm register to 0000H.

Figure 13 - 5 Format of Serial clock select register m (SPSm)

Address: F0126H, F0127H (SPS0)

After reset: 0000H

R/W

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

SPSm	0	0	0	0	0	0	0	0	PRSm13	PRSm12	PRSm11	PRSm10	PRSm03	PRSm02	PRSm01	PRSm00
------	---	---	---	---	---	---	---	---	--------	--------	--------	--------	--------	--------	--------	--------

PRSmk3	PRSmk2	PRSmk1	PRSmk0	Section of operation clock (CKmk) <sup>Note</sup>				
				fCLK = 2 MHz	fCLK = 5 MHz	fCLK = 10 MHz	fCLK = 20 MHz	
0	0	0	0	fCLK	2 MHz	5 MHz	10 MHz	20 MHz
0	0	0	1	fCLK/2	1 MHz	2.5 MHz	5 MHz	10 MHz
0	0	1	0	fCLK/2 <sup>2</sup>	500 kHz	1.25 MHz	2.5 MHz	5 MHz
0	0	1	1	fCLK/2 <sup>3</sup>	250 kHz	625 kHz	1.25 MHz	2.5 MHz
0	1	0	0	fCLK/2 <sup>4</sup>	125 kHz	313 kHz	625 kHz	1.25 MHz
0	1	0	1	fCLK/2 <sup>5</sup>	62.5 kHz	156 kHz	313 kHz	625 kHz
0	1	1	0	fCLK/2 <sup>6</sup>	31.3 kHz	78.1 kHz	156 kHz	313 kHz
0	1	1	1	fCLK/2 <sup>7</sup>	15.6 kHz	39.1 kHz	78.1 kHz	156 kHz
1	0	0	0	fCLK/2 <sup>8</sup>	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz
1	0	0	1	fCLK/2 <sup>9</sup>	3.91 kHz	9.77 kHz	19.5 kHz	39.1 kHz
1	0	1	0	fCLK/2 <sup>10</sup>	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz
1	0	1	1	fCLK/2 <sup>11</sup>	977 Hz	2.44 kHz	4.88 kHz	9.77 kHz
1	1	0	0	fCLK/2 <sup>12</sup>	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz
1	1	0	1	fCLK/2 <sup>13</sup>	244 Hz	610 Hz	1.22 kHz	2.44 kHz
1	1	1	0	fCLK/2 <sup>14</sup>	122 Hz	305 Hz	610 Hz	1.22 kHz
1	1	1	1	fCLK/2 <sup>15</sup>	61 Hz	153 Hz	305 Hz	610 Hz

**Note** When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array units (SAUs).

**Caution** Be sure to clear bits 15 to 8 to "0".

**Remark 1.** fCLK: CPU/peripheral hardware clock frequency

**Remark 2.** m: Unit number (m = 0)

**Remark 3.** k = 0, 1

(3) Serial mode register mn (SMRmn)

The SMRmn register is a register that sets an operation mode of channel n. It is also used to select an operation clock (fmck), specify whether the serial clock (fsck) may be input or not, set a start trigger, an operation mode (CSI, UART, or I<sup>2</sup>C), and an interrupt source. This register is also used to invert the level of the receive data only in the UART mode.

Rewriting the SMRmn register is prohibited when the register is in operation (when SEMn = 1). However, the MDmn0 bit can be rewritten during operation.

The SMRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets the SMRmn register to 0020H.

**Figure 13 - 6 Format of Serial mode register mn (SMRmn) (1/2)**

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03)      After reset: 0020H      R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMRmn	CKS mn	CCS mn	0	0	0	0	0	STS mn Note	0	SIS mn0 Note	1	0	0	MD mn2	MD mn1	MD mn0

CKS mn	Selection of operation clock (fmck) of channel n
0	Operation clock CKm0 set by the SPSm register
1	Operation clock CKm1 set by the SPSm register
Operation clock (fmck) is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the higher 7 bits of the SDRmn register, a transfer clock (ftclk) is generated.	

CCS mn	Selection of transfer clock (ftclk) of channel n
0	Divided operation clock fmck specified by the CKSmn bit
1	Clock input fsck from the $\overline{SCKp}$ pin (slave transfer in CSI mode)
Transfer clock ftclk is used for the shift register, communication controller, output controller, interrupt controller, and error controller. When CCSmn = 0, the division ratio of operation clock (fmck) is set by the higher 7 bits of the SDRmn register.	

STS mn Note	Selection of start trigger source
0	Only software trigger is valid (selected for CSI, UART transmission, and simplified I <sup>2</sup> C).
1	Valid edge of the RxDq pin (selected for UART reception)
Transfer is started when the above source is satisfied after 1 is set to the SSm register.	

**Note**      The SMR01 and SMR03 registers only.

**Caution**    **Be sure to clear bits 13 to 9, 7, 4, and 3 (or bits 13 to 6, 4, and 3 for the SMR00, or SMR02 register) to "0". Be sure to set bit 5 to "1".**

**Remark**    m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00),  
q: UART number (q = 0, 1), r: IIC number (r = 00)

Figure 13 - 7 Format of Serial mode register mn (SMRmn) (2/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03)      After reset: 0020H      R/W

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMRmn	CKS mn	CCS mn	0	0	0	0	0	STS mn Note	0	SIS mn0 Note	1	0	0	MD mn2	MD mn1	MD mn0
SIS mn0 Note	Controls inversion of level of receive data of channel n in UART mode															
0	Falling edge is detected as the start bit. The input communication data is captured as is.															
1	Rising edge is detected as the start bit. The input communication data is inverted and captured.															
MD mn2	MD mn1	Setting of operation mode of channel n														
0	0	CSI mode														
0	1	UART mode														
1	0	Simplified I <sup>2</sup> C mode														
1	1	Setting prohibited														
MD mn0	Selection of interrupt source of channel n															
0	Transfer end interrupt															
1	Buffer empty interrupt (Occurs when data is transferred from the SDRmn register to the shift register.)															
For successive transmission, the next transmit data is written by setting the MDmn0 bit to 1 when SDRmn data has run out.																

**Note**      The SMR01 and SMR03 registers only.

**Caution**    **Be sure to clear bits 13 to 9, 7, 4, and 3 (or bits 13 to 6, 4, and 3 for the SMR00, or SMR02 register) to “0”. Be sure to set bit 5 to “1”.**

**Remark**    m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00),  
q: UART number (q = 0, 1), r: IIC number (r = 00)

(4) Serial communication operation setting register mn (SCRmn)

The SCRmn register is a communication operation setting register of channel n. It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.

Rewriting the SCRmn register is prohibited when the register is in operation (when SEMn = 1).

The SCRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets the SCRmn register to 0087H.

**Figure 13 - 8 Format of Serial communication operation setting register mn (SCRmn) (1/2)**

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03)      After reset: 0087H      R/W

Symbol    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1    0

SCRmn	TXE mn	RXE mn	DAP mn	CKP mn	0	EOC mn	PTC mn1	PTC mn0	DIR mn	0	SLCm n1 Note 1	SLC mn0	0	1	DLSm n1 Note 2	DLS mn0
-------	-----------	-----------	-----------	-----------	---	-----------	------------	------------	-----------	---	----------------------	------------	---	---	----------------------	------------

TXE mn	RXE mn	Setting of operation mode of channel n
0	0	Disable communication.
0	1	Reception only
1	0	Transmission only
1	1	Transmission/reception

DAP mn	CKP mn	Selection of data and clock phase in CSI mode	Type
0	0		1
0	1		2
1	0		3
1	1		4

Be sure to set DAPmn, CKPmn = 0, 0 in the UART mode and simplified I<sup>2</sup>C mode.

EOC mn	Selection of masking of error interrupt signal (INTSREx (x = 0, 1))
0	Masks error interrupt INTSREx (INTSRx is not masked).
1	Enables generation of error interrupt INTSREx (INTSRx is masked if an error occurs).
Set EOCmn = 0 in the CSI mode, simplified I <sup>2</sup> C mode, and during UART transmission <sup>Note 3</sup> .	

**Note 1.** The SCR00 and SCR02 registers only.

**Note 2.** The SCR00 and SCR01 registers only.  
Others are fixed to 1.

**Note 3.** When using CSImn not with EOCmn = 0, error interrupt INTSREn may be generated.

**Caution** Be sure to clear bits 3, 6, and 11 to “0”. (Also clear bit 5 of the SCR01 or SCR03 register to 0, as well as bit 1 of the SCR02 or SCR03 registers.) Be sure to set bit 2 to “1”.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00))

**Figure 13 - 9 Format of Serial communication operation setting register mn (SCRmn) (2/2)**

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03)      After reset: 0087H      R/W

Symbol    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1    0

SCRmn	TXE mn	RXE mn	DAP mn	CKP mn	0	EOC mn	PTC mn1	PTC mn0	DIR mn	0	SLCm n1 Note 1	SLC mn0	0	1	DLSm n1 Note 2	DLS mn0
-------	-----------	-----------	-----------	-----------	---	-----------	------------	------------	-----------	---	----------------------	------------	---	---	----------------------	------------

PTC mn1	PTC mn0	Setting of parity bit in UART mode	
		Transmission	Reception
0	0	Does not output the parity bit.	
0	1	Outputs 0 parity <sup>Note 3</sup> .	
1	0	Outputs even parity.	
1	1	Outputs odd parity.	

Be sure to set PTCmn1, PTCmn0 = 0, 0 in the CSI mode and simplified I<sup>2</sup>C mode.

DIR mn	Selection of data transfer sequence in CSI and UART modes
0	Inputs/outputs data with MSB first.
1	Inputs/outputs data with LSB first.

Be sure to clear DIRmn = 0 in the simplified I<sup>2</sup>C mode.

SLCmn1 Note 1	SLC mn0	Setting of stop bit in UART mode
0	0	No stop bit
0	1	Stop bit length = 1 bit
1	0	Stop bit length = 2 bits (mn = 00, 02 only)
1	1	Setting prohibited

When the transfer end interrupt is selected, the interrupt is generated when all stop bits have been completely transferred.  
Set 1 bit (SLCmn1, SLCmn0 = 0, 1) during UART reception and in the simplified I<sup>2</sup>C mode.  
Set no stop bit (SLCmn1, SLCmn0 = 0, 0) in the CSI mode.

DLSmn1 Note 2	DLS mn0	Setting of data length in CSI and UART modes
0	1	9-bit data length (stored in bits 0 to 8 of the SDRmn register) (settable in UART mode only)
1	0	7-bit data length (stored in bits 0 to 6 of the SDRmn register)
1	1	8-bit data length (stored in bits 0 to 7 of the SDRmn register)
Other than above		Setting prohibited

Be sure to set DLSmn1, DLSmn0 = 1, 1 in the simplified I<sup>2</sup>C mode.

**Note 1.** The SCR00, and SCR02 registers only.

**Note 2.** The SCR00 and SCR01 registers only.  
Others are fixed to 1.

**Note 3.** 0 is always added regardless of the data contents.

**Caution** Be sure to clear bits 3, 6, and 11 to "0". (Also clear bit 5 of the SCR01 or SCR03 register to 0, as well as bit 1 of the SCR02 or SCR03 registers.) Be sure to set bit 2 to "1".

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)

(5) Higher 7 bits of the serial data register mn (SDRmn)

The SDRmn register is the transmit/receive data register (16 bits) of channel n. Bits 8 to 0 (lower 9 bits) of SDR00 and SDR01 or bits 7 to 0 (lower 8 bits) of SDR02 and SDR03 function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (fmck, fsck).

If the CCSmn bit of serial mode register mn (SMRmn) is cleared to 0, the clock set by dividing the operating clock by the higher 7 bits of the SDRmn register is used as the transfer clock.


The lower 8/9 bits of the SDRmn register function as a transmit/receive buffer register. During reception, the parallel data converted by the shift register is stored in the lower 8/9 bits, and during transmission, the data to be transmitted to the shift register is set to the lower 8/9 bits.

The SDRmn register can be read or written in 16-bit units.

However, the higher 7 bits can be written or read only when the operation is stopped (SEmn = 0). During operation (SEmn = 1), a value is written only to the lower 8/9 bits of the SDRmn register. When the SDRmn register is read during operation, 0 is always read.

Reset signal generation clears the SDRmn register to 0000H.

**Figure 13 - 10 Format of Serial data register mn (SDRmn)**



(Caution and Remark are listed on the next page.)

**Caution 1.** Be sure to clear bit 8 of the SDR02 or SDR03 register to “0”.

**Caution 2.** Setting SDRmn[15:9] = (0000000B, 0000001B) is prohibited when UART is used.

**Caution 3.** Setting SDRmn[15:9] = 0000000B is prohibited when simplified I<sup>2</sup>C is used. Set SDRmn[15:9] to 0000001B or greater.

**Caution 4.** Do not write eight bits to the lower eight bits if operation is stopped (SEmn = 0). (If these bits are written to, the higher seven bits are cleared to 0.)

**Remark 1.** For the function of the lower 8/9 bits of the SDRmn register, see 13.2 Configuration of Serial Array Unit.

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(6) Serial flag clear trigger register mn (SIRmn)

The SIRmn register is a trigger register that is used to clear each error flag of channel n.

When each bit (FECTmn, PECTmn, OVCTmn) of this register is set to 1, the corresponding bit (FEFmn, PEFmn, OVFmn) of serial status register mn is cleared to 0. Because the SIRmn register is a trigger register, it is cleared immediately when the corresponding bit of the SSRmn register is cleared.

The SIRmn register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SIRmn register can be set with an 8-bit memory manipulation instruction with SIRmnL.

Reset signal generation clears the SIRmn register to 0000H.

**Figure 13 - 11 Format of Serial flag clear trigger register mn (SIRmn)**

Address: F0108H, F0109H (SIR00) to F010EH, F010FH (SIR03)      After reset: 0000H      R/W

Symbol    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1    0

SIRmn	0	0	0	0	0	0	0	0	0	0	0	0	0	FEC Tmn Note	PEC Tmn	OVC Tmn
-------	---	---	---	---	---	---	---	---	---	---	---	---	---	--------------------	------------	------------

FEC Tmn Note	Clear trigger of framing error of channel n														
0	Not cleared														
1	Clears the FEFmn bit of the SSRmn register to 0.														

PEC Tmn	Clear trigger of parity error flag of channel n														
0	Not cleared														
1	Clears the PEFmn bit of the SSRmn register to 0.														

OVC Tmn	Clear trigger of overrun error flag of channel n														
0	Not cleared														
1	Clears the OVFmn bit of the SSRmn register to 0.														

**Note**      The SIR01 and SIR03 registers only.

**Caution**    **Be sure to clear bits 15 to 3 (or bits 15 to 2 for the SIR00 or SIR02 register) to "0".**

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

**Remark 2.** When the SIRmn register is read, 0000H is always read.

(7) Serial status register mn (SSRmn)

The SSRmn register is a register that indicates the communication status and error occurrence status of channel n. The errors indicated by this register are a framing error, parity error, and overrun error.

The SSRmn register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSRmn register can be set with an 8-bit memory manipulation instruction with SSRmnL. Reset signal generation clears the SSRmn register to 0000H.

**Figure 13 - 12 Format of Serial status register mn (SSRmn) (1/2)**

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03)      After reset: 0000H      R

Symbol    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1    0

SSRmn	0	0	0	0	0	0	0	0	0	TSF mn Note 3	BFF mn Note 3	0	0	FEF mn Note 1	PEF mn Note 2	OVF mn Note 2
-------	---	---	---	---	---	---	---	---	---	---------------------	---------------------	---	---	---------------------	---------------------	---------------------

TSF mn Note 3	Communication status indication flag of channel n
0	Communication is stopped or suspended.
1	Communication is in progress.
<p>&lt;Clear conditions&gt;</p> <ul style="list-style-type: none"> <li>The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is suspended).</li> <li>Communication ends.</li> </ul> <p>&lt;Set condition&gt;</p> <ul style="list-style-type: none"> <li>Communication starts.</li> </ul>	

BFF mn Note 3	Buffer register status indication flag of channel n
0	Valid data is not stored in the SDRmn register.
1	Valid data is stored in the SDRmn register.
<p>&lt;Clear conditions&gt;</p> <ul style="list-style-type: none"> <li>Transferring transmit data from the SDRmn register to the shift register ends during transmission.</li> <li>Reading receive data from the SDRmn register ends during reception.</li> <li>The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is enabled).</li> </ul> <p>&lt;Set conditions&gt;</p> <ul style="list-style-type: none"> <li>Transmit data is written to the SDRmn register while the TXEmn bit of the SCRmn register is set to 1 (transmission or transmission and reception mode in each communication mode).</li> <li>Receive data is stored in the SDRmn register while the RXEmn bit of the SCRmn register is set to 1 (reception or transmission and reception mode in each communication mode).</li> <li>A reception error occurs.</li> </ul>	

**Note 1.** The SSR01 and SSR03 registers only.

**Note 2.** The SSR00, SSR02, and SSR03 registers only.

**Note 3.** The SSR00 and SSR02 registers only.

**Caution** If data is written to the SDRmn register when BFFmn = 1, the transmit/receive data stored in the register is discarded and an overrun error (OVEmn = 1) is detected.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)



(8) Serial channel start register m (SSm)

The SSm register is a trigger register that is used to enable starting communication/count by each channel. When 1 is written a bit of this register (SSmn), the corresponding bit (SEmn) of serial channel enable status register m (SEm) is set to 1 (Operation is enabled). Because the SSmn bit is a trigger bit, it is cleared immediately when SEmn = 1.

The SSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSm register can be set with an 1-bit or 8-bit memory manipulation instruction with SSmL. Reset signal generation clears the SSm register to 0000H.

**Figure 13 - 14 Format of Serial channel start register m (SSm)**

Address: F0122H, F0123H (SS0)                      After reset: 0000H    R/W

Symbol    15    14    13    12    11    10    9    8    7    6    5    4    3    2    1    0

SS0	0	0	0	0	0	0	0	0	0	0	0	0	SS03	SS02	SS01	SS00
-----	---	---	---	---	---	---	---	---	---	---	---	---	------	------	------	------

SSm n	Operation start trigger of channel n
0	No trigger operation
1	Sets the SEmn bit to 1 and enters the communication wait status <sup>Note</sup> .

**Note**            If set the SSmn = 1 to during a communication operation, will wait status to stop the communication. At this time, holding status value of control register and shift register, SCKmn and SOMn pins, and FEFmn, PEFmn, OVFmn flags.

**Caution 1.** Be sure to clear bits 15 to 4 of the SS0 register to “0”.

**Caution 2.** For the UART reception, set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after 4 or more fmck clocks have elapsed.

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

**Remark 2.** When the SSm register is read, 0000H is always read.







(12) Serial output register m (SOM)

The SOM register is a buffer register for serial output of each channel.

The value of the SOMn bit of this register is output from the serial data output pin of channel n.

The value of the CKOMn bit of this register is output from the serial clock output pin of channel n.

The SOMn bit of this register can be rewritten by software only when serial output is disabled (SOEmn = 0).

When serial output is enabled (SOEmn = 1), rewriting by software is ignored, and the value of the register can be changed only by a serial communication operation.

The CKOMn bit of this register can be rewritten by software only when the channel operation is stopped (SEmn = 0). While channel operation is enabled (SEmn = 1), rewriting by software is ignored, and the value of the CKOMn bit can be changed only by a serial communication operation.

To use the pin for serial interface as a port function pin, set the corresponding CKOMn and SOMn bits to "1".

The SOM register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears the SOM register to 0F0FH.

**Figure 13 - 18 Format of Serial output register m (SOM)**

Address: F0128H, F0129H

After reset: 0F0FH R/W

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

SO0	0	0	0	0	0	0	0	CKO 00	0	0	0	0	0	SO 02	0	SO 00
-----	---	---	---	---	---	---	---	-----------	---	---	---	---	---	----------	---	----------

CKO mn	Serial clock output of channel n														
0	Serial clock output value is "0".														
1	Serial clock output value is "1".														

SO mn	Serial data output of channel n														
0	Serial data output value is "0".														
1	Serial data output value is "1".														

**Caution** Be sure to clear bits 15 to 9, 7 to 3 and 1 of the SOM register to "0".

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(13) Serial output level register m (SOLm)

The SOLm register is a register that is used to set inversion of the data output level of each channel.

This register can be set only in the UART mode. Be sure to set 0 for corresponding bit in the CSI mode and simplifies I<sup>2</sup>C mode.

Inverting channel n by using this register is reflected on pin output only when serial output is enabled (SOEmn = 1). When serial output is disabled (SOEmn = 0), the value of the SOMn bit is output as is.

Rewriting the SOLm register is prohibited when the register is in operation (when SEMn = 1).

The SOLm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SOLm register can be set with an 8-bit memory manipulation instruction with SOLmL.

Reset signal generation clears the SOLm register to 0000H.

**Figure 13 - 19 Format of Serial output level register m (SOLm)**

Address: F0134H, F0135H (SOL0)

After reset: 0000H R/W

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

SOL0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOL 02	0	SOL 00
------	---	---	---	---	---	---	---	---	---	---	---	---	---	-----------	---	-----------

SOL mn	Selects inversion of the level of the transmit data of channel n in UART mode
0	Communication data is output as is.
1	Communication data is inverted and output.

**Caution** Be sure to clear bits 15 to 3, and 1 of the SOL0 register to “0”.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

(14) Serial standby control register m (SSCm)

The SSC0 register is used to control the startup of reception (the SNOOZE mode) while in the STOP mode when receiving CSI00 or UART0 serial data.

The SSCm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSCm register can be set with an 8-bit memory manipulation instruction with SSCmL. Reset signal generation clears the SSCm register to 0000H.

**Caution** The maximum transfer rate in the SNOOZE mode is as follows.

- When using CSI00: 1 Mbps
- When using UART0: 9600 bps

Figure 13 - 20 Format of Serial standby control register m (SSCm)

Address: F0138H (SSC0)

After reset: 0000H R/W

Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

SSCm	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SSECm	SWCm
------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	-------	------

SSECm	Selection of whether to enable or stop the generation of transfer end interrupts
0	Enable the generation of error interrupts (INTSRE0). In the following cases, the clock request signal (an internal signal) to the clock generator is also cleared: <ul style="list-style-type: none"> <li>• When the SWCm bit is cleared to 0</li> <li>• When the UART reception start bit is mistakenly detected</li> </ul>
1	Stop the generation of error interrupts (INTSRE0). In the following cases, the clock request signal (an internal signal) to the clock generator is also cleared: <ul style="list-style-type: none"> <li>• When the SWCm bit is cleared to 0</li> <li>• When the UART reception start bit is mistakenly detected</li> <li>• When the transfer end interrupt generation timing is based on a parity error or framing error</li> </ul>

SWCm	Setting of the SNOOZE mode
0	Do not use the SNOOZE mode function.
1	Use the SNOOZE mode function.
<ul style="list-style-type: none"> <li>• When there is a hardware trigger signal in the STOP mode, the STOP mode is exited, and A/D conversion is performed without operating the CPU (the SNOOZE mode).</li> <li>• The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fCLK). If any other clock is selected, specifying this mode is prohibited.</li> <li>• Even when using SNOOZE mode, be sure to set the SWCm bit to 0 in normal operation mode and change it to 1 just before shifting to STOP mode. Also, be sure to change the SWCm bit to 0 after returning from STOP mode to normal operation mode.</li> </ul>	

**Caution** Setting SSECm, SWCm = 1, 0 is prohibited.

(15) Input switch control register (ISC)

The SSIE0 bit controls the  $\overline{SSI00}$  pin input of channel 0 during CSI00 communication and in slave mode.

While a high level is being input to the  $\overline{SSI00}$  pin, no transmission/reception operation is performed even if a serial clock is input. While a low level is being input to the  $\overline{SSI00}$  pin, a transmission/reception operation is performed according to each mode setting if a serial clock is input.

The ISC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the ISC register to 00H.

**Figure 13 - 21 Format of Input switch control register (ISC)**

Address: F0073H      After reset: 00H      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

ISC	SSIE00	0	0	0	0	0	0	0	0
-----	--------	---	---	---	---	---	---	---	---

SSIE00	Channel 0 $\overline{SSI00}$ input setting in CSI communication and slave mode
0	Disables $\overline{SSI00}$ pin input.
1	Enables $\overline{SSI00}$ pin input.

**Caution**    Be sure to clear bits 6 to 0 to "0".

(16) Noise filter enable register 0 (NFEN0)

The NFEN0 register is used to set whether the noise filter can be used for the input signal from the serial data input pin to each channel.

Disable the noise filter of the pin used for CSI or simplified I<sup>2</sup>C communication, by clearing the corresponding bit of this register to 0.

Enable the noise filter of the pin used for UART communication, by setting the corresponding bit of this register to 1.

When the noise filter is enabled, CPU/peripheral hardware clock (fCLK) is synchronized with 2-clock match detection. When the noise filter is OFF, only synchronization is performed with the CPU/peripheral hardware clock (fMCK) <sup>Note</sup>.

The NFEN0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the NFEN0 register to 00H.

**Note** For details, see **6.5.1 (2) When valid edge of input signal via the T1mn pin is selected (CCSmn = 1)** and **6.5.2 Start timing of counter**.

**Figure 13 - 22 Format of Noise filter enable register 0 (NFEN0)**

Address: F0070H	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0
NFEN0	0	0	0	0	0	SNFEN10	0	SNFEN00

SNFEN10	Use of noise filter of RxD1 pin
0	Noise filter OFF
1	Noise filter ON
Set the SNFEN10 bit to 1 to use the RxD1 pin. Clear the SNFEN10 bit to 0 to use the other than RxD1 pin.	

SNFEN00	Use of noise filter of RxD0 pin
0	Noise filter OFF
1	Noise filter ON
Set the SNFEN00 bit to 1 to use the RxD0 pin. Clear the SNFEN00 bit to 0 to use the other than RxD0 pin.	

**Caution** Be sure to clear bits 7 to 3 and 1 to "0".

(17) Port input mode registers 0, 3, 5 (PIM0, PIM3, PIM5)

These registers set the input buffer of ports 0, 3, and 5 in 1-bit units.

The PIM0, PIM3, and PIM5 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the PIM0, PIM3 and PIM5 registers to 00H.

**Figure 13 - 23 Format of Port input mode registers 0, 1, 3, 5 (PIM0, PIM1, PIM3, PIM5)**

Address: F0040H	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0
PIM0	0	0	0	0	0	0	PIM01	0
Address F0043H	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0
PIM3	0	0	0	0	0	0	0	PIM30
Address F0045H	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0
PIM5	0	0	0	0	0	0	0	PIM50
PIMmn	Pmn pin input buffer selection (m = 0, 3, 5; n = 0, 1)							
0	Normal input buffer							
1	TTL input buffer							

(18) Port output mode registers 0, 3, 5 (POM0, POM3, POM5)

These registers set the output mode of ports 0, 3, and 5 in 1-bit units.

The POM0, POM3, and POM5 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the POM0, POM3, and POM5 registers to 00H.

**Figure 13 - 24 Format of Port output mode registers 0, 3, 5 (POM0, POM3, POM5)**

Address: F0050H	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0
POM0	0	0	0	0	0	0	0	POM00
Address: F0053H	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0
POM3	0	0	0	0	0	0	0	PIM30
Address: F0055H	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0
POM5	0	0	0	0	0	0	POM51	POM50

POMmn	Pmn pin output buffer selection (m = 0, 3, 5; n = 0, 1)
0	Normal output mode When the input, enable to the PUm <sub>n</sub> bit.
1	N-ch open-drain output (V <sub>DD</sub> tolerance) mode When the input, disable to the PUm <sub>n</sub> bit.

## (19) Port mode registers 0, 3, 5, 6 (PM0, PM3, PM5, PM6)

These registers set input/output of ports 0, 3, 5, 6 in 1-bit units.

When using the ports (such as P00/ANI17/TI00/TxD1, P30/INTP3/ $\overline{\text{SCK00}}$ /SCL00/TRJO0) to be shared with the serial data output pin or serial clock output pin for serial data output or serial clock output, set the port mode register (PMxx) bit and port mode control register (PMCxx) bit corresponding to each port to 0. And set the port register (Pxx) bit corresponding to each port to 1.

Example When using P00/ANI17/TI00/TxD1 for serial data output or serial clock output

Set the PM00 bit of the port mode register 0 to 0.

Set the P00 bit of the port register 0 to 1.

When using the ports (such as P30/INTP3/ $\overline{\text{SCK00}}$ /SCL00/TRJO0, P50/INTP1/SI00/RxD0/TOOLRxD/SDA00) to be shared with the serial data input pin or serial clock input pin for serial data input or serial clock input, set the port mode register (PMxx) bit corresponding to each port to 1. At this time, the port register (Pxx) bit may be 0 or 1.

Example When using P50/INTP1/SI00/RxD0/TOOLRxD/SDA00 for serial data input or serial clock input

Set the PM50 bit of port mode register 5 to 1.

Set the P50 bit of port register 5 to 0 or 1.

The PM0, PM3, PM5, PM6 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets the PM0, PM3, PM5, PM6 registers to FFH.

**Figure 13 - 25 Format of Port mode registers 0, 3, 5, 6 (PM0, PM3, PM5, PM6)**

Address: FFF20H	After reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0
PM0	1	1	1	1	1	1	PM01	PM00
Address: FFF23H	After reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	1	1	1	PM31	PM30
Address: FFF25H	After reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0
PM5	1	1	1	1	1	1	PM51	PM50
Address: FFF26H	After reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0
PM6	1	1	1	1	1	PM62	PM61	PM60
PMmn	Pmn pin I/O mode selection (m = 0, 3, 5, 6; n = 0 to 2)							
0	Output mode (output buffer on)							
1	Input mode (output buffer off)							

### 13.4 Operation Stop Mode

Each serial interface of serial array unit has the operation stop mode.

In this mode, serial communication cannot be executed, thus reducing the power consumption.

In addition, the pin for serial interface can be used as port function pins in this mode.

### 13.4.1 Stopping the operation by units


The stopping of the operation by units is set by using peripheral enable register 0 (PER0).

The PER0 register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

To stop the operation of serial array unit 0, set bit 2 (SAU0EN) to 0.

**Figure 13 - 26 Peripheral Enable Register 0 (PER0) Setting When Stopping the Operation by Units**

(a) Peripheral enable register 0 (PER0)... Set only the bit of SAUm to be stopped to 0.



**Caution 1.** If SAUmEN = 0, writing to a control register of serial array unit m is ignored, and, even if the register is read, only the default value is read

Note that this does not apply to the following registers.

- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Port input mode registers 0, 3, 5 (PIM0, PIM3, PIM5)
- Port output mode registers 0, 3, 5 (POM0, POM3, POM5)
- Port mode registers 0, 3, 5, 6 (PM0, PM3, PM5, PM6)
- Port registers 0, 3, 5, 6 (P0, P3, P5, P6)

**Caution 2.** Be sure to clear the following bits to 0.

Bits 1, 3, 4, 6


**Remark** ×: Bits not used with serial array units (depending on the settings of other peripheral functions)  
 0/1: Set to 0 or 1 depending on the usage of the user

### 13.4.2 Stopping the operation by channels

The stopping of the operation by channels is set using each of the following registers.


**Figure 13 - 27 Each Register Setting When Stopping the Operation by Channels**

- (a) Serial channel stop register m (STm)... This register is a trigger register that is used to enable stopping communication/count by each channel.



\* Because the ST<sub>m</sub>n bit is a trigger bit, it is cleared immediately when SE<sub>m</sub>n = 0.

- (b) Serial Channel Enable Status Register m (SEm)... This register indicates whether data transmission/reception operation of each channel is enabled or stopped.




\* The SE<sub>m</sub> register is a read-only status register, whose operation is stopped by using the ST<sub>m</sub> register. With a channel whose operation is stopped, the value of the CKO<sub>m</sub>n bit of the SO<sub>m</sub> register can be set by software.

- (c) Serial output enable register m (SOEm)... This register is a register that is used to enable or stop output of the serial communication operation of each channel.




\* For channel n, whose serial output is stopped, the SO<sub>m</sub>n bit value of the SO<sub>m</sub> register can be set by software.

- (d) Serial output register m (SOm)... This register is a buffer register for serial output of each channel.



\* When using pins corresponding to each channel as port function pins, set the corresponding CKO<sub>m</sub>n, SO<sub>m</sub>n bits to "1".

- (e) Input switch control register (ISC)... SSI00 input setting in CSI00 slave channel (channel 0 of unit 0).



**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3)

**Remark 2.** : Setting disabled (set to the initial value)  
0/1: Set to 0 or 1 depending on the usage of the user

### 13.5 Operation of 3-Wire Serial I/O (CSI00) Communication

This is a clocked communication function that uses three lines: serial clock ( $\overline{\text{SCK}}$ ) and serial data (SI and SO) lines.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable
- Level setting of transmit/receive data

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate

During master communication (CSI00): Max.  $f_{\text{CLK}}/2$  Notes 1, 2

During slave communication: Max.  $f_{\text{MCK}}/6$  Note 2

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt

[Error detection flag]

- Overrun error

CSIs of following channels supports the SNOOZE mode. When  $\overline{\text{SCK}}$  input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only following CSIs can be specified for asynchronous reception.

- CSI00

In addition, CSI00 supports the slave select input function. For details, refer to **13.6 Clock Synchronous Serial Communication with Slave Select Input Function**.

**Note 1.** In master communication (CSI00), maximum transfer rate become  $f_{\text{MCK}}/2$  when the following conditions.

- $2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$
- $f_{\text{MCK}} \leq 24 \text{ MHz}$
- $\text{PIOR1} = 0$

Other cases, maximum transfer rate become  $f_{\text{MCK}}/4$ .

**Note 2.** Use the clocks within a range satisfying the  $\overline{\text{SCK}}$  cycle time ( $t_{\text{CKY}}$ ) characteristics (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

The channels supporting 3-wire serial I/O (CSI00) are channels 0 to 2 of SAU0.

- 30, 32-pin products

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I <sup>2</sup> C
0	0	CSI00 (supporting slave select input function)	UART0	IIC00
	1	—	UART1	—
	2	—		—
	3	—		—

3-wire serial I/O (CSI00) performs the following seven types of communication operations.

- Master transmission (See 13.5.1.)
- Master reception (See 13.5.2.)
- Master transmission/reception (See 13.5.3.)
- Slave transmission (See 13.5.4.)
- Slave reception (See 13.5.5.)
- Slave transmission/reception (See 13.5.6.)
- SNOOZE mode function (CSI00 only) (See 13.5.7.)

### 13.5.1 Master transmission

Master transmission is that the μPD79F7027, μPD79F7028 outputs a transfer clock and transmits data to another device.


3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SO00
Interrupt	INTCSI00 Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	None
Transfer data length	7 or 8 bits
Transfer rate	Max. $f_{mck}/2$ [Hz] (CSI00) Min. $f_{clk}/(2 \times 2^{15} \times 128)$ [Hz] <small>Note <math>f_{clk}</math>: System clock frequency</small>
Data phase	Selectable by the DAPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• DAPmn = 0: Data output starts from the start of the operation of the serial clock.</li> <li>• DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.</li> </ul>
Clock phase	Selectable by the CKPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• CKPmn = 0: Forward</li> <li>• CKPmn = 1: Reverse</li> </ul>
Data direction	MSB or LSB first

**Note** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03

(1) Register setting

**Figure 13 - 28 Example of Contents of Registers for Master Transmission of 3-Wire Serial I/O (CSI00) (1/2)**



**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

**Remark 2.** : Setting is fixed in the CSI master transmission mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 29 Example of Contents of Registers for Master Transmission of 3-Wire Serial I/O (CSI00) (2/2)**

(e) Serial output enable register m (SOEm)... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	0	SOm2 x	0	SOEm0 0/1

(f) Serial channel start register m (SSm)... Sets only the bits of the target channel to 1.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 x	SSm2 x	SSm1 x	SSm0 0/1

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
mn = 00 to 03


**Remark 2.** : Setting disabled (set to the initial value)  
x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure


**Figure 13 - 30 Initial Setting Procedure for Master Transmission**



**Figure 13 - 31 Procedure for Stopping Master Transmission**




**Figure 13 - 32 Procedure for Resuming Master Transmission**



**Remark** If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.


(3) Processing flow (in single-transmission mode)

**Figure 13 - 33 Timing Chart of Master Transmission (in Single-Transmission Mode)**  
 (Type 1: DAPmn = 0, CKPmn = 0)




**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

Figure 13 - 34 Flowchart of Master Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)

**Figure 13 - 35 Timing Chart of Master Transmission (in Continuous Transmission Mode)**  
 (Type 1: DAPmn = 0, CKPmn = 0)




**Note** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

**Caution** The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

Figure 13 - 36 Flowchart of Master Transmission (in Continuous Transmission Mode)



**Remark** <1> to <6> in the figure correspond to <1> to <6> in Figure 13 - 35 Timing Chart of Master Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0).

### 13.5.2 Master reception

Master reception is that the μPD79F7027, μPD79F7028 outputs a transfer clock and receives data from other device.


3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00
Interrupt	INTCSI00 Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. $f_{mck}/2$ [Hz] (CSI00) Min. $f_{clk}/(2 \times 2^{15} \times 128)$ [Hz] <small>Note <math>f_{clk}</math>: System clock frequency</small>
Data phase	Selectable by the DAPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• DAPmn = 0: Data input starts from the start of the operation of the serial clock.</li> <li>• DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.</li> </ul>
Clock phase	Selectable by the CKPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• CKPmn = 0: Forward</li> <li>• CKPmn = 1: Reverse</li> </ul>
Data direction	MSB or LSB first

**Note** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03

(1) Register setting

**Figure 13 - 37 Example of Contents of Registers for Master Reception of 3-Wire Serial I/O (CSI00) (1/2)**



**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

**Remark 2.** : Setting is fixed in the CSI master reception mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 38 Example of Contents of Registers for Master Reception of 3-Wire Serial I/O (CSI00) (2/2)**

(e) Serial output enable register m (SOEm)... The register that not used in this mode.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	0	SOEm2 x	0	SOEm0 x

(f) Serial channel start register m (SSm)... Sets only the bits of the target channel to 1.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 x	SSm2 x	SSm1 x	SSm0 0/1

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
mn = 00 to 03

**Remark 2.** : Setting disabled (set to the initial value)  
x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

**Figure 13 - 39 Initial Setting Procedure for Master Reception**



**Figure 13 - 40 Procedure for Stopping Master Reception**






Figure 13 - 41 Procedure for Resuming Master Reception



**Remark** If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.


(3) Processing flow (in single-reception mode)

**Figure 13 - 42 Timing Chart of Master Reception (in Single-Reception Mode)**  
 (Type 1: DAPmn = 0, CKPmn = 0)




**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

Figure 13 - 43 Flowchart of Master Reception (in Single-Reception Mode)



(4) Processing flow (in continuous reception mode)

**Figure 13 - 44 Timing Chart of Master Reception (in Continuous Reception Mode)**  
 (Type 1: DAPmn = 0, CKPmn = 0)




**Caution** The MDmn0 bit can be rewritten even during operation. However, rewrite it before receive of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last receive data.

**Remark 1.** <1> to <8> in the figure correspond to <1> to <8> in Figure 13 - 45 Flowchart of Master Reception (in Continuous Reception Mode).

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

Figure 13 - 45 Flowchart of Master Reception (in Continuous Reception Mode)



**Remark** <1> to <8> in the figure correspond to <1> to <8> in Figure 13 - 44 Timing Chart of Master Reception (in Continuous Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0).

### 13.5.3 Master transmission/reception

Master transmission/reception is that the μPD79F7027, μPD79F7028 outputs a transfer clock and transmits/receives data to/from other device.


3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00, SO00
Interrupt	INTCSI00 Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. $f_{mck2}$ [Hz] (CSI00) Min. $f_{clk}/(2 \times 2^{15} \times 128)$ [Hz] <small>Note <math>f_{clk}</math>: System clock frequency</small>
Data phase	Selectable by the DAPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• DAPmn = 0: Data I/O starts at the start of the operation of the serial clock.</li> <li>• DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.</li> </ul>
Clock phase	Selectable by the CKPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• CKPmn = 0: Forward</li> <li>• CKPmn = 1: Reverse</li> </ul>
Data direction	MSB or LSB first

**Note** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03

(1) Register setting

**Figure 13 - 46 Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial I/O (CSI00) (1/2)**



**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

**Remark 2.** : Setting is fixed in the CSI master transmission/reception mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 47 Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial I/O (CSI00) (2/2)**

(e) Serial output enable register m (SOEm)... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	0	SOEm2 x	0	SOEm0 0/1

(f) Serial channel start register m (SSm)... Sets only the bits of the target channel to 1.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 x	SSm2 x	SSm1 x	SSm0 0/1

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
mn = 00 to 03


**Remark 2.** : Setting disabled (set to the initial value)  
x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure


**Figure 13 - 48 Initial Setting Procedure for Master Transmission/Reception**



**Figure 13 - 49 Procedure for Stopping Master Transmission/Reception**




**Figure 13 - 50 Procedure for Resuming Master Transmission/Reception**




(3) Processing flow (in single-transmission/reception mode)

**Figure 13 - 51 Timing Chart of Master Transmission/Reception (in Single-Transmission/Reception Mode)  
(Type 1: DAPmn = 0, CKPmn = 0)**




**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
mn = 00 to 03

Figure 13 - 52 Flowchart of Master Transmission/Reception (in Single- Transmission/Reception Mode)



(4) Processing flow (in continuous transmission/reception mode)

**Figure 13 - 53 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)  
(Type 1: DAPmn = 0, CKPmn = 0)**



**Note 1.** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.


**Note 2.** The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.

**Caution** The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

**Remark 1.** <1> to <8> in the figure correspond to <1> to <8> in Figure 13 - 54 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
mn = 00 to 03

Figure 13 - 54 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)



**Remark** <1> to <8> in the figure correspond to <1> to <8> in Figure 13 - 53 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0).

### 13.5.4 Slave transmission

Slave transmission is that the μPD79F7027, μPD79F7028 transmits data to another device in the state of a transfer clock being input from another device.

3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SO00
Interrupt	INTCSI00 Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. $f_{mck}/6$ [Hz] <small>Notes 1, 2.</small>
Data phase	Selectable by the DAPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• DAPmn = 0: Data output starts from the start of the operation of the serial clock.</li> <li>• DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.</li> </ul>
Clock phase	Selectable by the CKPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• CKPmn = 0: Forward</li> <li>• CKPmn = 1: Reverse</li> </ul>
Data direction	MSB or LSB first

**Note 1.** Because the external serial clock input to the  $\overline{\text{SCK00}}$  pin is sampled internally and used, the fastest transfer rate is  $f_{mck}/6$  [Hz]. Set up the SPSm register so that this external clock is at least  $f_{sck}/2$  as set by the SDRmn register.


**Note 2.** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

**Remark 1.**  $f_{mck}$ : Operation clock frequency of target channel

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03

(1) Register setting

**Figure 13 - 55 Example of Contents of Registers for Slave Transmission of 3-Wire Serial I/O (CSI00) (1/2)**



**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

**Remark 2.** : Setting is fixed in the CSI slave transmission mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 56 Example of Contents of Registers for Slave Transmission of 3-Wire Serial I/O (CSI00) (2/2)**

(e) Serial output enable register m (SOEm)... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	0	SOEm2 x	0	SOEm0 0/1

(f) Serial channel start register m (SSm)... Sets only the bits of the target channel to 1.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 x	SSm2 x	SSm1 x	SSm0 0/1

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
mn = 00 to 03


**Remark 2.** : Setting disabled (set to the initial value)  
x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure


**Figure 13 - 57 Initial Setting Procedure for Slave Transmission**



**Figure 13 - 58 Procedure for Stopping Slave Transmission**




**Figure 13 - 59 Procedure for Resuming Slave Transmission**



**Remark** If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.


(3) Processing flow (in single-transmission mode)

**Figure 13 - 60 Timing Chart of Slave Transmission (in Single-Transmission Mode)**  
 (Type 1: DAPmn = 0, CKPmn = 0)




**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

Figure 13 - 61 Flowchart of Slave Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)

**Figure 13 - 62 Timing Chart of Slave Transmission (in Continuous Transmission Mode)  
(Type 1: DAPmn = 0, CKPmn = 0)**




**Note** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

**Caution** The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
mn = 00 to 03

Figure 13 - 63 Flowchart of Slave Transmission (in Continuous Transmission Mode)



**Remark** <1> to <6> in the figure correspond to <1> to <6> in Figure 13 - 62 Timing Chart of Slave Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0).

### 13.5.5 Slave reception

Slave reception is that the μPD79F7027, μPD79F7028 receives data from another device in the state of a transfer clock being input from another device.

3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00
Interrupt	INTCSI00
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. $f_{mck}/6$ [Hz] <small>Notes 1, 2</small>
Data phase	Selectable by the DAPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• DAPmn = 0: Data input starts from the start of the operation of the serial clock.</li> <li>• DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.</li> </ul>
Clock phase	Selectable by the CKPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• CKPmn = 0: Forward</li> <li>• CKPmn = 1: Reverse</li> </ul>
Data direction	MSB or LSB first

**Note 1.** Because the external serial clock input to the  $\overline{SCK00}$  pin is sampled internally and used, the fastest transfer rate is  $f_{mck}/6$  [Hz]. Set up the SPSm register so that this external clock is at least  $f_{sck}/2$  as set by the SDRmn register.


**Note 2.** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

**Remark 1.**  $f_{mck}$ : Operation clock frequency of target channel

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03

(1) Register setting

**Figure 13 - 64 Example of Contents of Registers for Slave Reception of 3-Wire Serial I/O (CSI00) (1/2)**



**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

**Remark 2.** : Setting is fixed in the CSI slave reception mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 65 Example of Contents of Registers for Slave Reception of 3-Wire Serial I/O (CSI00) (2/2)**

(e) Serial output enable register m (SOEm)... The Register that not used in this mode.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	0	SOEm2 ×	0	SOEm0 ×

(f) Serial channel start register m (SSm)... Sets only the bits of the target channel to 1.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 ×	SSm2 ×	SSm1 ×	SSm0 0/1

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03


**Remark 2.** : Setting disabled (set to the initial value)  
 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure


**Figure 13 - 66 Initial Setting Procedure for Slave Reception**



**Figure 13 - 67 Procedure for Stopping Slave Reception**




**Figure 13 - 68 Procedure for Resuming Slave Reception**



**Remark** If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.


(3) Processing flow (in single-reception mode)

**Figure 13 - 69 Timing Chart of Slave Reception (in Single-Reception Mode)**  
 (Type 1: DAPmn = 0, CKPmn = 0)



**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

Figure 13 - 70 Flowchart of Slave Reception (in Single-Reception Mode)



### 13.5.6 Slave transmission/reception

Slave transmission/reception is that the μPD79F7027, μPD79F7028 transmits/receives data to/from another device in the state of a transfer clock being input from another device.

3-Wire Serial I/O	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00, SO00
Interrupt	INTCSI00 Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. $f_{mck}/6$ [Hz] <small>Notes 1, 2.</small>
Data phase	Selectable by the DAPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• DAPmn = 0: Data I/O starts from the start of the operation of the serial clock.</li> <li>• DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.</li> </ul>
Clock phase	Selectable by the CKPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• CKPmn = 0: Forward</li> <li>• CKPmn = 1: Reverse</li> </ul>
Data direction	MSB or LSB first

**Note 1.** Because the external serial clock input to the  $\overline{\text{SCK00}}$  pin is sampled internally and used, the fastest transfer rate is  $f_{mck}/6$  [Hz]. Set up the SPSm register so that this external clock is at least  $f_{sck}/2$  as set by the SDRmn register.


**Note 2.** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

**Remark 1.**  $f_{mck}$ : Operation clock frequency of target channel

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03

(1) Register setting

**Figure 13 - 71 Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial I/O (CSI00) (1/2)**



**Caution** Be sure to set transmit data to the SIOp register before the clock from the master is started.

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
 mn = 00 to 03

**Remark 2.** : Setting is fixed in the CSI master transmission/reception mode  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 72 Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial I/O (CSI00) (2/2)**

(e) Serial output enable register m (SOEm)... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	0	SOEm2 x	0	SOEm0 0/1

(f) Serial channel start register m (SSm)... Sets only the bits of the target channel to 1.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 x	SSm2 x	SSm1 x	SSm0 0/1

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
mn = 00 to 03

**Remark 2.** : Setting disabled (set to the initial value)  
0/1: Set to 0 or 1 depending on the usage of the user


(2) Operation procedure

**Figure 13 - 73 Initial Setting Procedure for Slave Transmission/Reception**




**Caution** Be sure to set transmit data to the SIOp register before the clock from the master is started.

**Figure 13 - 74 Procedure for Stopping Slave Transmission/Reception**



**Figure 13 - 75 Procedure for Resuming Slave Transmission/Reception**




**Caution 1.** Be sure to set transmit data to the SIOp register before the clock from the master is started.

**Caution 2.** If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.


(3) Processing flow (in single-transmission/reception mode)

**Figure 13 - 76 Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)  
(Type 1: DAPmn = 0, CKPmn = 0)**



**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
mn = 00 to 03


Figure 13 - 77 Flowchart of Slave Transmission/Reception (in Single- Transmission/Reception Mode)



**Caution** Be sure to set transmit data to the SIOp register before the clock from the master is started.

(4) Processing flow (in continuous transmission/reception mode)

**Figure 13 - 78 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)  
(Type 1: DAPmn = 0, CKPmn = 0)**



**Note 1.** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.


**Note 2.** The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.

**Caution** The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

**Remark 1.** <1> to <8> in the figure correspond to <1> to <8> in Figure 13 - 79 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), p: CSI number (p = 00)  
mn = 00 to 03

Figure 13 - 79 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)



**Caution** Be sure to set transmit data to the SIOp register before the clock from the master is started.

**Remark** <1> to <8> in the figure correspond to <1> to <8> in Figure 13 - 78 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0).

### 13.5.7 SNOOZE mode function

SNOOZE mode makes CSI operate reception by  $\overline{SCKp}$  pin input detection while the STOP mode. Normally CSI stops communication in the STOP mode. But, using the SNOOZE mode makes reception CSI operate unless the CPU operation by detecting  $\overline{SCKp}$  pin input. Only following channels can be set to the SNOOZE mode.

- CSI00


When using the SNOOZE mode function, set the SWCm bit of serial standby control register m (SSCm) to 1 before switching to the STOP mode.

**Caution 1.** The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for fCLK.

**Caution 2.** The maximum transfer rate when using CSIp in the SNOOZE mode is 1 Mbps.

(1) SNOOZE mode operation (once startup)

**Figure 13 - 80 Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)**



**Note 1.** Only read received data while SWCm = 1 and before the next edge of the  $\overline{SCKp}$  pin input is detected.

**Note 2.** The transfer end interrupt (INTCSIp) is cleared either when SWCm is cleared to 0 or when the next edge of the  $\overline{SCKp}$  pin input is detected.


**Caution** Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (clear the SEm0 bit, and stop the operation).

And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE mode release).

**Remark 1.** <1> to <11> in the figure correspond to <1> to <11> in Figure 13 - 81 Flowchart of SNOOZE Mode Operation (once startup).

**Remark 2.** m = 0; p = 00

Figure 13 - 81 Flowchart of SNOOZE Mode Operation (once startup)




**Remark 1.** <1> to <11> in the figure correspond to <1> to <11> in Figure 13 - 80 Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0).

**Remark 2.** m = 0; p = 00

(2) SNOOZE mode operation (continuous startup)

Figure 13 - 82 Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0)



**Note 1.** Only read received data while SWCm = 1 and before the next edge of the  $\overline{\text{SCKp}}$  pin input is detected.


**Note 2.** The transfer end interrupt (INTCSlp) is cleared either when SWCm is cleared to 0 or when the next edge of the  $\overline{\text{SCKp}}$  pin input is detected.

**Caution** Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (clear the SEm0 bit, and stop the operation).  
And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE release).

**Remark 1.** <1> to <10> in the figure correspond to <1> to <10> in Figure 13 - 83 Flowchart of SNOOZE Mode Operation (continuous startup).

**Remark 2.** m = 0; p = 00

Figure 13 - 83 Flowchart of SNOOZE Mode Operation (continuous startup)



**Remark 1.** <1> to <10> in the figure correspond to <1> to <10> in Figure 13 - 82 Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0).

**Remark 2.** m = 0; p = 00

### 13.5.8 Calculating transfer clock frequency

The transfer clock frequency for 3-wire serial I/O (CSI00) communication can be calculated by the following expressions.

(1) Master

$$\text{(Transfer clock frequency)} = \{\text{Operation clock (fmck) frequency of target channel}\} \div (\text{SDRmn}[15:9] + 1) \div 2 \text{ [Hz]}$$

(2) Slave

$$\text{(Transfer clock frequency)} = \{\text{Frequency of serial clock (SCK) supplied by master}\} \text{ Note [Hz]}$$

**Note** The permissible maximum transfer clock frequency is fmck/6.

**Remark** The value of SDRmn[15:9] is the value of bits 15 to 9 of serial data register mn (SDRmn) (0000000B to 1111111B) and therefore is 0 to 127.

The operation clock (fmck) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 13 - 2 Selection of Operation Clock For 3-Wire Serial I/O

SMR <sub>mn</sub> Register	SPS <sub>m</sub> Register								Operation Clock (f <sub>MCK</sub> ) Note	
	CKS <sub>mn</sub>	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00	f <sub>CLK</sub> = 24 MHz
0	x	x	x	x	0	0	0	0	f <sub>CLK</sub>	24 MHz
	x	x	x	x	0	0	0	1	f <sub>CLK</sub> /2	12 MHz
	x	x	x	x	0	0	1	0	f <sub>CLK</sub> /2 <sup>2</sup>	6 MHz
	x	x	x	x	0	0	1	1	f <sub>CLK</sub> /2 <sup>3</sup>	3 MHz
	x	x	x	x	0	1	0	0	f <sub>CLK</sub> /2 <sup>4</sup>	1.5 MHz
	x	x	x	x	0	1	0	1	f <sub>CLK</sub> /2 <sup>5</sup>	750 kHz
	x	x	x	x	0	1	1	0	f <sub>CLK</sub> /2 <sup>6</sup>	375 kHz
	x	x	x	x	0	1	1	1	f <sub>CLK</sub> /2 <sup>7</sup>	187.5 kHz
	x	x	x	x	1	0	0	0	f <sub>CLK</sub> /2 <sup>8</sup>	93.75 kHz
	x	x	x	x	1	0	0	1	f <sub>CLK</sub> /2 <sup>9</sup>	46.88 kHz
	x	x	x	x	1	0	1	0	f <sub>CLK</sub> /2 <sup>10</sup>	23.44 kHz
	x	x	x	x	1	0	1	1	f <sub>CLK</sub> /2 <sup>11</sup>	11.72 kHz
	x	x	x	x	1	1	0	0	f <sub>CLK</sub> /2 <sup>12</sup>	5.86 kHz
	x	x	x	x	1	1	0	1	f <sub>CLK</sub> /2 <sup>13</sup>	2.93 kHz
	x	x	x	x	1	1	1	0	f <sub>CLK</sub> /2 <sup>14</sup>	1.46 kHz
x	x	x	x	1	1	1	1	f <sub>CLK</sub> /2 <sup>15</sup>	732 Hz	
1	0	0	0	0	x	x	x	x	f <sub>CLK</sub>	24 MHz
	0	0	0	1	x	x	x	x	f <sub>CLK</sub> /2	12 MHz
	0	0	1	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>2</sup>	6 MHz
	0	0	1	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>3</sup>	3 MHz
	0	1	0	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>4</sup>	1.5 MHz
	0	1	0	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>5</sup>	750 kHz
	0	1	1	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>6</sup>	375 kHz
	0	1	1	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>7</sup>	187.5 kHz
	1	0	0	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>8</sup>	93.75 kHz
	1	0	0	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>9</sup>	46.88 kHz
	1	0	1	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>10</sup>	23.44 kHz
	1	0	1	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>11</sup>	11.72 kHz
	1	1	0	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>12</sup>	5.86 kHz
	1	1	0	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>13</sup>	2.93 kHz
	1	1	1	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>14</sup>	1.46 kHz
1	1	1	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>15</sup>	732 Hz	

**Note** When changing the clock selected for f<sub>CLK</sub> (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (ST<sub>m</sub>) = 000FH) the operation of the serial array unit (SAU).

**Remark 1.** x: Don't care

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03

### 13.5.9 Procedure for processing errors that occurred during 3-wire serial I/O (CSI00) communication

The procedure for processing errors that occurred during 3-wire serial I/O (CSI00) communication is described in Figure 13 - 84.

**Figure 13 - 84 Processing Procedure in Case of Overrun Error**

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn). →	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn). →	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03

### 13.6 Clock Synchronous Serial Communication with Slave Select Input Function

Channel 0 of SAU0 correspond to the clock synchronous serial communication with slave select input function.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable
- Level setting of transmit/receive data

[Clock control]

- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate

During master communication (CSI00): Max.  $f_{MCK}/2$  Notes 1, 2

During slave communication: Max.  $f_{MCK}/6$  Note 2

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt

[Error detection flag]

- Overrun error

[Expansion function]

- Slave select function

**Note 1.** In master communication (CSI00), maximum transfer rate become  $f_{MCK}/2$  when the following conditions.

- $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$
- $f_{MCK} \leq 24\text{ MHz}$
- $PIOR1 = 0$

Other cases, maximum transfer rate become  $f_{MCK}/4$ .

**Note 2.** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).


- 30, 32-pin products

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I <sup>2</sup> C
0	0	CSI00 (supporting slave select input function)	UART0	IIC00
	1	—	UART1	—
	2	—		—
	3	—		—

Multiple slaves can be connected to a master and communication can be performed by using the slave select input function. The master outputs a slave select signal to the slave (one) that is the other party of communication, and each slave judges whether it has been selected as the other party of communication and controls the SO pin output. When a slave is selected, transmit data can be communicated from the SO pin to the master. When a slave is not selected, the SO pin is set to high-level output. Therefore, in an environment where multiple slaves are connected, it is necessary set the SO pin to N-ch open-drain and pull up the node. Furthermore, when a slave is not selected, no transmission/reception operation is performed even if a serial clock is input from the master.


**Caution** Output the slave select signal by port manipulation.

Figure 13 - 85 Example of Slave Select Input Function Configuration




**Caution** Make sure  $V_{DD} \geq V_b$ .  
 Select the N-ch open-drain output ( $V_{DD}$  tolerance) mode for the SO00 pin.

Figure 13 - 86 Slave Select Input Function Timing Diagram



While  $\overline{SSImn}$  is at high level, transmission is not performed even if the falling edge of  $\overline{SCKmn}$  (serial clock) arrives, and neither is receive data sampled in synchronization with the rising edge. When  $\overline{SSImn}$  goes to low level, data is output (shifted) in synchronization with the falling edge of the serial clock and a reception operation is performed in synchronization with the rising edge.



If  $DAPmn = 1$ , when transmit data is set while  $\overline{SSImn}$  is at high level, the first data (bit 7) is output to the data output. However, no shift operation is performed even if the rising edge of  $\overline{SCKmn}$  (serial clock) arrives, and neither is receive data sampled in synchronization with the falling edge. When  $\overline{SSImn}$  goes to low level, data is output (shifted) in synchronization with the next rising edge and a reception operation is performed in synchronization with the falling edge.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0)

### 13.6.1 Slave transmission

Slave transmission is that the μPD79F7027, μPD79F7028 transmits data to another device in the state of a transfer clock being input from another device.

Slave select Input function	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SO00, SSI00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. $f_{MCK}/6$ [Hz] Notes 1, 2
Data phase	Selectable by the DAPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• DAPmn = 0: Data output starts from the start of the operation of the serial clock.</li> <li>• DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.</li> </ul>
Clock phase	Selectable by the CKPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• CKPmn = 0: Forward</li> <li>• CKPmn = 1: Reverse</li> </ul>
Data direction	MSB or LSB first
Slave select Input function	Slave select input function operation selectable

**Note 1.** Because the external serial clock input to the  $\overline{SCK00}$  pin is sampled internally and used, the fastest transfer rate is  $f_{MCK}/6$  [Hz].


**Note 2.** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

**Remark 1.**  $f_{MCK}$ : Operation clock frequency of target channel

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0)

(1) Register setting


**Figure 13 - 87 Example of Contents of Registers for Slave Transmission of Slave Select Input Function (CSI00) (1/2)**



**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

**Remark 2.** : Setting is fixed in the CSI slave transmission mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 88 Example of Contents of Registers for Slave Transmission of Slave Select Input Function (CSI00) (2/2)**




**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

**Remark 2.** : Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user


(2) Operation procedure

**Figure 13 - 89 Initial Setting Procedure for Slave Transmission**



**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


**Figure 13 - 90 Procedure for Stopping Slave Transmission**



**Remark 1.** Even after communication is stopped, the pin level is retained. To resume the operation, re-set the SOm register (see **Figure 13 - 91 Procedure for Resuming Slave Transmission.**)

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


**Figure 13 - 91 Procedure for Resuming Slave Transmission**



**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


(3) Processing flow (in single-transmission mode)

**Figure 13 - 92 Timing Chart of Slave Transmission (in Single-Transmission Mode)**  
 (Type 1: DAPmn = 0, CKPmn = 0)



**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


Figure 13 - 93 Flowchart of Slave Transmission (in Single-Transmission Mode)



**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

(4) Processing flow (in continuous transmission mode)

**Figure 13 - 94 Timing Chart of Slave Transmission (in Continuous Transmission Mode)  
(Type 1: DAPmn = 0, CKPmn = 0)**




**Note** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

**Caution** The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

Figure 13 - 95 Flowchart of Slave Transmission (in Continuous Transmission Mode)



**Remark 1.** <1> to <6> in the figure correspond to <1> to <6> in Figure 13 - 94 Timing Chart of Slave Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0).

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

### 13.6.2 Slave reception

Slave reception is that the μPD79F7027, μPD79F7028 receives data from another device in the state of a transfer clock being input from another device.

Slave select input function	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00, SSI00
Interrupt	INTCSI00
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. $f_{MCK}/6$ [Hz] Notes 1, 2
Data phase	Selectable by the DAPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• DAPmn = 0: Data input starts from the start of the operation of the serial clock.</li> <li>• DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.</li> </ul>
Clock phase	Selectable by the CKPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• CKPmn = 0: Forward</li> <li>• CKPmn = 1: Reverse</li> </ul>
Data direction	MSB or LSB first
Slave select input function	Slave select input function operation selectable

**Note 1.** Because the external serial clock input to the  $\overline{SCK00}$  pin is sampled internally and used, the fastest transfer rate is  $f_{MCK}/6$  [Hz].


**Note 2.** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

**Remark 1.**  $f_{MCK}$ : Operation clock frequency of target channel

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0)

(1) Register setting


Figure 13 - 96 Example of Contents of Registers for Slave Reception of Slave Select Input Function (CSI00) (1/2)



Remark 1. m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

Remark 2. : Setting is fixed in the CSI slave reception mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

Figure 13 - 97 Example of Contents of Registers for Slave Reception of Slave Select Input Function (CSI00) (2/2)




**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


**Remark 2.** : Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

**Figure 13 - 98 Initial Setting Procedure for Slave Reception**




**Figure 13 - 99 Procedure for Stopping Slave Reception**



**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


Figure 13 - 100 Procedure for Resuming Slave Reception



**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


(3) Processing flow (in single-reception mode)

**Figure 13 - 101 Timing Chart of Slave Reception (in Single-Reception Mode)**  
 (Type 1: DAPmn = 0, CKPmn = 0)



**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

**Figure 13 - 102 Flowchart of Slave Reception (in Single-Reception Mode)**



**Remark** After setting the SAUmEN bit of peripheral enable register 0 (PER0) to 1, be sure to set serial clock select register m (SPSm) after 4 or more fCLK clocks have elapsed.

### 13.6.3 Slave transmission/reception

Slave transmission/reception is that the μPD79F7027, μPD79F7028 transmits/receives data to/from another device in the state of a transfer clock being input from another device.

Slave select input function	CSI00
Target channel	Channel 0 of SAU0
Pins used	SCK00, SI00, SO00, SSI00
Interrupt	INTCSI00
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	7 or 8 bits
Transfer rate	Max. $f_{MCK}/6$ [Hz] Notes 1, 2
Data phase	Selectable by the DAPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• DAPmn = 0: Data I/O starts from the start of the operation of the serial clock.</li> <li>• DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.</li> </ul>
Clock phase	Selectable by the CKPmn bit of the SCRmn register <ul style="list-style-type: none"> <li>• CKPmn = 0: Forward</li> <li>• CKPmn = 1: Reverse</li> </ul>
Data direction	MSB or LSB first
Slave select input function	Slave select input function operation selectable

**Note 1.** Because the external serial clock input to the  $\overline{SCK00}$  pin is sampled internally and used, the fastest transfer rate is  $f_{MCK}/6$  [Hz].


**Note 2.** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

**Remark 1.**  $f_{MCK}$ : Operation clock frequency of target channel

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0)

(1) Register setting

**Figure 13 - 103 Example of Contents of Registers for Slave Transmission/Reception of Slave Select Input Function (CSI00) (1/2)**



**Caution** Be sure to set transmit data to the SIOp register before the clock from the master is started.

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


**Remark 2.**  : Setting is fixed in the CSI slave transmission/reception mode

 : Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 104 Example of Contents of Registers for Slave Transmission/Reception of Slave Select Input Function (CSI00) (2/2)**




**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

**Remark 2.**  : Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure


**Figure 13 - 105 Initial Setting Procedure for Slave Transmission/Reception**



**Caution** Be sure to set transmit data to the SIOp register before the clock from the master is started.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


**Figure 13 - 106 Procedure for Stopping Slave Transmission/Reception**



**Remark 1.** Even after communication is stopped, the pin level is retained. To resume the operation, re-set serial output register m (SOm) (see **Figure 13 - 107 Procedure for Resuming Slave Transmission/Reception**).

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)


**Figure 13 - 107 Procedure for Resuming Slave Transmission/Reception**



**Caution** Be sure to set transmit data to the SIOp register before the clock from the master is started.


(3) Processing flow (in single-transmission/reception mode)

**Figure 13 - 108 Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)  
(Type 1: DAPmn = 0, CKPmn = 0)**



**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

Figure 13 - 109 Flowchart of Slave Transmission/Reception (in Single- Transmission/Reception Mode)




**Caution** Be sure to set transmit data to the SIOp register before the clock from the master is started.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

(4) Processing flow (in continuous transmission/reception mode)

**Figure 13 - 110 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)  
(Type 1: DAPmn = 0, CKPmn = 0)**



**Note 1.** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.


**Note 2.** The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.

**Caution** The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

**Remark 1.** <1> to <8> in the figure correspond to <1> to <8> in Figure 13 - 111 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

Figure 13 - 111 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)



**Caution** Be sure to set transmit data to the SIOp register before the clock from the master is started.

**Remark 1.** <1> to <8> in the figure correspond to <1> to <8> in Figure 13 - 110 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0).

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

### 13.6.4 Calculating transfer clock frequency

The transfer clock frequency for slave select input function (CSI00) communication can be calculated by the following expressions.

(1) Master

$$\text{(Transfer clock frequency)} = \{\text{Operation clock (fMCK) frequency of target channel}\} \div (\text{SDRmn}[15:9] + 1) \div 2 \text{ [Hz]}$$

(2) Slave

$$\text{(Transfer clock frequency)} = \{\text{Frequency of serial clock (\overline{SCK}) supplied by master}\} \text{ Note [Hz]}$$

**Note** The permissible maximum transfer clock frequency is fMCK/6.

**Remark** The value of SDRmn[15:9] is the value of bits 15 to 9 of serial data register mn (SDRmn) (0000000B to 1111111B) and therefore is 0 to 127.

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

**Remark** m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)

**Table 13 - 3 Selection of Operation Clock For Slave Select Input Function**

SMR <sub>m</sub> n Register	SPS <sub>m</sub> Register								Operation Clock (f <sub>MCK</sub> ) Note	
	CKS <sub>m</sub> n	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00	f <sub>CLK</sub> = 24 MHz
0	x	x	x	x	0	0	0	0	f <sub>CLK</sub>	24 MHz
	x	x	x	x	0	0	0	1	f <sub>CLK</sub> /2	12 MHz
	x	x	x	x	0	0	1	0	f <sub>CLK</sub> /2 <sup>2</sup>	6 MHz
	x	x	x	x	0	0	1	1	f <sub>CLK</sub> /2 <sup>3</sup>	3 MHz
	x	x	x	x	0	1	0	0	f <sub>CLK</sub> /2 <sup>4</sup>	1.5 MHz
	x	x	x	x	0	1	0	1	f <sub>CLK</sub> /2 <sup>5</sup>	750 kHz
	x	x	x	x	0	1	1	0	f <sub>CLK</sub> /2 <sup>6</sup>	375 kHz
	x	x	x	x	0	1	1	1	f <sub>CLK</sub> /2 <sup>7</sup>	187.5 kHz
	x	x	x	x	1	0	0	0	f <sub>CLK</sub> /2 <sup>8</sup>	93.75 kHz
	x	x	x	x	1	0	0	1	f <sub>CLK</sub> /2 <sup>9</sup>	46.88 kHz
	x	x	x	x	1	0	1	0	f <sub>CLK</sub> /2 <sup>10</sup>	23.44 kHz
	x	x	x	x	1	0	1	1	f <sub>CLK</sub> /2 <sup>11</sup>	11.72 kHz
	x	x	x	x	1	1	0	0	f <sub>CLK</sub> /2 <sup>12</sup>	5.86 kHz
	x	x	x	x	1	1	0	1	f <sub>CLK</sub> /2 <sup>13</sup>	2.93 kHz
	x	x	x	x	1	1	1	0	f <sub>CLK</sub> /2 <sup>14</sup>	1.46 kHz
x	x	x	x	1	1	1	1	f <sub>CLK</sub> /2 <sup>15</sup>	732 Hz	

**Note** When changing the clock selected for f<sub>CLK</sub> (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (ST<sub>m</sub>) = 000FH) the operation of the serial array unit (SAU).

**Remark 1.** x: Don't care

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0)

### 13.6.5 Procedure for processing errors that occurred during slave select input function communication

The procedure for processing errors that occurred during slave select input function communication is described in Figure 13 - 112.

**Figure 13 - 112 Processing Procedure in Case of Overrun Error**

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn). →	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn). →	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0)

### 13.7 Operation of UART (UART0, UART1) Communication

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel).

[Data transmission/reception]

- Data length of 7, 8, or 9 bits Note
- Select the MSB/LSB first
- Level setting of transmit/receive data and select of reverse
- Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

- Framing error, parity error, or overrun error

In addition, UARTs of following channels supports the SNOOZE mode. When RxD input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible. Only following UARTs can be specified for asynchronous reception.

- UART0

**Note** Only following UARTs can be specified for the 9-bit data length.

- UART0

UART0 uses channels 0 and 1 of SAU0.

UART1 uses channels 2 and 3 of SAU0.

- 30, 32-pin products

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I <sup>2</sup> C
0	0	CSI00 (supporting slave select input function)	UART0	IIC00
	1	—		—
	2	—	UART1	—
	3	—		—

**Caution** Select any function for each channel. Only the selected function is possible. If UART0 is selected for channels 0 and 1 of unit 0, for example, these channels cannot be used for CSI00 and IIC00. At this time, however, channel 0, 1, or other channels of the same unit can be used for a function other than UART1, such as CSI00, UART0, and IIC00.

UART performs the following four types of communication operations.

- UART transmission (See 13.7.1.)
- UART reception (See 13.7.2.)

### 13.7.1 UART transmission

UART transmission is an operation to transmit data from the μPD79F7027, μPD79F7028 to another device asynchronously (start-stop synchronization).  
 Of two channels used for UART, the even channel is used for UART transmission.

UART	UART0	UART1
Target channel	Channel 0 of SAU0	Channel 2 of SAU0
Pins used	TxD0	TxD1
Interrupt	INTST0	INTST1
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.	
Error detection flag	None	
Transfer data length	7, 8, or 9 bits <small>Note 1</small>	
Transfer rate	Max. $f_{MCK}/6$ [bps] (SDR <sub>mn</sub> [15:9] = 2 or more), Min. $f_{CLK}/(2 \times 2^{15} \times 128)$ [bps] <small>Note 2</small>	
Data phase	Forward output (default: high level) Reverse output (default: low level)	
Parity bit	The following selectable <ul style="list-style-type: none"> <li>• No parity bit</li> <li>• Appending 0 parity</li> <li>• Appending even parity</li> <li>• Appending odd parity</li> </ul>	
Stop bit	The following selectable <ul style="list-style-type: none"> <li>• Appending 1 bit</li> <li>• Appending 2 bits</li> </ul>	
Data direction	MSB or LSB first	

**Note 1.** Only following UARTs can be specified for the 9-bit data length.  
 • UART0


**Note 2.** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

**Remark 1.**  $f_{MCK}$ : Operation clock frequency of target channel  
 $f_{CLK}$ : System clock frequency

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0, 2), mn = 00, 02

(1) Register setting

**Figure 13 - 113 Example of Contents of Registers for UART Transmission of UART (UART0, UART1) (1/2)**



**Note** When performing 9-bit communication, bits 0 to 8 of the SDRm0 register are used to specify the transmission data.  
 • UART0

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0, 2), q: UART number (q = 0, 1), mn = 00, 02

**Remark 2.** : Setting is fixed in the UART transmission mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 114 Example of Contents of Registers for UART Transmission of UART (UART0, UART1) (2/2)**

(e) Serial output register m (SOm)... Sets only the bits of the target channel.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOm	0	0	0	0	0	0	0	CKOm0 x	0	0	0	0	0	SOm2 0/1 Note	0	SOm0 0/1 Note

0: Serial data output value is "0"  
1: Serial data output value is "1"

(f) Serial output enable register m (SOEm)... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	0	SOEm2 0/1	0	SOEm0 0/1

(g) Serial channel start register m (SSm)... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 x	SSm2 0/1	SSm1 x	SSm0 0/1


**Note** Before transmission is started, be sure to set to 1 when the SOLmn bit of the target channel is set to 0, and set to 0 when the SOLmn bit of the target channel is set to 1. The value varies depending on the communication data during communication operation.

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0, 2), q: UART number (q = 0, 1)  
mn = 00, 02


**Remark 2.** : Setting disabled (set to the initial value)  
x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure


**Figure 13 - 115 Initial Setting Procedure for UART Transmission**



**Figure 13 - 116 Procedure for Stopping UART Transmission**




**Figure 13 - 117 Procedure for Resuming UART Transmission**



**Remark** If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target stops or transmission finishes, and then perform initialization instead of restarting the transmission.


(3) Processing flow (in single-transmission mode)

Figure 13 - 118 Timing Chart of UART Transmission (in Single-Transmission Mode)




**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2), q: UART number (q = 0, 1)  
 mn = 00, 02

Figure 13 - 119 Flowchart of UART Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)

Figure 13 - 120 Timing Chart of UART Transmission (in Continuous Transmission Mode)




**Note** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

**Caution** The MDmn0 bit of serial mode register mn (SSRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0, 2), q: UART number (q = 0, 1)  
mn = 00, 02

Figure 13 - 121 Flowchart of UART Transmission (in Continuous Transmission Mode)



**Remark** <1> to <6> in the figure correspond to <1> to <6> in Figure 13 - 120 Timing Chart of UART Transmission (in Continuous Transmission Mode).

### 13.7.2 UART reception

UART reception is an operation wherein the μPD79F7027, μPD79F7028 asynchronously receives data from another device (start-stop synchronization).

For UART reception, the odd-number channel of the two channels used for UART is used. The SMR register of both the odd- and even-numbered channels must be set.

UART	UART0	UART1
Target channel	Channel 1 of SAU0	Channel 3 of SAU0
Pins used	RxD0	RxD1
Interrupt	INTST0	INTST1
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)	
Error interrupt	INTSRE0	INTSRE1
Error detection flag	<ul style="list-style-type: none"> <li>• Framing error detection flag (FEFmn)</li> <li>• Parity error detection flag (PEFmn)</li> <li>• Overrun error detection flag (OVFmn)</li> </ul>	
Transfer data length	7, 8 or 9 bits <small>Note 1</small>	
Transfer rate	Max. $f_{MCK}/6$ [bps] (SDRmn [15:9] = 2 or more), Min. $f_{CLK}/(2 \times 2^{15} \times 128)$ [bps] <small>Note 2</small>	
Data phase	Forward output (default: high level) Reverse output (default: low level)	
Parity bit	The following selectable <ul style="list-style-type: none"> <li>• No parity bit (no parity check)</li> <li>• Appending 0 parity (no parity check)</li> <li>• Appending even parity</li> <li>• Appending odd parity</li> </ul>	
Stop bit	Appending 1 bit	
Data direction	MSB or LSB first	

**Note 1.** Only following UARTs can be specified for the 9-bit data length.

- UART0


**Note 2.** Use this operation within a range that satisfies the conditions above and the AC characteristics in the electrical specifications (see **CHAPTER 27 ELECTRICAL SPECIFICATIONS**).

**Remark 1.**  $f_{MCK}$ : Operation clock frequency of target channel  
 $f_{CLK}$ : System clock frequency

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 1, 3), mn = 01, 03

(1) Register setting

**Figure 13 - 122 Example of Contents of Registers for UART Reception of UART (UART0, UART1) (1/2)**



**Note** When performing 9-bit communication, bits 0 to 8 of the SDRm1 register are used to specify the transmission data.  
 • UART0

**Caution** For the UART reception, be sure to set the SMRmr register of channel r that is to be paired with channel n.

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 1, 3), mn = 01, 03  
 r: Channel number (r = n - 1), q: UART number (q = 0, 1)

**Remark 2.** : Setting is fixed in the UART reception mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 123 Example of Contents of Registers for UART Reception of UART (UART0, UART1) (2/2)**

(e) Serial output register m (SOm)... The register that not used in this mode.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOm	0	0	0	0	0	0	0	CKOm0 x	0	0	0	0	0	SOm2 x	0	SOm0 x

(f) Serial output enable register m (SOEm)... The register that not used in this mode.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	0	SOEm2 x	0	SOEm0 x

(g) Serial channel start register m (SSm)... Sets only the bits of the target channel is 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 x	SSm1 0/1	SSm0 x


**Caution** For the UART reception, be sure to set the SMRmr register of channel r that is to be paired with channel n.

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 1, 3), mn = 01, 03  
 r: Channel number (r = n - 1), q: UART number (q = 0, 1)

**Remark 2.** : Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 13 - 124 Initial Setting Procedure for UART Reception



**Caution** Set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after 4 or more fmck clocks have elapsed.

Figure 13 - 125 Procedure for Stopping UART Reception





Figure 13 - 126 Procedure for Resuming UART Reception




**Caution** After is set RXEmn bit to 1 of SCRmn register, set the SSmn = 1 from an interval of at least four clocks of fmck.

**Remark** If PER0 is rewritten while stopping the communication target and the clock supply is stopped, wait until the communication target stops or communication finishes, and then perform initialization instead of restarting the communication.


(3) Processing flow

Figure 13 - 127 Timing Chart of UART Reception



**Remark** m: Unit number (m = 0), n: Channel number (n = 1, 3), mn = 01, 03  
 r: Channel number (r = n - 1), q: UART number (q = 0, 1)

Figure 13 - 128 Flowchart of UART Reception



### 13.7.3 SNOOZE mode function

SNOOZE mode makes UART operate reception by RxDq pin input detection while the STOP mode. Normally UART stops communication in the STOP mode. But, using the SNOOZE mode makes reception UART operate unless the CPU operation by detecting RxDq pin input. Only following channels can be set to the SNOOZE mode.

- UART0


When using the SNOOZE mode function, set the SWCm bit of serial standby control register m (SSCm) to 1 before switching to the STOP mode.

**Caution 1.** The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for fCLK.

**Caution 2.** The maximum transfer rate when using UARTq in the SNOOZE mode is 9600 bps.

- (1) SNOOZE mode operation (Normal operation)

Figure 13 - 129 Timing Chart of SNOOZE Mode Operation (Normal operation mode)



**Note** Read the received data when SWCm is 1.

**Caution** Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit, and stop the operation). And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE mode release).


**Remark 1.** <1> to <11> in the figure correspond to <1> to <11> in Figure 13 - 131 Flowchart of SNOOZE Mode Operation (Normal Operation/Abnormal Operation <1>).

**Remark 2.** m = 0; q = 0

(2) SNOOZE mode operation (Abnormal Operation <1>)

Abnormal operation <1> is the operation performed when a communication error occurs while SSECm = 0. Because SSECm = 0, an error interrupt (INTSREq) is generated when a communication error occurs.

Figure 13 - 130 Timing Chart of SNOOZE Mode Operation (Abnormal Operation <1>)




**Caution** Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEM1 bit, and stop the operation). And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE mode release).

**Remark 1.** <1> to <11> in the figure correspond to <1> to <11> in Figure 13 - 131 Flowchart of SNOOZE Mode Operation (Normal Operation/Abnormal Operation <1>).

**Remark 2.** m = 0; q = 0

Figure 13 - 131 Flowchart of SNOOZE Mode Operation (Normal Operation/Abnormal Operation <1>)




**Remark 1.** <1> to <11> in the figure correspond to <1> to <11> in Figure 13 - 129 Timing Chart of SNOOZE Mode Operation (Normal operation mode) and Figure 13 - 130 Timing Chart of SNOOZE Mode Operation (Abnormal Operation <1>).

**Remark 2.** m = 0; q = 0

(3) SNOOZE mode operation (Abnormal Operation <2>)

Abnormal operation <2> is the operation performed when a communication error occurs while SSECm = 1. Because SSECm = 1, an error interrupt (INTSREq) is not generated when a communication error occurs.

Figure 13 - 132 Timing Chart of SNOOZE Mode Operation (Abnormal Operation <2>)



**Note 1.** Only read received data while SWCm = 1.

**Note 2.** After UARTq successfully finishes reception in the SNOOZE mode, it is possible to continue to perform normal reception operations without changing the settings, but, because SSECm = 1, the PEFm1 and FEFm1 bits are not set even if a framing error or parity error occurs. In addition, no error interrupt (INTSREq) is generated.


**Caution 1.** Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit, and stop the operation). And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE mode release).

**Caution 2.** When using the SNOOZE mode while SSECm is set to 1, no overrun errors occur. Therefore, when using the SNOOZE mode, read bits 7 to 0 (Rx/Dq) of the SDRm1 register before switching to the STOP mode.

**Remark 1.** <1> to <9> in the figure correspond to <1> to <9> in Figure 13 - 133 Flowchart of SNOOZE Mode Operation (Abnormal Operation <2>).

**Remark 2.** m = 0; q = 0

Figure 13 - 133 Flowchart of SNOOZE Mode Operation (Abnormal Operation <2>)



**Caution** When using the SNOOZE mode while SSECM is set to 1, no overrun errors occur. Therefore, when using the SNOOZE mode, read bits 7 to 0 (Rx Dq) of the SDRm1 register before switching to the STOP mode.

**Remark 1.** <1> to <9> in the figure correspond to <1> to <9> in Figure 13 - 132 Timing Chart of SNOOZE Mode Operation (Abnormal Operation <2>).

**Remark 2.** m = 0; q = 0

### 13.7.4 Calculating baud rate

(1) Baud rate calculation expression

The baud rate for UART (UART0, UART1) communication can be calculated by the following expressions.

$$\text{(Baud rate)} = \{\text{Operation clock (fMCK) frequency of target channel}\} \div (\text{SDRmn}[15:9] + 1) \div 2 \text{ [bps]}$$

**Caution** Setting serial data register mn (SDRmn) SDRmn[15:9] = (0000000B, 0000001B) is prohibited.

**Remark 1.** When UART is used, the value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000010B to 1111111B) and therefore is 2 to 127.

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

**Table 13 - 4 Selection of Operation Clock For UART**

SMR <sub>mn</sub> Register	SPS <sub>m</sub> Register								Operation Clock (f <sub>MCK</sub> ) Note	
	CKS <sub>mn</sub>	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00	f <sub>CLK</sub> = 24 MHz
0	x	x	x	x	0	0	0	0	f <sub>CLK</sub>	24 MHz
	x	x	x	x	0	0	0	1	f <sub>CLK</sub> /2	12 MHz
	x	x	x	x	0	0	1	0	f <sub>CLK</sub> /2 <sup>2</sup>	6 MHz
	x	x	x	x	0	0	1	1	f <sub>CLK</sub> /2 <sup>3</sup>	3 MHz
	x	x	x	x	0	1	0	0	f <sub>CLK</sub> /2 <sup>4</sup>	1.5 MHz
	x	x	x	x	0	1	0	1	f <sub>CLK</sub> /2 <sup>5</sup>	750 kHz
	x	x	x	x	0	1	1	0	f <sub>CLK</sub> /2 <sup>6</sup>	375 kHz
	x	x	x	x	0	1	1	1	f <sub>CLK</sub> /2 <sup>7</sup>	187.5 kHz
	x	x	x	x	1	0	0	0	f <sub>CLK</sub> /2 <sup>8</sup>	93.75 kHz
	x	x	x	x	1	0	0	1	f <sub>CLK</sub> /2 <sup>9</sup>	46.88 kHz
	x	x	x	x	1	0	1	0	f <sub>CLK</sub> /2 <sup>10</sup>	23.44 kHz
	x	x	x	x	1	0	1	1	f <sub>CLK</sub> /2 <sup>11</sup>	11.72 kHz
	x	x	x	x	1	1	0	0	f <sub>CLK</sub> /2 <sup>12</sup>	5.86 kHz
	x	x	x	x	1	1	0	1	f <sub>CLK</sub> /2 <sup>13</sup>	2.93 kHz
	x	x	x	x	1	1	1	0	f <sub>CLK</sub> /2 <sup>14</sup>	1.46 kHz
x	x	x	x	1	1	1	1	f <sub>CLK</sub> /2 <sup>15</sup>	732 Hz	
1	0	0	0	0	x	x	x	x	f <sub>CLK</sub>	24 MHz
	0	0	0	1	x	x	x	x	f <sub>CLK</sub> /2	12 MHz
	0	0	1	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>2</sup>	6 MHz
	0	0	1	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>3</sup>	3 MHz
	0	1	0	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>4</sup>	1.5 MHz
	0	1	0	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>5</sup>	750 kHz
	0	1	1	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>6</sup>	375 kHz
	0	1	1	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>7</sup>	187.5 kHz
	1	0	0	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>8</sup>	93.75 kHz
	1	0	0	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>9</sup>	46.88 kHz
	1	0	1	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>10</sup>	23.44 kHz
	1	0	1	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>11</sup>	11.72 kHz
	1	1	0	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>12</sup>	5.86 kHz
	1	1	0	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>13</sup>	2.93 kHz
	1	1	1	0	x	x	x	x	f <sub>CLK</sub> /2 <sup>14</sup>	1.46 kHz
1	1	1	1	x	x	x	x	f <sub>CLK</sub> /2 <sup>15</sup>	732 Hz	

**Note** When changing the clock selected for f<sub>CLK</sub> (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (ST<sub>m</sub>) = 000FH) the operation of the serial array unit (SAU).

**Remark 1.** x: Don't care

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03

(2) Baud rate error during transmission

The baud rate error of UART (UART0, UART1) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

$$\text{(Baud rate error)} = (\text{Calculated baud rate value}) \div (\text{Target baud rate}) \times 100 - 100 [\%]$$

Here is an example of setting a UART baud rate at fCLK = 20 MHz.

UART Baud Rate (Target Baud Rate)	fCLK = 20 MHz			
	Operation Clock (fMCK)	SDRmn[15:9]	Calculated Baud Rate	Error from Target Baud Rate
300 bps	fCLK/2 <sup>9</sup>	64	300.48 bps	+0.16%
600 bps	fCLK/2 <sup>8</sup>	64	600.96 bps	+0.16%
1200 bps	fCLK/2 <sup>7</sup>	64	1201.92 bps	+0.16%
2400 bps	fCLK/2 <sup>6</sup>	64	2403.85 bps	+0.16%
4800 bps	fCLK/2 <sup>5</sup>	64	4807.69 bps	+0.16%
9600 bps	fCLK/2 <sup>4</sup>	64	9615.38 bps	+0.16%
19200 bps	fCLK/2 <sup>3</sup>	64	19230.8 bps	+0.16%
31250 bps	fCLK/2 <sup>3</sup>	39	31250.0 bps	±0.0%
38400 bps	fCLK/2 <sup>2</sup>	64	38461.5 bps	+0.16%
76800 bps	fCLK/2	64	76923.1 bps	+0.16%
153600 bps	fCLK	64	153846 bps	+0.16%
312500 bps	fCLK	31	312500 bps	±0.0%

**Remark** m: Unit number (m = 0), n: Channel number (n = 0, 2), mn = 00, 02

(3) Permissible baud rate range for reception

The permissible baud rate range for reception during UART (UART0, UART1) communication can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

$$\text{(Maximum receivable baud rate)} = \frac{2 \times k \times \text{Nfr}}{2 \times k \times \text{Nfr} - k + 2} \times \text{Brate}$$

$$\text{(Minimum receivable baud rate)} = \frac{2 \times k \times (\text{Nfr} - 1)}{2 \times k \times \text{Nfr} - k - 2} \times \text{Brate}$$


Brate: Calculated baud rate value at the reception side (See 13.7.4 (1) Baud rate calculation expression.)

k: SDRmn[15:9] + 1

Nfr: 1 data frame length [bits]  
 = (Start bit) + (Data length) + (Parity bit) + (Stop bit)

**Remark** m: Unit number (m = 0), n: Channel number (n = 1, 3), mn = 01, 03

**Figure 13 - 134 Permissible Baud Rate Range for Reception (1 Data Frame Length = 11 Bits)**



As shown in Figure 13 - 134, the timing of latching receive data is determined by the division ratio set by bits 15 to 9 of serial data register mn (SDRmn) after the start bit is detected. If the last data (stop bit) is received before this latch timing, the data can be correctly received.

### 13.7.5 Procedure for processing errors that occurred during UART (UART0, UART1) communication

The procedure for processing errors that occurred during UART (UART0, UART1) communication is described in Figures 13 - 135 and 13 - 136.

**Figure 13 - 135 Processing Procedure in Case of Parity Error or Overrun Error**

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn)	→ The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn).	→ Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

**Figure 13 - 136 Processing Procedure in Case of Framing Error**

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn).	→ The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes serial flag clear trigger register mn (SIRmn).	→ Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets the STmn bit of serial channel stop register m (STm) to 1.	→ The SEMn bit of serial channel enable status register m (SEm) is set to 0 and channel n stops operating.	
Synchronization with other party of communication		Synchronization with the other party of communication is re-established and communication is resumed because it is considered that a framing error has occurred because the start bit has been shifted.
Sets the SSmn bit of serial channel start register m (SSm) to 1.	→ The SEMn bit of serial channel enable status register m (SEm) is set to 1 and channel n is enabled to operate.	

**Remark** m: Unit number (m = 0), n: Channel number (n = 0 to 3), mn = 00 to 03

## 13.8 Operation of Simplified I<sup>2</sup>C (IIC00) Communication

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This communication function is designed to execute single communication with devices such as EEPROM, flash memory, and A/D converter, and therefore, can be used only by the master.

Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function <sup>Note</sup> and ACK detection function
- Data length of 8 bits

(When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)

- Manual generation of start condition and stop condition

[Interrupt function]

- Transfer end interrupt

[Error detection flag]

- Overrun error
- Parity error (ACK error)

\* [Functions not supported by simplified I<sup>2</sup>C]

- Slave transmission, slave reception
- Arbitration loss detection function
- Wait detection function

**Note** When receiving the last data, ACK will not be output if 0 is written to the SOEmn (SOEm register) bit and serial communication data output is stopped. See the processing flow in **13.8.3 (2)** for details.

**Remark** m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

The channel supporting simplified I<sup>2</sup>C (IIC00) is channel 0 of SAU0.

- 30, 32-pin products

Unit	Channel	Used as CSI	Used as UART	Used as Simplified I <sup>2</sup> C
0	0	CSI00 (supporting slave select input)	UART0	IIC00
	1	—	UART1	—
	2	—		—
	3	—		—

Simplified I<sup>2</sup>C (IIC00) performs the following four types of communication operations.

- Address field transmission (See 13.8.1.)
- Data transmission (See 13.8.2.)
- Data reception (See 13.8.3.)
- Stop condition generation (See 13.8.4.)

### 13.8.1 Address field transmission

Address field transmission is a transmission operation that first executes in I<sup>2</sup>C communication to identify the target for transfer (slave). After a start condition is generated, an address (7 bits) and a transfer direction (1 bit) are transmitted in one frame.


Simplified I <sup>2</sup> C	IIC00
Target channel	Channel 0 of SAU0
Pins used	SCL00, SDA00 <i>Note</i>
Interrupt	INTIIC00
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)
Error detection flag	ACK error detection flag (PEFmn)
Transfer data length	8 bits (transmitted with specifying the higher 7 bits as address and the least significant bit as R/W control)
Transfer rate	Max. $f_{mck}/4$ [Hz] (SDRmn[15:9] = 1 or more) $f_{mck}$ : Operation clock frequency of target channel However, the following condition must be satisfied in each mode of I <sup>2</sup> C. <ul style="list-style-type: none"> <li>• Max. 400 kHz (first mode)</li> <li>• Max. 100 kHz (standard mode)</li> </ul>
Data level	Non-reversed output (default: high level)
Parity bit	No parity bit
Stop bit	Appending 1 bit (for ACK reception timing)
Data direction	MSB first

**Note** To perform communication via simplified I<sup>2</sup>C, set the N-ch open-drain output (V<sub>DD</sub> tolerance) mode (POM50 = 1) for the port output mode registers (POM3, POM5) (see **4.3 Registers Controlling Port Function** for details). When IIC00 communicating with an external device with a different potential, set the N-ch open-drain output (V<sub>DD</sub> tolerance) mode (POM30 = 1) also for the clock input/output pins (SCL00) (see **4.4.4 Connecting to external device with different potential (2.5 V, 3 V)** for details).

**Remark** m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

(1) Register setting

**Figure 13 - 137 Example of Contents of Registers for Address Field Transmission of Simplified I<sup>2</sup>C (IIC00) (1/2)**



**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0), r: IIC number (r = 00)  
 mn = 00

**Remark 2.** : Setting is fixed in the IIC mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

Figure 13 - 138 Example of Contents of Registers for Address Field Transmission of Simplified I<sup>2</sup>C (IIC00) (2/2)

(f) Serial channel start register m (SSm)... Sets only the bits of the target channel is 1.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 x	SSm2 x	SSm1 x	SSm0 0/1

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0), r: IIC number (r = 00)  
mn = 00

**Remark 2.** : Setting disabled (set to the initial value)  
x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure


**Figure 13 - 139 Initial Setting Procedure for Address Field Transmission**



**Remark** At the end of the initial setting, the simplified I<sup>2</sup>C (IIC00) must be set so that output is disabled and operations are stopped.


(3) Processing flow

Figure 13 - 140 Timing Chart of Address Field Transmission



**Remark** m: Unit number (m = 0), n: Channel number (n = 0), r: IIC number (r = 00)  
mn = 00

Figure 13 - 141 Flowchart of Address Field Transmission



### 13.8.2 Data transmission

Data transmission is an operation to transmit data to the target for transfer (slave) after transmission of an address field. After all data are transmitted to the slave, a stop condition is generated and the bus is released.


Simplified I <sup>2</sup> C	IIC00
Target channel	Channel 0 of SAU0
Pins used	SCL00, SDA00 <sup>Note</sup>
Interrupt	INTIIC00
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)
Error detection flag	ACK error flag (PEFmn)
Transfer data length	8 bits
Transfer rate	Max. $f_{mck}/4$ [Hz] (SDRmn[15:9] = 1 or more) $f_{mck}$ : Operation clock frequency of target channel However, the following condition must be satisfied in each mode of I <sup>2</sup> C. <ul style="list-style-type: none"> <li>• Max. 400 kHz (first mode)</li> <li>• Max. 100 kHz (standard mode)</li> </ul>
Data level	Forward output (default: high level)
Parity bit	No parity bit
Stop bit	Appending 1 bit (for ACK reception timing)
Data direction	MSB first

**Note** To perform communication via simplified I<sup>2</sup>C, set the N-ch open-drain output (V<sub>DD</sub> tolerance) mode (POM50 = 1) for the port output mode registers (POM5) (see **4.3 Registers Controlling Port Function** for details). When IIC00 communicating with an external device with a different potential, set the N-ch open-drain output (V<sub>DD</sub> tolerance) mode (POM30 = 1) also for the clock input/output pins (SCL00) (see **4.4.4 Connecting to external device with different potential (2.5 V, 3 V)** for details).

**Remark** m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

(1) Register setting

**Figure 13 - 142 Example of Contents of Registers for Data Transmission of Simplified I<sup>2</sup>C (IIC00) (1/2)**



**Note** The value varies depending on the communication data during communication operation.

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0), r: IIC number (r = 00)  
mn = 00

**Remark 2.** : Setting is fixed in the IIC mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 143 Example of Contents of Registers for Data Transmission of Simplified I<sup>2</sup>C (IIC00) (2/2)**

(f) Serial channel start register m (SSm)... Do not manipulate this register during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 x	SSm2 x	SSm1 x	SSm0 0/1

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0), r: IIC number (r = 00)  
mn = 00

**Remark 2.** : Setting disabled (set to the initial value)  
x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
0/1: Set to 0 or 1 depending on the usage of the user

(2) Processing flow

Figure 13 - 144 Timing Chart of Data Transmission





Figure 13 - 145 Flowchart of Data Transmission



### 13.8.3 Data reception

Data reception is an operation to receive data to the target for transfer (slave) after transmission of an address field. After all data are received to the slave, a stop condition is generated and the bus is released.


Simplified I <sup>2</sup> C	IIC00
Target channel	Channel 0 of SAU0
Pins used	SCL00, SDA00 <sup>Note</sup>
Interrupt	INTIIC00
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)
Error detection flag	Overrun error detection flag (OVFmn) only
Transfer data length	8 bits
Transfer rate	Max. $f_{mck}/4$ [Hz] (SDRmn[15:9] = 1 or more) $f_{mck}$ : Operation clock frequency of target channel However, the following condition must be satisfied in each mode of I <sup>2</sup> C. <ul style="list-style-type: none"> <li>• Max. 400 kHz (first mode)</li> <li>• Max. 100 kHz (standard mode)</li> </ul>
Data level	Forward output (default: high level)
Parity bit	No parity bit
Stop bit	Appending 1 bit (ACK transmission)
Data direction	MSB first

**Note** To perform communication via simplified I<sup>2</sup>C, set the N-ch open-drain output (V<sub>DD</sub> tolerance) mode (POM50 = 1) for the port output mode registers (POM5) (see **4.3 Registers Controlling Port Function** for details). When IIC00 communicating with an external device with a different potential, set the N-ch open-drain output (V<sub>DD</sub> tolerance) mode (POM30 = 1) also for the clock input/output pins (SCL00) (see **4.4.4 Connecting to external device with different potential (2.5 V, 3 V)** for details).

**Remark** m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

(1) Register setting

**Figure 13 - 146 Example of Contents of Registers for Data Reception of Simplified I<sup>2</sup>C (IIC00) (1/2)**



- Note 1.** Only provided for the SCR00 and SCR01 registers and the SCR10 and SCR11 registers of an 80- to 128-pin product. This bit is fixed to 1 for the other registers.
- Note 2.** The baud rate setting is not required because the baud rate has already been set when the address field was transmitted.
- Note 3.** The value varies depending on the communication data during communication operation.

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0), r: IIC number (r = 00)  
mn = 00

- Remark 2.** : Setting is fixed in the IIC mode,  
: Setting disabled (set to the initial value)  
 x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
 0/1: Set to 0 or 1 depending on the usage of the user

**Figure 13 - 147 Example of Contents of Registers for Data Reception of Simplified I<sup>2</sup>C (IIC00) (2/2)**

(f) Serial channel start register m (SSm)... Do not manipulate this register during data transmission/reception.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 0/1	SSm1 0/1	SSm0 0/1

**Remark 1.** m: Unit number (m = 0), n: Channel number (n = 0), r: IIC number (r = 00)  
mn = 00

**Remark 2.** : Setting disabled (set to the initial value)  
x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)  
0/1: Set to 0 or 1 depending on the usage of the user


(2) Processing flow

Figure 13 - 148 Timing Chart of Data Reception



**Remark** m: Unit number (m = 0), n: Channel number (n = 0), r: IIC number (r = 00)  
mn = 00

Figure 13 - 149 Flowchart of Data Reception




**Caution** ACK is not output when the last data is received (NACK). Communication is then completed by setting “1” to the STmn bit of serial channel stop register m (STm) to stop operation and generating a stop condition.

### 13.8.4 Stop condition generation

After all data are transmitted to or received from the target slave, a stop condition is generated and the bus is released.


(1) Processing flow

**Figure 13 - 150 Timing Chart of Stop Condition Generation**



**Note** During a receive operation, the SOEmn bit of serial output enable register m (SOEm) is cleared to 0 before receiving the last data.

**Figure 13 - 151 Flowchart of Stop Condition Generation**



### 13.8.5 Calculating transfer rate

The transfer rate for simplified I<sup>2</sup>C (IIC00) communication can be calculated by the following expressions.

$$\text{(Transfer rate)} = \{\text{Operation clock (fMCK) frequency of target channel}\} \div (\text{SDRmn}[15:9] + 1) \div 2$$

**Caution** SDRmn[15:9] must not be set to 0000000B. Be sure to set a value of 0000001B or greater for SDRmn[15:9]. The duty ratio of the SCL signal output by the simplified I<sup>2</sup>C is 50%. The I<sup>2</sup>C bus specifications define that the low-level width of the SCL signal is longer than the high-level width. If 400 kbps (fast mode) is specified, therefore, the low-level width of the SCL output signal becomes shorter than the value specified in the I<sup>2</sup>C bus specifications. Make sure that the SDRmn[15:9] value satisfies the I<sup>2</sup>C bus specifications.

**Remark 1.** The value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (000001B to 111111B) and therefore is 1 to 127.

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

**Table 13 - 5 Selection of Operation Clock For Simplified I<sup>2</sup>C**

SMRmn Register	SPSm Register								Operation Clock (fmck) <sup>Note</sup>	
	CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00	fCLK = 24 MHz
0	x	x	x	x	0	0	0	0	fCLK	24 MHz
	x	x	x	x	0	0	0	1	fCLK/2	12 MHz
	x	x	x	x	0	0	1	0	fCLK/2 <sup>2</sup>	6 MHz
	x	x	x	x	0	0	1	1	fCLK/2 <sup>3</sup>	3 MHz
	x	x	x	x	0	1	0	0	fCLK/2 <sup>4</sup>	1.5 MHz
	x	x	x	x	0	1	0	1	fCLK/2 <sup>5</sup>	750 kHz
	x	x	x	x	0	1	1	0	fCLK/2 <sup>6</sup>	375 kHz
	x	x	x	x	0	1	1	1	fCLK/2 <sup>7</sup>	187.5 kHz
	x	x	x	x	1	0	0	0	fCLK/2 <sup>8</sup>	93.75 kHz
	x	x	x	x	1	0	0	1	fCLK/2 <sup>9</sup>	46.88 kHz
	x	x	x	x	1	0	1	0	fCLK/2 <sup>10</sup>	23.44 kHz
	x	x	x	x	1	0	1	1	fCLK/2 <sup>11</sup>	11.72 kHz
	x	x	x	x	1	1	0	0	fCLK/2 <sup>12</sup>	5.86 kHz
	x	x	x	x	1	1	0	1	fCLK/2 <sup>13</sup>	2.93 kHz
	x	x	x	x	1	1	1	0	fCLK/2 <sup>14</sup>	1.46 kHz
x	x	x	x	1	1	1	1	fCLK/2 <sup>15</sup>	732 Hz	
1	0	0	0	0	x	x	x	x	fCLK	24 MHz
	0	0	0	1	x	x	x	x	fCLK/2	12 MHz
	0	0	1	0	x	x	x	x	fCLK/2 <sup>2</sup>	6 MHz
	0	0	1	1	x	x	x	x	fCLK/2 <sup>3</sup>	3 MHz
	0	1	0	0	x	x	x	x	fCLK/2 <sup>4</sup>	1.5 MHz
	0	1	0	1	x	x	x	x	fCLK/2 <sup>5</sup>	750 kHz
	0	1	1	0	x	x	x	x	fCLK/2 <sup>6</sup>	375 kHz
	0	1	1	1	x	x	x	x	fCLK/2 <sup>7</sup>	187.5 kHz
	1	0	0	0	x	x	x	x	fCLK/2 <sup>8</sup>	93.75 kHz
	1	0	0	1	x	x	x	x	fCLK/2 <sup>9</sup>	46.88 kHz
	1	0	1	0	x	x	x	x	fCLK/2 <sup>10</sup>	23.44 kHz
	1	0	1	1	x	x	x	x	fCLK/2 <sup>11</sup>	11.72 kHz
	1	1	0	0	x	x	x	x	fCLK/2 <sup>12</sup>	5.86 kHz
	1	1	0	1	x	x	x	x	fCLK/2 <sup>13</sup>	2.93 kHz
	1	1	1	0	x	x	x	x	fCLK/2 <sup>14</sup>	1.46 kHz
1	1	1	1	x	x	x	x	fCLK/2 <sup>15</sup>	732 Hz	

**Note** When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

**Remark 1.** x: Don't care

**Remark 2.** m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

Here is an example of setting an I<sup>2</sup>C transfer rate where  $f_{MCK} = f_{CLK} = 20$  MHz.

I <sup>2</sup> C Transfer Mode (Desired Transfer Rate)	f <sub>CLK</sub> = 20 MHz			
	Operation Clock (f <sub>MCK</sub> )	SDRm <sub>n</sub> [15:9]	Calculated Transfer Rate	Error from Desired Transfer Rate
100 kHz	f <sub>CLK</sub> /2	49	100 kHz	0.0%
400 kHz	f <sub>CLK</sub>	24	384.6 kHz	3.8% Note

**Note** The error cannot be set to about 0% because the duty ratio of the SCL signal is 50%.

### 13.8.6 Procedure for processing errors that occurred during simplified I<sup>2</sup>C (IIC00) communication

The procedure for processing errors that occurred during simplified I<sup>2</sup>C (IIC00) communication is described in Figures 13 - 152 and 13 - 153.

**Figure 13 - 152 Processing Procedure in Case of Overrun Error**

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn) →	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn) →	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

**Figure 13 - 153 Processing Procedure in Case of Parity Error (ACK error) in Simplified I<sup>2</sup>C Mode**

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn) →	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes serial flag clear trigger register mn (SIRmn) →	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets the STmn bit of serial channel stop register m (STm) to 1. →	The SEMn bit of serial channel enable status register m (SEm) is set to 0 and channel n stops operation.	Slave is not ready for reception because ACK is not returned. Therefore, a stop condition is created, the bus is released, and communication is started again from the start condition. Or, a restart condition is generated and transmission can be redone from address transmission.
Creates stop condition.		
Creates start condition.		
Sets the SSmn bit of serial channel start register m (SSm) to 1. →	The SEMn bit of serial channel enable status register m (SEm) is set to 1 and channel n is enabled to operate.	

**Remark** m: Unit number (m = 0), n: Channel number (n = 0), r: IIC number (r = 00)  
mn = 00

## CHAPTER 14 EVENT LINK CONTROLLER (ELC)

The event link controller (ELC) mutually connects (links) events output from each peripheral function. By linking events, it becomes possible to coordinate operation between peripheral functions directly without going through the CPU.


### 14.1 Overview

The ELC has the following functions.

- Capable of directly linking event signals from 16 types (30- and 32-pin products) of peripheral functions to specified peripheral functions
- Event signals can be used as activation sources for operating any one of six types (30- and 32-pin products) of peripheral functions

Figure 14 - 1 shows the Event Link Controller Block Diagram.

Figure 14 - 1 Event Link Controller Block Diagram



## 14.2 Registers

Table 14 - 1 lists the ELC Register Configuration.

**Table 14 - 1 ELC Register Configuration**

Register name	Symbol	After Reset	Address	Access size
Event output destination select register 00	ELSELR00	00H	F0300H	8
Event output destination select register 01	ELSELR01	00H	F0301H	8
Event output destination select register 02	ELSELR02	00H	F0302H	8
Event output destination select register 03	ELSELR03	00H	F0303H	8
Event output destination select register 04	ELSELR04	00H	F0304H	8
Event output destination select register 05	ELSELR05	00H	F0305H	8
Event output destination select register 08	ELSELR08	00H	F0308H	8
Event output destination select register 09	ELSELR09	00H	F0309H	8
Event output destination select register 10	ELSELR10	00H	F030AH	8
Event output destination select register 11	ELSELR11	00H	F030BH	8
Event output destination select register 12	ELSELR12	00H	F030CH	8
Event output destination select register 13	ELSELR13	00H	F030DH	8
Event output destination select register 16	ELSELR16	00H	F0310H	8
Event output destination select register 17	ELSELR17	00H	F0311H	8
Event output destination select register 18	ELSELR18	00H	F0312H	8
Event output destination select register 19	ELSELR19	00H	F0313H	8

### 14.2.1 Event output destination select register n (ELSELRn) (n = 00 to 05, 08 to 13, 16 to 19)

An ELSELRn register links each event signal to an operation of an event-receiving peripheral function (link destination peripheral function) after reception.

Do not set multiple event inputs to the same event output destination (event receive side). The operation of the event-receiving peripheral function will become undefined, and event signals may not be received correctly. In addition, do not set the event link generation source and the event link output destination to the same function.

Set an ELSELRn register during a period when no event output peripheral functions are generating event signals.

Table 14 - 2 lists the Correspondence Between ELSELRn (n = 00 to 05, 08 to 13, 16 to 19) Registers and Peripheral Functions, and Table 14 - 3 lists the Correspondence Between Values Set to ELSELRn (n = 00 to 05, 08 to 13, 16 to 19) Registers and Operation of Link Destination Peripheral Functions at Reception.

Address: F0300H (ELSELR00) to F0305H (ELSELR05), ELSELR08 (ELSELR08) to F030DH (ELSELR13), After reset: 00H F0310H (ELSELR16) to F0313H (ELSELR19)

Symbol	7	6	5	4	3	2	1	0
ELSELRn	—	—	—	—	—	ELSEL2	ELSEL1	ELSEL0
Bits 7 to 3	Reserved							R/W
—	The read value is 0.							R
ELSEL3	ELSEL2	ELSEL1	ELSEL0	Event Link Selection				R/W
0	0	0	0	Event link disabled				R/W
0	0	0	1	Select operation of peripheral function to link <small>Caution</small>				
0	0	1	0	Select operation of peripheral function to link <small>Caution</small>				
0	0	1	1	Select operation of peripheral function to link <small>Caution</small>				
0	1	0	0	Select operation of peripheral function to link <small>Caution</small>				
0	1	0	1	Select operation of peripheral function to link <small>Caution</small>				
Other than above				Setting prohibited				

**Caution** See Table 14 - 3 Correspondence Between Values Set to ELSELRn (n = 00 to 05, 08 to 13, 16 to 19) Registers and Operation of Link Destination Peripheral Functions at Reception.

**Table 14 - 2 Correspondence Between ELSELRn (n = 00 to 05, 08 to 13, 16 to 19) Registers and Peripheral Functions**

Register Name	Event Generator (Output Origin of Event Input n)	Event Description
ELSELR00	External interrupt edge detection 0	INTP0
ELSELR01	External interrupt edge detection 1	INTP1
ELSELR02	External interrupt edge detection 2	INTP2
ELSELR03	External interrupt edge detection 3	INTP3
ELSELR04	External interrupt edge detection 4	INTP4
ELSELR05	External interrupt edge detection 5	INTP5
ELSELR08	Timer RD0 Input capture A/Compare match A	INTTRD0
ELSELR09	Timer RD0 Input capture B/Compare match B	INTTRD0
ELSELR10	Timer RD1 Input capture A/Compare match A	INTTRD1
ELSELR11	Timer RD1 Input capture B/Compare match B	INTTRD1
ELSELR12	Timer RD1 Underflow	TRD1 underflow signal
ELSELR13	Timer RJ0 Underflow	INTTRJ0
ELSELR16	TAU channel 00 Count end/Capture end	INTTM00
ELSELR17	TAU channel 01 Count end/Capture end	INTTM01
ELSELR18	TAU channel 02 Count end/Capture end	INTTM02
ELSELR19	TAU channel 03 Count end/Capture end	INTTM03

**Table 14 - 3 Correspondence Between Values Set to ELSELRn (n = 00 to 05, 08 to 13, 16 to 19) Registers and Operation of Link Destination Peripheral Functions at Reception**

Bits ELSEL3 to ELSEL0 in ELSELRn Register	Link Destination Peripheral Function	Operation When Receiving Event
0001B	A/D converter	A/D conversion starts
0010B	Timer input of timer array unit 0 channel 0 <i>Note 1</i>	Delay counter, input pulse interval measurement, external event counter
0011B	Timer input of timer array unit 0 channel 1 <i>Note 2</i>	Delay counter, input pulse interval measurement, external event counter
0100B	Timer RJ0	Count source
0110B	Timer RD0	TRDIOD0 input capture, pulse output forced cutoff
0111B	Timer RD1	TRDIOD1 input capture, pulse output forced cutoff

**Note 1.** To select the timer input of timer array unit 0 channel 0 as the link destination peripheral function, first set the operating clock for channel 0 to fCLK using timer clock select register 0 (TPS0), and then set the timer output used for channel 0 to an event input signal from the ELC using timer input select register 0 (TIS0).

**Note 2.** To select the timer input of timer array unit 0 channel 1 as the link destination peripheral function, set the operating clock for channel 1 to fCLK using timer clock select register 0 (TPS0), and then set the timer output used for channel 1 to an event input signal from the ELC using timer input select register 0 (TIS0).

### 14.3 Operation


The path for using an event signal generated by a peripheral function as an interrupt request to the interrupt control circuit is independent from the path for using it as an ELC event. Therefore, each event signal can be used as an event signal for operation of an event-receiving peripheral function, regardless of interrupt control.

In addition, event link operation can be performed without being influenced by the presence or absence of a CPU clock supply. However, the operating clock of a peripheral function needs to be supplied and be in an operational state.

Figure 14 - 2 shows the Relationship Between Interrupt Handling and ELC. The figure show an example of an interrupt request status flag and a peripheral function possessing the enable bits that control enabling/disabling of such interrupts.

A peripheral function which receives an event from the ELC will perform the operation corresponding to the event-receiving peripheral function after reception of an event (See **Table 14 - 3 Correspondence Between Values Set to ELSELRn (n = 00 to 05, 08 to 13, 16 to 19) Registers and Operation of Link Destination Peripheral Functions at Reception**).

Figure 14 - 2 Relationship Between Interrupt Handling and ELC



## CHAPTER 15 INTERRUPT FUNCTIONS

The function to switch the flow of the program temporarily.

The number of interrupt sources is shown below.

		30, 32-pin
Maskable interrupts	External	6
	Internal	18

### 15.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into four priority groups by setting the priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02H, PR10L, PR10H, PR11L, PR11H, PR12H).

Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupt requests, each having the same priority, are simultaneously generated, then they are processed according to the default priority of vectored interrupt servicing. Default priority, see **Tables 15 - 1 to 15 - 2**.

A standby release signal is generated and STOP, HALT, and SNOOZE modes are released.

External interrupt requests and internal interrupt requests are provided as maskable interrupts.

(2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

### 15.2 Interrupt Sources and Configuration

Interrupt sources include maskable interrupts and software interrupts. In addition, they also have up to five reset sources (see **Tables 15 - 1 to 15 - 2**). The vector codes that store the program start address when branching due to the generation of a reset or various interrupt requests are two bytes each, so interrupts jump to a 64 K address of 00000H to 0FFFFH.

**Table 15 - 1 Interrupt Source List (1/2)**

Interrupt Type	Default Priority Note 1	Interrupt Source		Internal/External	Vector Table Address	Basic Configuration Type Note 2	32-pin	30-pin
		Name	Trigger					
Maskable	0	INTWDTI	Watchdog timer interval Note 3 (75% of overflow time + 1/2f <sub>IL</sub> )	Internal	0004H	(A)	√	√
	1	INTLVI	Voltage detection Note 4		0006H		√	√
	2	INTP0	Pin input edge detection	External	0008H	(B)	√	√
	3	INTP1			000AH		√	√
	4	INTP2			000CH		√	√
	5	INTP3			000EH		√	√
	6	INTP4			0010H		√	√
	7	INTP5			0012H		√	√
	11	INTST0/ INTCSI00/ INTIIC00			UART0 transmission transfer end or buffer empty interrupt/CSI00 transfer end or buffer empty interrupt/IIC00 transfer end		Internal	001EH
	12	INTSR0	UART0 reception transfer end	0020H	√	√		
	13	INTSRE0	UART0 reception communication error occurrence	0022H	√	√		
		INTTM01H	End of timer channel 1 count or capture (at 8-bit timer operation)		√	√		
	14	INTST1	UART1 transmission transfer end or buffer empty interrupt	0024H	√	√		
	15	INTSR1	UART1 reception transfer end	0026H	√	√		
	16	INTSRE1	UART1 reception communication error occurrence	0028H	√	√		
		INTTM03H	End of timer channel 3 count or capture (at 8-bit timer operation)		√	√		
	18	INTTM00	End of timer channel 0 count or capture	002CH	√	√		
	19	INTTM01	End of timer channel 1 count or capture	002EH	√	√		
	20	INTTM02	End of timer channel 2 count or capture	0030H	√	√		
	21	INTTM03	End of timer channel 3 count or capture	0032H	√	√		
	22	INTAD	End of A/D conversion	0034H	√	√		
	24	INTIT	Interval signal detection	0038H	√	√		
	28	INTTRJ0	Timer RJ underflow	0040H	√	√		
	39	INTTRD0	Timer RD0 input capture, compare match, overflow, underflow interrupt	0056H	√	√		
	40	INTTRD1	Timer RD1 input capture, compare match, overflow, underflow interrupt	0058H	√	√		
	44	INTFL	End of sequencer interrupt Note 5	0062H	√	√		

**Note 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 44 indicates the lowest priority.

**Note 2.** Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 15 - 1.

**Note 3.** When bit 7 (WDTINT) of the option byte (000C0H) is set to 1.

**Note 4.** When bit 7 (LVIMD) of the voltage detection level register (LVIS) is cleared to 0.

**Note 5.** Be used only at the self programming library.

**Table 15 - 2 Interrupt Source List (2/2)**

Interrupt Type	Default Priority Note 1	Interrupt Source		Internal/External	Vector Table Address	Basic Configuration Type Note 2	32-pin	30-pin
		Name	Trigger					
Software	—	BRK	Execution of BRK instruction	—	007EH	(D)	√	√
Reset	—	RESET	$\overline{\text{RESET}}$ pin input	—	0000H	—	√	√
		POR	Power-on-reset				√	√
		LVD	Voltage detection Note 3				√	√
		WDT	Overflow of watchdog timer				√	√
		TRAP	Execution of illegal instruction Note 4				√	√
		IAW	Illegal-memory access				√	√
		RPE	RAM parity error				√	√

**Note 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 44 indicates the lowest priority.

**Note 2.** Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 15 - 1.


**Note 3.** When bit 7 (LVIMD) of the voltage detection level register (LVIS) is set to 1.

**Note 4.** When the instruction code in FFH is executed.


Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Figure 15 - 1 Basic Configuration of Interrupt Function

(A) Internal maskable interrupt



(B) External maskable interrupt (INTPn)



- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP0: In-service priority flag 0
- ISP1: In-service priority flag 1
- MK: Interrupt mask flag
- PR0: Priority specification flag 0
- PR1: Priority specification flag 1

**Remark** n = 0 to 5

### 15.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2H)
- Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2H)
- Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02H, PR10L, PR10H, PR11L, PR11H, PR12H)
- External interrupt rising edge enable register (EGP0)
- External interrupt falling edge enable register (EGN0)
- Program status word (PSW)

Table 15 - 3 show a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

**Table 15 - 3 Flags Corresponding to Interrupt Request Sources**

Interrupt Source	Interrupt Request Flag		Interrupt Mask Flag		Priority Specification Flag		30, 32-pin
		Register		Register		Register	
INTWDTI	WDTIIF	IF0L	WDTIMK	MK0L	WDTIPR0, WDTIPR1	PR00L, PR10L	√
INTLVI	LVIIF		LVIMK		LVIPR0, LVIPR1		√
INTP0	PIF0		PMK0		PPR00, PPR10		√
INTP1	PIF1		PMK1		PPR01, PPR11		√
INTP2	PIF2		PMK2		PPR02, PPR12		√
INTP3	PIF3		PMK3		PPR03, PPR13		√
INTP4	PIF4		PMK4		PPR04, PPR14		√
INTP5	PIF5		PMK5		PPR05, PPR15		√
INTST0 <sup>Note 1</sup>	STIF0 <sup>Note 1</sup>	IF0H	STMK0 <sup>Note 1</sup>	MK0H	STPR00, STPR10 <sup>Note 1</sup>	PR00H, PR10H	√
INTCSI00 <sup>Note 1</sup>	CSIIF00 <sup>Note 1</sup>		CSIMK00 <sup>Note 1</sup>		CSIPR000, CSIPR100 <sup>Note 1</sup>		√
INTIIC00 <sup>Note 1</sup>	IICIF00 <sup>Note 1</sup>		IICMK00 <sup>Note 1</sup>		IICPR000, IICPR100 <sup>Note 1</sup>		√
INTSR0	SRIF0		SRMK0		SRPR00, SRPR10		√
INTSRE0 <sup>Note 2</sup>	SREIF0 <sup>Note 2</sup>		SREMK0 <sup>Note 2</sup>		SREPR00, SREPR10 <sup>Note 2</sup>		√
INTTM01H <sup>Note 2</sup>	TMIF01H <sup>Note 2</sup>		TMMK01H <sup>Note 2</sup>		TMPR001H, TMPR101H <sup>Note 2</sup>		√
INTST1	STIF1		IF1L		STMK1		MK1L
INTSR1	SRIF1	SRMK1		SRPR01, SRPR11	√		
INTSRE1 <sup>Note 3</sup>	SREIF1 <sup>Note 3</sup>	SREMK1 <sup>Note 3</sup>		SREPR01, SREPR11 <sup>Note 3</sup>	√		
INTTM03H <sup>Note 3</sup>	TMIF03H <sup>Note 3</sup>	TMMK03H <sup>Note 3</sup>		TMPR003H, TMPR103H <sup>Note 3</sup>	√		
INTTM00	TMIF00	TMMK00		TMPR000, TMPR100	√		
INTTM01	TMIF01	TMMK01		TMPR001, TMPR101	√		
INTTM02	TMIF02	TMMK02		TMPR002, TMPR102	√		
INTTM03	TMIF03	TMMK03		TMPR003, TMPR103	√		
INTAD	ADIF	IF1H		ADMK	MK1H	ADPR0, ADPR1	
INTIT	ITIF		ITMK	ITPR0, ITPR1		√	
INTTRJ0	TRJIF0		TRJMK0	TRJPR00, TRJPR10		√	
INTTRD0	TRDIF0	IF2H	TRDMK0	MK2H	TRDPR00, TRDPR10	PR02H, PR12H	√
INTTRD1	TRDIF1		TRDMK1		TRDPR01, TRDPR11		√
INTFL	FLIF		FLMK		FLPR0, FLPR1		√

**Note 1.** Do not use UART0, CSI00, and IIC00 at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INTST0, INTCSI00, and INTIIC00 is generated, bit 5 of the IF0H register is set to 1. Bit 5 of the MK0H, PR00H, and PR10H registers supports these three interrupt sources.

**Note 2.** Do not use UART0 and channel 1 of TAU0 (at 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INTSRE0 and INTTM01H is generated, bit 7 of the IF0H register is set to 1. Bit 7 of the MK0H, PR00H, and PR10H registers supports these two interrupt sources.

**Note 3.** Do not use UART1 and channel 3 of TAU0 (at 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If one of the interrupt sources INTSRE1 and INTTM03H is generated, bit 2 of the IF1L register is set to 1. Bit 2 of the MK1L, PR01L, and PR11L registers supports these two interrupt sources.

(1) Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2H)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon reset signal generation.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

The IF0L, IF0H, IF1L, IF1H, and IF2H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the IF0L and IF0H registers, the IF1L and IF1H registers are combined to form 16-bit registers IF0, and IF1, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

**Remark** If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

**Figure 15 - 2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2H) (1/2)**

Address: FFFE0H	After reset: 00H	R/W						
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0L	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIF	WDTIF
Address: FFFE1H	After reset: 00H	R/W						
Symbol	<7>	<6>	<5>	4	3	2	1	0
IF0H	SREIF0 TMIF01H	SRIF0	STIF0 CSIF00 IICIF00	0	0	0	0	0
Address: FFFE2H	After reset: 00H	R/W						
Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
IF1L	TMIF03	TMIF02	TMIF01	TMIF00	0	SREIF1 TMIF03H	SRIF1	STIF1
Address: FFFE3H	After reset: 00H	R/W						
Symbol	7	<6>	5	4	3	<2>	1	<0>
IF1H	0	TRJIF0	0	0	0	ITIF	0	ADIF

**Figure 15 - 3 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2H) (2/2)**

Address: FFFD1H      After reset: 00H      R/W

Symbol      <7>                  6                  5                  4                  3                  <2>                  <1>                  0

IF2H	FLIF	0	0	0	0	TRDIF1	TRDIF0	0
------	------	---	---	---	---	--------	--------	---

XXIFX	Interrupt request flag
0	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

**Caution 1.** Be sure to clear bits that are not available to 0.

**Caution 2.** When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as “IF0L.0 = 0;” or “\_asm (“clr1 IF0L, 0”);” because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1).

If a program is described in C language using an 8-bit memory manipulation instruction such as “IF0L &= 0xfe;” and compiled, it becomes the assembler of three instructions.

```
mov a, IF0L
and a, #0FEH
mov IF0L, a
```

In this case, even if the request flag of the another bit of the same interrupt request flag register (IF0L) is set to 1 at the timing between “mov a, IF0L” and “mov IF0L, a”, the flag is cleared to 0 at “mov IF0L, a”. Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.

(2) Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2H)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing.

The MK0L, MK0H, MK1L, MK1H, and MK2H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the MK0L and MK0H registers, the MK1L and MK1H registers are combined to form 16-bit registers MK0, and MK1, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

**Remark** If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

**Figure 15 - 4 Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2H)**

Address: FFFE4H    After reset: FFH    R/W

Symbol    <7>            <6>            <5>            <4>            <3>            <2>            <1>            <0>

MK0L	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	WDTIMK
------	------	------	------	------	------	------	-------	--------

Address: FFFE5H    After reset: FFH    R/W

Symbol    <7>            <6>            <5>            4            3            2            1            0

MK0H	SREMK0 TMMK01H	SRMK0	STMK0 CSIMK00 IICMK00	1	1	1	1	1
------	-------------------	-------	-----------------------------	---	---	---	---	---

Address: FFFE6H    After reset: FFH    R/W

Symbol    <7>            <6>            <5>            <4>            3            <2>            <1>            <0>

MK1L	TMMK03	TMMK02	TMMK01	TMMK00	1	SREMK1 TMMK03H	SRMK1	STMK1
------	--------	--------	--------	--------	---	-------------------	-------	-------

Address: FFFE7H    After reset: FFH    R/W

Symbol    7            <6>            5            4            3            <2>            1            <0>

MK1H	1	TRJMK0	1	1	1	ITMK	1	ADMK
------	---	--------	---	---	---	------	---	------

Address: FFFD5H    After reset: FFH    R/W

Symbol    <7>            6            5            4            3            <2>            <1>            0

MK2H	FLMK	1	1	1	1	TRDMK1	TRDMK0	1
------	------	---	---	---	---	--------	--------	---

XXMKX	Interrupt servicing control
0	Interrupt servicing enabled
1	Interrupt servicing disabled

**Caution**    Be sure to set bits that are not available to 1.

- (3) Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02H, PR10L, PR10H, PR11L, PR11H, PR12H)

The priority specification flag registers are used to set the corresponding maskable interrupt priority level.

A priority level is set by using the PR0xy and PR1xy registers in combination (xy = 0L, 0H, 1L, 1H, or 2H).

The PR00L, PR00H, PR01L, PR01H, PR02H, PR10L, PR10H, PR11L, PR11H, and the PR12H registers can be set by a 1-bit or 8-bit memory manipulation instruction. If the PR00L and PR00H registers, the PR01L and PR01H registers, the PR10L and PR10H registers, the PR11L and PR11H registers are combined to form 16-bit registers PR00, PR01, PR02, PR10, and PR11 they can be set by a 16-bit memory manipulation instruction. Reset signal generation sets these registers to FFH.

**Remark** If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

**Figure 15 - 5 Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02H, PR10L, PR10H, PR11L, PR11H, PR12H) (1/2)**

Address: FFFE8H    After reset: FFH    R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00L	PPR05	PPR04	PPR03	PPR02	PPR01	PPR00	LVIPR0	WDTIPR0

Address: FFFECH    After reset: FFH    R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR10L	PPR15	PPR14	PPR13	PPR12	PPR11	PPR10	LVIPR1	WDTIPR1

Address: FFFE9H    After reset: FFH    R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
PR00H	SREPR00 TMPR001H	SRPR00	STPR00 CSIPR000 IICPR000	1	1	1	1	1

Address: FFFEDH    After reset: FFH    R/W

Symbol	<7>	<6>	<5>	4	3	2	1	0
PR10H	SREPR10 TMPR101H	SRPR10	STPR10 CSIPR100 IICPR100	1	1	1	1	1

Address: FFFEAH    After reset: FFH    R/W

Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
PR01L	TMPR003	TMPR002	TMPR001	TMPR000	1	SREPR01 TMPR003H	SRPR01	STPR01

Address: FFEEH    After reset: FFH    R/W

Symbol	<7>	<6>	<5>	<4>	3	<2>	<1>	<0>
PR11L	TMPR103	TMPR102	TMPR101	TMPR100	1	SREPR11 TMPR103H	SRPR11	STPR11

**Figure 15 - 6 Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02H, PR10L, PR10H, PR11L, PR11H, PR12H) (2/2)**

Address: FFFEBH    After reset: FFH    R/W

Symbol    7            <6>            5            4            3            <2>            1            <0>

PR01H	1	TRJPR00	1	1	1	ITPR0	1	ADPR0
-------	---	---------	---	---	---	-------	---	-------

Address: FFFE7FH    After reset: FFH    R/W

Symbol    7            <6>            5            4            3            <2>            1            <0>

PR11H		TRJPR10	1	1	1	ITPR1	1	ADPR1
-------	--	---------	---	---	---	-------	---	-------

Address: FFFD9H    After reset: FFH    R/W

Symbol    <7>            6            5            4            3            <2>            <1>            0

PR02H	FLPR0	1	1	1	1	TRDPR01	TRDPR00	1
-------	-------	---	---	---	---	---------	---------	---

Address: FFFDDH    After reset: FFH    R/W

Symbol    <7>            6            5            4            3            <2>            <1>            0

PR12H	FLPR1	1	1	1	1	TRDPR11	TRDPR10	1
-------	-------	---	---	---	---	---------	---------	---

XXPR1X	XXPR0X	Priority level selection
0	0	Specify level 0 (high priority level)
0	1	Specify level 1
1	0	Specify level 2
1	1	Specify level 3 (low priority level)

**Caution**    Be sure to set bits that are not available to 1.

- (4) External interrupt rising edge enable register (EGP0), external interrupt falling edge enable register (EGN0)  
 These registers specify the valid edge for INTP0 to INTP5.  
 The EGP0 and EGN0 registers can be set by a 1-bit or 8-bit memory manipulation instruction.  
 Reset signal generation clears these registers to 00H.

**Figure 15 - 7 Format of External Interrupt Rising Edge Enable Registers (EGP0) and External Interrupt Falling Edge Enable Registers (EGN0)**

Address: FFF38H	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0
EGP0	0	0	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0
Address: FFF39H	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0
EGN0	0	0	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0
EGPn	EGNn	INTPn pin valid edge selection (n = 0 to 5)						
0	0	Edge detection disabled						
0	1	Falling edge						
1	0	Rising edge						
1	1	Both rising and falling edges						

Table 15 - 4 shows the Ports Corresponding to EGPn and EGNn bits.

**Table 15 - 4 Ports Corresponding to EGPn and EGNn bits**

Detection Enable Bit		Edge Detection Port	Interrupt Request Signal	30, 32-pin
EGP0	EGN0	P137	INTP0	√
EGP1	EGN1	P50	INTP1	√
EGP2	EGN2	P51	INTP2	√
EGP3	EGN3	P30	INTP3	√
EGP4	EGN4	P31	INTP4	√
EGP5	EGN5	P16	INTP5	√

**Remark** n = 0 to 5


(5) Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP0 and ISP1 flags that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. If a maskable interrupt request is acknowledged, the contents of the priority specification flag of the acknowledged interrupt are transferred to the ISP0 and ISP1 flags. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

Reset signal generation sets PSW to 06H.

Figure 15 - 8 Configuration of Program Status Word



## 15.4 Interrupt Servicing Operations

### 15.4.1 Maskable interrupt request acknowledgment

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 15 - 5 below.

For the interrupt request acknowledgment timing, see **Figures 15 - 10** and **15 - 11**.

**Table 15 - 5 Time from Generation of Maskable Interrupt Until Servicing**

	Minimum Time	Maximum Time <sup>Note</sup>
Servicing time	9 clocks	16 clocks

**Note** Maximum time does not apply when an instruction from the internal RAM area is executed.

**Remark** 1 clock: 1/fCLK (fCLK: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.


An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 15 - 9 shows the Interrupt Request Acknowledgment Processing Algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.


Figure 15 - 9 Interrupt Request Acknowledgment Processing Algorithm



- xxIF: Interrupt request flag
- xxMK: Interrupt mask flag
- xxPR0: Priority specification flag 0
- xxPR1: Priority specification flag 1
- IE: Flag that controls acknowledgment of maskable interrupt request (1 = Enable, 0 = Disable)
- ISP0, ISP1: Flag that indicates the priority level of the interrupt currently being serviced (see **Figure 15 - 8**)


**Note** For the default priority, refer to **Tables 15 - 1 to 15 - 2 Interrupt Source List**.

**Figure 15 - 10 Interrupt Request Acknowledgment Timing (Minimum Time)**



**Remark** 1 clock: 1/fCLK (fCLK: CPU clock)

**Figure 15 - 11 Interrupt Request Acknowledgment Timing (Maximum Time)**



**Remark** 1 clock: 1/fCLK (fCLK: CPU clock)

### 15.4.2 Software interrupt request acknowledgment

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (0007EH, 0007FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

**Caution** Can not use the RETI instruction for restoring from the software interrupt.

### 15.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt.

Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE = 1). When an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority equal to or lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. However, when setting the IE flag to 1 during the interruption at level 0, other level 0 interruptions can be allowed.

Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 15 - 6 shows Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing and Figures 15 - 12 and 15 - 13 show multiple interrupt servicing examples.

**Table 15 - 6 Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing**

Multiple Interrupt Request Interrupt Being Serviced		Maskable Interrupt Request								Software Interrupt Request
		Priority Level 0 (PR = 00)		Priority Level 1 (PR = 01)		Priority Level 2 (PR = 10)		Priority Level 3 (PR = 11)		
		IE = 1	IE = 0							
Maskable interrupt	ISP1 = 0 ISP0 = 0	√	×	×	×	×	×	×	×	√
	ISP1 = 0 ISP0 = 1	√	×	√	×	×	×	×	×	√
	ISP1 = 1 ISP0 = 0	√	×	√	×	√	×	×	×	√
	ISP1 = 1 ISP0 = 1	√	×	√	×	√	×	√	×	√
Software interrupt		√	×	√	×	√	×	√	×	√

**Remark 1.** √: Multiple interrupt servicing enabled

**Remark 2.** ×: Multiple interrupt servicing disabled

**Remark 3.** ISP0, ISP1, and IE are flags contained in the PSW.

ISP1 = 0, ISP0 = 0: An interrupt of level 1 or level 0 is being serviced.

ISP1 = 0, ISP0 = 1: An interrupt of level 2 is being serviced.

ISP1 = 1, ISP0 = 0: An interrupt of level 3 is being serviced.

ISP1 = 1, ISP0 = 1: Wait for An interrupt acknowledgment.

IE = 0: Interrupt request acknowledgment is disabled.

IE = 1: Interrupt request acknowledgment is enabled.

**Remark 4.** PR is a flag contained in the PR00L, PR00H, PR01L, PR01H, PR02H, PR10L, PR10H, PR11L, PR11H, and PR12H registers.

PR = 00: Specify level 0 with ××PR1× = 0, ××PR0× = 0 (higher priority level)


PR = 01: Specify level 1 with ××PR1× = 0, ××PR0× = 1

PR = 10: Specify level 2 with ××PR1× = 1, ××PR0× = 0

PR = 11: Specify level 3 with ××PR1× = 1, ××PR0× = 1 (lower priority level)


Figure 15 - 12 Examples of Multiple Interrupt Servicing (1/2)

Example 1. Multiple interrupt servicing occurs twice



During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.

Example 2. Multiple interrupt servicing does not occur due to priority control




Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

- PR = 00: Specify level 0 with xxPR1x = 0, xxPR0x = 0 (higher priority level)
- PR = 01: Specify level 1 with xxPR1x = 0, xxPR0x = 1
- PR = 10: Specify level 2 with xxPR1x = 1, xxPR0x = 0
- PR = 11: Specify level 3 with xxPR1x = 1, xxPR0x = 1 (lower priority level)
- IE = 0: Interrupt request acknowledgment is disabled
- IE = 1: Interrupt request acknowledgment is enabled.

Figure 15 - 13 Examples of Multiple Interrupt Servicing (2/2)

Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled



Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

- PR = 00: Specify level 0 with xxPR1x = 0, xxPR0x = 0 (higher priority level)
- PR = 01: Specify level 1 with xxPR1x = 0, xxPR0x = 1
- PR = 10: Specify level 2 with xxPR1x = 1, xxPR0x = 0
- PR = 11: Specify level 3 with xxPR1x = 1, xxPR0x = 1 (lower priority level)
- IE = 0: Interrupt request acknowledgment is disabled
- IE = 1: Interrupt request acknowledgment is enabled.


### 15.4.4 Interrupt servicing during division instruction

The μPD79F7027, μPD79F7028 handles interrupts during the DIVHU/DIVWU instruction in order to enhance the interrupt response when a division instruction is executed.

- When an interrupt is generated while the DIVHU/DIVWU instruction is executed, the instruction is suspended
- After the instruction is suspended, the PC indicates the next instruction after DIVHU/DIVWU
- An interrupt is generated by the next instruction
- PC-3 is stacked to execute the DIVHU/DIVWU instruction again

Normal interrupt	Interrupts while Executing DIVHU/DIVWU Instruction
(SP-1) ← PSW	(SP-1) ← PSW
(SP-2) ← (PC)s	(SP-2) ← (PC-3)s
(SP-3) ← (PC)H	(SP-3) ← (PC-3)H
(SP-4) ← (PC)L	(SP-4) ← (PC-3)L
PCs ← 0000	PCs ← 0000
PCH ← (Vector)	PCH ← (Vector)
PCL ← (Vector)	PCL ← (Vector)
SP ← SP-4	SP ← SP-4
IE ← 0	IE ← 0

The AX, BC, DE, and HL registers are used for DIVHU/DIVWU. Use these registers by stacking them for interrupt servicing.




### 15.4.5 Interrupt request hold

There are instructions where, even if an interrupt request is issued while the instructions are being executed, interrupt request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- POP PSW
- BTCLR PSW. bit, \$addr20
- EI
- DI
- SKC
- SKNC
- SKZ
- SKNZ
- SKH
- SKNH
- Manipulation instructions for the IF0L, IF0H, IF1L, IF1H, IF2H, MK0L, MK0H, MK1L, MK1H, MK2H, PR00L, PR00H, PR01L, PR01H, PR02H, PR10L, PR10H, PR11L, PR11H, and PR12H registers

Figure 15 - 14 shows the timing at which interrupt requests are held pending.

**Figure 15 - 14 Interrupt Request Hold**



**Remark 1.** Instruction N: Interrupt request hold instruction

**Remark 2.** Instruction M: Instruction other than interrupt request hold instruction

## CHAPTER 16 STANDBY FUNCTION

### 16.1 Standby Function and Configuration

#### 16.1.1 Standby function

The standby function reduces the operating current of the system, and the following three modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the high-speed system clock oscillator or high-speed on-chip oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator and high-speed on-chip oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released when the X1 clock is selected, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

(3) SNOOZE mode

In the case of CSIp or UARTq data reception, an A/D conversion request by the timer trigger signal (the interrupt request signal (INTIT) or ELC event input), the STOP mode is exited, the CSIp or UARTq data is received without operating the CPU, and A/D conversion is performed. This can only be specified when the high-speed on-chip oscillator is selected for the CPU/peripheral hardware clock (fCLK).

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

**Caution 1. The STOP mode can be used only when the CPU is operating on the main system clock.**

**Caution 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction (except SNOOZE mode setting unit).**

**Caution 3. When using CSIp, UARTq, or the A/D converter in the SNOOZE mode, set up serial standby control register m (SSCm) and A/D converter mode register 2 (ADM2) before switching to the STOP mode. For details, see 13.3 Registers Controlling Serial Array Unit and 12.3 Registers Used in A/D Converter.**

**Caution 4.** The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of A/D converter mode register 0 (ADM0) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.

**Caution 5.** It can be selected by the option byte whether the low-speed on-chip oscillator continues oscillating or stops in the HALT or STOP mode. For details, see CHAPTER 22 OPTION BYTE.

**Remark** p = 00; q = 0; m = 0

### 16.1.2 Registers controlling standby function

The standby function is controlled by the following two registers.

- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)

**Remark** For the registers that start, stop, or select the clock, see CHAPTER 5 CLOCK GENERATOR.

(1) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter. The X1 clock oscillation stabilization time can be checked in the following case.

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating.

The OSTC register can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset is released (reset by RESET input, POR, LVD, WDT, and executing an illegal instruction), the STOP instruction and MSTOP bit (bit 7 of clock operation status control register (CSC)) = 1 clear this register to 00H.

**Figure 16 - 1 Format of Oscillation stabilization time counter status register (OSTC)**

Address: FFFA2H      After reset: 00H      R

Symbol    7      6      5      4      3      2      1      0

OSTC	MOST							
	8	9	10	11	13	15	17	18

MOST	Oscillation stabilization time status									
									fx = 10 MHz	fx = 20 MHz
0	0	0	0	0	0	0	0	2 <sup>8</sup> /fx max.	25.6 μs max.	12.8 μs max.
1	0	0	0	0	0	0	0	2 <sup>8</sup> /fx min.	25.6 μs min.	12.8 μs min.
1	1	0	0	0	0	0	0	2 <sup>9</sup> /fx min.	51.2 μs min.	25.6 μs min.
1	1	1	0	0	0	0	0	2 <sup>10</sup> /fx min.	102.4 μs min.	51.2 μs min.
1	1	1	1	0	0	0	0	2 <sup>11</sup> /fx min.	204.8 μs min.	102.4 μs min.
1	1	1	1	1	0	0	0	2 <sup>13</sup> /fx min.	819.2 μs min.	409.6 μs min.
1	1	1	1	1	1	0	0	2 <sup>15</sup> /fx min.	3.27 ms min.	1.64 ms min.
1	1	1	1	1	1	1	0	2 <sup>17</sup> /fx min.	13.11 ms min.	6.55 ms min.
1	1	1	1	1	1	1	1	2 <sup>18</sup> /fx min.	26.21 ms min.	13.11 ms min.


**Caution 1.** After the above time has elapsed, the bits are set to 1 in order from the MOST8 bit and remain 1.

**Caution 2.** The oscillation stabilization time counter counts up to the oscillation stabilization time set by the oscillation stabilization time select register (OSTS). If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock, set the oscillation stabilization time as follows.

- Desired OSTC register oscillation stabilization time ≤ Oscillation stabilization time set by OSTS register

Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after STOP mode is released.

**Caution 3.** The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts (“a” below).



**Remark**    fx: X1 clock oscillation frequency

(2) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released.

When the X1 clock is selected as the CPU clock, the operation waits for the time set using the OSTS register after the STOP mode is released.

When the high-speed on-chip oscillator clock is selected as the CPU clock, confirm with the oscillation stabilization time counter status register (OSTC) that the desired oscillation stabilization time has elapsed after the STOP mode is released. The oscillation stabilization time can be checked up to the time set using the OSTC register.

The OSTS register can be set by an 8-bit memory manipulation instruction. Reset signal generation sets this register to 07H.

**Figure 16 - 2 Format of Oscillation stabilization time select register (OSTS)**

Address: FFFA3H    After reset: 07H    R/W

Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection		
			fx = 10 MHz	fx = 20 MHz	
0	0	0	2 <sup>8</sup> /fx	25.6 μs	12.8 μs
0	0	1	2 <sup>9</sup> /fx	51.2 μs	25.6 μs
0	1	0	2 <sup>10</sup> /fx	102.4 μs	51.2 μs
0	1	1	2 <sup>11</sup> /fx	204.8 μs	102.4 μs
1	0	0	2 <sup>13</sup> /fx	819.2 μs	409.6 μs
1	0	1	2 <sup>15</sup> /fx	3.27 ms	1.64 ms
1	1	0	2 <sup>17</sup> /fx	13.11 ms	6.55 ms
1	1	1	2 <sup>18</sup> /fx	26.21 ms	13.11 ms

**Caution 1.** To set the STOP mode when the X1 clock is used as the CPU clock, set the OSTS register before executing the STOP instruction.

**Caution 2.** Before changing the setting of the OSTS register, confirm that the count operation of the OSTC register is completed.


**Caution 3.** Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.

**Caution 4.** The oscillation stabilization time counter counts up to the oscillation stabilization time set by the OSTS register. If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock, set the oscillation stabilization time as follows.

- Desired OSTC register oscillation stabilization time ≤ Oscillation stabilization time set by OSTS register

**Note,** therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after STOP mode is released.

**Caution 5.** The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts (“a” below).



**Remark** fx: X1 clock oscillation frequency

## 16.2 Standby Function Operation

### 16.2.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the high-speed system clock, high-speed on-chip oscillator clock.

The operating statuses in the HALT mode are shown below.




(2) HALT mode release

The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

**Figure 16 - 3 HALT Mode Release by Interrupt Request Generation**



- Note** Wait time for HALT mode release
- When vectored interrupt servicing is carried out: 15 to 16 clock
  - When vectored interrupt servicing is not carried out: 9 to 10 clock

**Caution** Refer to Figure 15 - 1 Basic Configuration of Interrupt Function.


**Remark** The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.

(b) Release by reset signal generation


When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

**Figure 16 - 4 HALT Mode Release by Reset**

(1) When high-speed system clock is used as CPU clock



(2) When high-speed on-chip oscillator clock is used as CPU clock



**Note** Reset processing time: 388 to 673 μs (When LVD is used)  
156 to 360 μs (When LVD off)

## 16.2.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the high-speed on-chip oscillator clock, X1 clock, or external main system clock.

**Caution 1.** Because the interrupt request signal is used to clear the STOP mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the STOP mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction and the system returns to the operating mode as soon as the wait time set using the oscillation stabilization time select register (OSTS) has elapsed.

**Caution 2.** When using CSIp, UARTq, or the A/D converter in the SNOOZE mode, set up serial standby control register m (SSCm) and A/D converter mode register 2 (ADM2) before switching to the STOP mode. For details, see 13.3 Registers Controlling Serial Array Unit and 12.3 Registers Used in A/D Converter.

**Remark** p = 00; q = 0; m = 0

The operating statuses in the STOP mode are shown below.

**Table 16 - 2 Operating Statuses in STOP Mode**

STOP Mode Setting		When STOP Instruction is Executed While CPU is Operating on Main System Clock		
		When CPU is Operating on High-speed On-chip Oscillator Clock (f <sub>H</sub> )	When CPU is Operating on X1 Clock (f <sub>X</sub> )	When CPU is Operating on External Main System Clock (f <sub>EX</sub> )
Item				
System clock		Clock supply to the CPU is stopped		
Main system clock	f <sub>H</sub>	Stopped		
	f <sub>X</sub>			
	f <sub>EX</sub>			
f <sub>IL</sub>		Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of operation speed mode control register (OSMC)		
		<ul style="list-style-type: none"> <li>• WUTMMCK0 = 1: Oscillates</li> <li>• WUTMMCK0 = 0 and WDTON = 0: Stops</li> <li>• WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates</li> <li>• WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops</li> </ul>		
CPU		Operation stopped		
Code flash memory				
RAM		Operation stopped		
Port (latch)		Status before STOP mode was set is retained		
Timer array unit		Operation disabled		
12-bit Interval timer		Operable		
Watchdog timer		See <b>CHAPTER 11 WATCHDOG TIMER</b> .		
Timer RJ		Wakeup by event counter mode operable		
Timer RD		Operation disabled		
Clock output/buzzer output		Operation disabled		
A/D converter		Wakeup operation is enabled (switching to the SNOOZE mode)		
Serial array unit (SAU)		Wakeup operation is enabled only for CSIp and UARTq (switching to the SNOOZE mode) Operation is disabled for anything other than CSIp and UARTq		
ELC		Operable function blocks can be linked		
Power-on-reset function		Operable		
Voltage detection function				
External interrupt				
CRC operation function	High-speed CRC	Operation stopped		
	General-purpose CRC			
Illegal-memory access detection function				
RAM parity error detection function				
RAM guard function				
SFR guard function				

(Cautions and Remarks are listed on the next page.)

**Remark 1.** Operation stopped: Operation is automatically stopped before switching to the STOP mode.  
 Operation disabled: Operation is stopped before switching to the STOP mode.  
 fiH: High-speed on-chip oscillator clock      fiL: Low-speed on-chip oscillator clock  
 fx: X1 clock      fex: External main system clock

**Remark 2.** p = 00; q = 0

**Caution 1.** To use the peripheral hardware that stops operation in the STOP mode, and the peripheral hardware for which the clock that stops oscillating in the STOP mode after the STOP mode is released, restart the peripheral hardware.

**Caution 2.** To stop the low-speed on-chip oscillator clock in the STOP mode, must previously be set an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of 000C0H = 0).

**Caution 3.** To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the high-speed on-chip oscillator clock before the execution of the STOP instruction. Before changing the CPU clock from the high-speed on-chip oscillator clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC).

(2) STOP mode release


The STOP mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

**Figure 16 - 5 STOP Mode Release by Interrupt Request Generation (1/2)**

(1) When high-speed system clock (X1 oscillation) is used as CPU clock



**Note** STOP mode release time  
 Supply of the clock is stopped: 18.96 μs to “whichever is longer 28.95 μs and the oscillation stabilization time (set by OSTC)”  
 Wait


- When vectored interrupt servicing is carried out: 10 to 11 clocks
- When vectored interrupt servicing is not carried out: 4 to 5 clocks

**Caution** Refer to Figure 15 - 1 Basic Configuration of Interrupt Function.


**Remark** The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

Figure 16 - 6 STOP Mode Release by Interrupt Request Generation (2/2)

(2) When high-speed system clock (external clock input) is used as CPU clock



(3) When high-speed on-chip oscillator clock is used as CPU clock



- Note** STOP mode release time  
 Supply of the clock is stopped: 18.96 μs to “whichever is longer 28.95 μs and the oscillation stabilization time (set by OSTS)”  
 Wait
- When vectored interrupt servicing is carried out: 10 to 11 clocks
  - When vectored interrupt servicing is not carried out: 4 to 5 clocks

**Caution** Refer to Figure 15 - 1 Basic Configuration of Interrupt Function.


**Remark** The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

(b) Release by reset signal generation


When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

**Figure 16 - 7 STOP Mode Release by Reset**

(1) When high-speed system clock is used as CPU clock



(2) When high-speed on-chip oscillator clock is used as CPU clock



**Note** Reset processing time: 388 to 673 μs (When LVD is used)  
156 to 360 μs (When LVD off)

### 16.2.3 SNOOZE mode

(1) SNOOZE mode setting and operating statuses

The SNOOZE mode can only be specified for CSIp, UARTq, or the A/D converter. Note that this mode can only be specified if the CPU clock is the high-speed on-chip oscillator clock.

When using CSIp or UARTq in the SNOOZE mode, set up serial standby control register m (SSCm) before switching to the STOP mode. For details, see **13.3 Registers Controlling Serial Array Unit**.

When using the A/D converter in the SNOOZE mode, set up A/D converter mode register 2 (ADM2) before switching to the STOP mode. For details, see **12.3 Registers Used in A/D Converter**.

**Remark** p = 00; q = 0; m = 0

In SNOOZE mode transition, wait status to be only following time.

From STOP to SNOOZE

HS (High-speed main) mode: 18.96 to 28.95 μs

LS (Low-speed main) mode: 20.24 to 28.95 μs

From SNOOZE to normal operation

- When vectored interrupt servicing is carried out:

HS (High-speed main) mode: 6.79 to 12.4 μs + 7 clocks

LS (Low-speed main) mode: 2.58 to 7.8 μs + 7 clocks

- When vectored interrupt servicing is not carried out:

HS (High-speed main) mode: 6.79 to 12.4 μs + 1 clock

LS (Low-speed main) mode: 2.58 to 7.8 μs + 1 clock

The operating statuses in the SNOOZE mode are shown next.

**Table 16 - 3 Operating Statuses in SNOOZE Mode**

Item		STOP Mode Setting	During STOP mode, receiving data signal from CSIp and UARTq, and inputting timer trigger signal to A/D converter by interrupt
			When CPU is Operating on High-speed On-chip Oscillator Clock (f <sub>1H</sub> )
System clock			Clock supply to the CPU is stopped
Main system clock	f <sub>1H</sub>		Operation started
	f <sub>x</sub>		Stopped
	f <sub>EX</sub>		
f <sub>1L</sub>			Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of operation speed mode control register (OSMC) <ul style="list-style-type: none"> <li>• WUTMMCK0 = 1: Oscillates</li> <li>• WUTMMCK0 = 0 and WDTON = 0: Stops</li> <li>• WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates</li> <li>• WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops</li> </ul>
CPU			Operation stopped
Code flash memory			
RAM			Operation stopped
Port (latch)			Use of the status while in the STOP mode continues
Timer array unit			Operation disabled
12-bit Interval timer			
Watchdog timer			See <b>CHAPTER 11 WATCHDOG TIMER.</b>
Timer RJ			Operation disabled
Timer RD			
Clock output/buzzer output			Operation disabled
A/D converter			Operable
Serial array unit (SAU)			Operable only CSIp and UARTq only. Operation disabled other than CSIp and UARTq.
ELC			Operable function blocks can be linked
Power-on-reset function			Operable
Voltage detection function			
External interrupt			
CRC operation function	High-speed CRC		Operation stopped
	General-purpose CRC		
Illegal-memory access detection function			
RAM parity error detection function			
RAM guard function			
SFR guard function			

**Remark 1.** Operation stopped: Operation is automatically stopped before switching to the STOP mode.

Operation disabled: Operation is stopped before switching to the STOP mode.

f<sub>1H</sub>: High-speed on-chip oscillator clock

f<sub>1L</sub>: Low-speed on-chip oscillator clock

f<sub>x</sub>: X1 clock

f<sub>EX</sub>: External main system clock

**Remark 2.** p = 00; q = 0

## CHAPTER 17 RESET FUNCTION

The following seven operations are available to generate a reset signal.

- (1) External reset input via  $\overline{\text{RESET}}$  pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by comparison of supply voltage and detection voltage of power-on-reset (POR) circuit
- (4) Internal reset by comparison of supply voltage of the voltage detector (LVD) and detection voltage
- (5) Internal reset by execution of illegal instruction <sup>Note</sup>
- (6) Internal reset by RAM parity error
- (7) Internal reset by illegal-memory access

External and internal resets start program execution from the address at 0000H and 0001H when the reset signal is generated.

A reset is effected when a low level is input to the  $\overline{\text{RESET}}$  pin, the watchdog timer overflows, or by POR and LVD circuit voltage detection, execution of illegal instruction <sup>Note</sup>, RAM parity error or illegal-memory access, and each item of hardware is set to the status shown in Table 17 - 1.

When a low level is input to the  $\overline{\text{RESET}}$  pin, the device is reset. It is released from the reset status when a high level is input to the  $\overline{\text{RESET}}$  pin and program execution is started with the high-speed on-chip oscillator clock after reset processing. A reset by the watchdog timer is automatically released, and program execution starts using the high-speed on-chip oscillator clock (see **Figures 17 - 2 to 17 - 4**) after reset processing. Reset by POR and LVD circuit supply voltage detection is automatically released when  $V_{DD} \geq V_{LVD}$  after the reset, and program execution starts using the high-speed on-chip oscillator clock (see **CHAPTER 18 POWER-ON-RESET CIRCUIT** and **CHAPTER 19 VOLTAGE DETECTOR**) after reset processing.

**Note** The illegal instruction is generated when instruction code FFH is executed.  
Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

**Caution 1.** For an external reset, input a low level for 10 μs or more to the  $\overline{\text{RESET}}$  pin.

To perform an external reset upon power application, a low level of at least 10 μs must be continued during the period in which the supply voltage is within the operating range.

The operating voltage range depends on the setting of the user option byte (000C2H).

The following shows the operating voltage range.

HS (high-speed main) mode:  $V_{DD} = 2.7$  to  $5.5$  V@1 MHz to 24 MHz


LS (low-speed main) mode:  $V_{DD} = 2.7$  to  $5.5$  V@1 MHz to 8 MHz

**Caution 2.** During reset input, the X1 clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock oscillating. External main system clock input become invalid.

**Caution 3.** When reset is effected, port pins become high-impedance, because each SFR and 2nd SFR are initialized.

**Remark** VPOR: POR power supply rise detection voltage

Figure 17 - 1 Block Diagram of Reset Function



**Caution** An LVD circuit internal reset does not reset the LVD circuit.

**Remark 1.** LVIM: Voltage detection register

**Remark 2.** LVIS: Voltage detection level register

Figure 17 - 2 Timing of Reset by  $\overline{\text{RESET}}$  Input






Figure 17 - 3 Timing of Reset Due to Execution of Illegal Instruction or Watchdog Timer Overflow



**Caution** A watchdog timer internal reset resets the watchdog timer.

Figure 17 - 4 Timing of Reset in STOP Mode by  $\overline{\text{RESET}}$  Input



**Remark** For the reset timing of the power-on-reset circuit and voltage detector, see **CHAPTER 18 POWER-ON-RESET CIRCUIT** and **CHAPTER 19 VOLTAGE DETECTOR**.

**Table 17 - 1 Operation Statuses During Reset Period**

Item		During Reset Period	
System clock		Clock supply to the CPU is stopped.	
Main system clock	f <sub>H</sub>	Operation stopped	
	f <sub>X</sub>	Operation stopped (the X1 and X2 pins are input port mode)	
	f <sub>E</sub>	Clock input invalid (the pin is input port mode)	
	f <sub>L</sub>	Operation stopped	
CPU			
Code flash memory		Operation stopped	
RAM		Operation stopped	
Port (latch)		High impedance Set P40 to high level after a reset other than a pin reset or POR.	
Timer array unit		Operation stopped	
Timer RJ			
Timer RD			
12-bit Interval timer			
Watchdog timer			
Clock output/buzzer output			
A/D converter			
Serial array unit (SAU)			
Power-on-reset function			Detection operation possible
Voltage detection function			Operation stopped
External interrupt			Operation stopped
CRC operation function	High-speed CRC		
	General-purpose CRC		
Illegal-memory access detection function			
RAM parity error detection function			
RAM guard function			
SFR guard function			

**Remark**    f<sub>H</sub>: High-speed on-chip oscillator clock                      f<sub>X</sub>: X1 oscillation clock  
                   f<sub>E</sub>: External main system clock  
                   f<sub>L</sub>: Low-speed on-chip oscillator clock

**Table 17 - 2 Hardware Statuses After Reset Acknowledgment (1/4)**

Hardware		After Reset Acknowledgment <sup>Note 1</sup>
Program counter (PC)		The contents of the reset vector table (0000H, 0001H) are set.
Stack pointer (SP)		Undefined
Program status word (PSW)		06H
Multiplier and divider/multiply-accumulator	Multiply and accumulation register (L) (MACRL)	0000H
	Multiply and accumulation register (H) (MACRH)	0000H
RAM	Data memory	Undefined <sup>Note 2</sup>
	General-purpose registers	Undefined <sup>Note 2</sup>
Processor mode control register (PMC)		00H
Port registers (P0 to P7, P14) (output latches)		00H
Port registers (P12, P13) (output latches)		Undefined
Port mode registers (PM0 to PM7, PM12, PM14)		FFH
Port mode control registers 0, 12, 14 (PMC0, PMC12, PMC14)		FFH
Port input mode registers 0, 1, 3, 5 (PIM0, PIM1, PIM3, PIM5)		00H
Port output mode registers 0, 1, 3, 5 (POM0, POM1, POM3, POM5)		00H
Pull-up resistor option registers (PU0, PU1, PU3 to PU5, PU7, PU12, PU14)		00H (PU4 is 01H)
Peripheral I/O redirection registers 0, 1 (PIOR0, PIOR1)		00H
Port mode select register (PMS)		00H
Clock operation mode control register (CMC)		00H
Clock operation status control register (CSC)		C0H
System clock control register (CKC)		00H
Oscillation stabilization time counter status register (OSTC)		00H
Oscillation stabilization time select register (OSTS)		07H
Noise filter enable registers 0, 1 (NFEN0, NFEN1)		00H
Peripheral enable registers 0 (PER0)		00H
High-speed on-chip oscillator frequency select register (HOCODIV)		Undefined
High-speed on-chip oscillator trimming register (HIOTRM)		<sup>Note 2</sup>
Operation speed mode control register (OSMC)		00H
Timer array unit	Timer data registers 00 to 03 (TDR00 to TDR03)	0000H
	Timer mode registers 00 to 03 (TMR00 to TMR03)	0000H
	Timer status registers 00 to 03 (TSR00 to TSR03)	0000H
	Timer input select register 0 (TIS0)	00H
	Timer counter registers 00 to 03 (TCR00 to TCR03)	FFFFH
	Timer channel enable status register 0 (TE0)	0000H
	Timer channel start register 0 (TS0)	0000H
	Timer channel stop register 0 (TT0)	0000H
	Timer clock select register 0 (TPS0)	0000H
	Timer output register 0 (TO0)	0000H
	Timer output enable register 0 (TOE0)	0000H
	Timer output level register 0 (TOL0)	0000H
	Timer output mode registers 0 (TOM0)	0000H

**Note 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

**Note 2.** The reset value differs for each chip.

**Remark** The special function register (SFR) mounted depend on the product. See 3.1.4 **Special function register (SFR) area** and 3.1.5 **Extended special function register (2nd SFR: 2nd Special Function Register) area**.

**Table 17 - 3 Hardware Statuses After Reset Acknowledgment (2/4)**

Hardware		Status After Reset Acknowledgment <sup>Note 1</sup>
Timer RJ	Timer RJ Counter Register 0 (TRJ0)	FFFFH
	Timer RJ Control Register 0 (TRJCR0)	00H
	Timer RJ I/O Control Register 0 (TRJIOC0)	00H
	Timer RJ Mode Register 0 (TRJMR0)	00H
	Timer RJ Event Pin Select Register 0 (TRJISR0)	00H
Timer RD	Timer RD ELC Register (TRDELIC)	00H <sup>Note 2</sup>
	Timer RD Start Register (TRDSTR)	0CH <sup>Note 2</sup>
	Timer RD Mode Register (TRDMR)	00H <sup>Note 2</sup>
	Timer RD PWM Function Select Register (TRDPMR)	00H <sup>Note 2</sup>
	Timer RD Function Control Register (TRDFCR)	80H <sup>Note 2</sup>
	Timer RD Output Master Enable Register 1 (TRDOER1)	FFH <sup>Note 2</sup>
	Timer RD Output Master Enable Register 2 (TRDOER2)	00H <sup>Note 2</sup>
	Timer RD Output Control Register (TRDOCR)	00H <sup>Note 2</sup>
	Timer RD Digital Filter Function Select Registers 0, 1 (TRDDF0, TRDDF1)	00H <sup>Note 2</sup>
	Timer RD Control Registers 0, 1 (TRDCR0, TRDCR1)	00H <sup>Note 2</sup>
	Timer RD I/O Control Registers A0, A1 (TRDIORA0, TRDIORA1)	00H <sup>Note 2</sup>
	Timer RD I/O Control Registers C0, C1 (TRDIORC0, TRDIORC1)	88H <sup>Note 2</sup>
	Timer RD Status Registers 0, 1 (TRDSR0, TRDSR1)	00H <sup>Note 2</sup>
	Timer RD Interrupt Enable Registers 0, 1 (TRDIER0, TRDIER1)	00H <sup>Note 2</sup>
	Timer RD PWM Function Output Level Control Registers 0, 1 (TRDPOCR0, TRDPOCR1)	00H <sup>Note 2</sup>
	Timer RD Counters 0, 1 (TRD0, TRD1)	0000H <sup>Note 2</sup>
	Timer RD General Registers A0, A1, B0, B1, C0, C1, D0, D1 (TRDGRA0, TRDGRA1, TRDGRB0, TRDGRB1, TRDGRC0, TRDGRC1, TRDGRD0, TRDGRD1)	FFFFH <sup>Note 2</sup>

**Note 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

**Note 2.** The timer RD SFRs are undefined when FRQSEL4 = 1 in the user option byte (000C2H) and TRD0EN = 0 in the PER1 register. If it is necessary to read the initial value, set fCLK to fIH and TRD0EN = 1 before reading.

**Remark** The special function register (SFR) mounted depend on the product. See 3.1.4 **Special function register (SFR) area** and 3.1.5 **Extended special function register (2nd SFR: 2nd Special Function Register) area**.

**Table 17 - 4 Hardware Statuses After Reset Acknowledgment (3/4)**

Hardware		Status After Reset Acknowledgment <sup>Note 1</sup>
12-bit Interval timer	Control register (ITMC)	0FFFH
Clock output/buzzer output controller	Clock output select registers 0, 1 (CKS0, CKS1)	00H
Watchdog timer	Enable register (WDTE)	1AH/9AH <sup>Note 2</sup>
A/D converter	10-bit A/D conversion result register (ADCR)	0000H
	8-bit A/D conversion result register (ADCRH)	00H
	Mode registers 0 to 2 (ADM0 to ADM2)	00H
	Conversion result comparison upper limit setting register (ADUL)	FFH
	Conversion result comparison lower limit setting register (ADLL)	00H
	A/D test register (ADTES)	00H
	Analog input channel specification register (ADS)	00H
	A/D port configuration register (ADPC)	00H
Serial array unit (SAU)	Serial data registers 00 to 03 (SDR00 to SDR03)	0000H
	Serial status registers 00 to 03 (SSR00 to SSR03)	0000H
	Serial flag clear trigger registers 00 to 03 (SIR00 to SIR03)	0000H
	Serial mode registers 00 to 03 (SMR00 to SMR03)	0020H
	Serial communication operation setting registers 00 to 03 (SCR00 to SCR03)	0087H
	Serial channel enable status registers 0 (SE0)	0000H
	Serial channel start registers 0 (SS0)	0000H
	Serial channel stop registers 0 (ST0)	0000H
	Serial clock select registers 0 (SPS0)	0000H
	Serial output registers 0 (SO0)	0F0FH
	Serial output enable registers 0 (SOE0)	0000H
	Serial output level registers 0 (SOL0)	0000H
	Serial standby control register 0 (SSC0)	0000H
	Input switch control register (ISC)	00H

**Note 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

**Note 2.** The reset value of WDTE is determined by the option byte setting.

**Remark** The special function register (SFR) mounted depend on the product. See 3.1.4 **Special function register (SFR) area** and 3.1.5 **Extended special function register (2nd SFR: 2nd Special Function Register) area**.

**Table 17 - 5 Hardware Statuses After Reset Acknowledgment (4/4)**

Hardware		Status After Reset Acknowledgment <sup>Note 1</sup>
ELC	Event output destination select registers 00 to 05, 08 to 13, 16 to 19 (ELSELR00 to ELSELR05, ELSELR08 to ELSELR13, ELSELR16 to ELSELR19)	00H
Reset function	Reset control flag register (RESF)	Undefined <sup>Note 2</sup>
Voltage detector	Voltage detection register (LVIM)	00H <sup>Note 2</sup>
	Voltage detection level register (LVIS)	00H/01H/81H <sup>Notes 2, 3</sup>
Interrupt	Request flag registers 0L, 0H, 1L, 1H, 2H (IF0L, IF0H, IF1L, IF1H, IF2H)	00H
	Mask flag registers 0L, 0H, 1L, 1H, 2H (MK0L, MK0H, MK1L, MK1H, MK2H)	FFH
	Priority specification flag registers 00L, 00H, 01L, 01H, 02H, 10L, 10H, 11L, 11H, 12H (PR00L, PR00H, PR01L, PR01H, PR10L, PR10H, PR11L, PR11H, PR02H, PR12H)	FFH
	External interrupt rising edge enable registers 0 (EGP0)	00H
	External interrupt falling edge enable registers 0 (EGN0)	00H
Safety functions	Flash memory CRC control register (CRCOCTL)	00H
	Flash memory CRC operation result register (PGCRCL)	0000H
	CRC input register (CRCIN)	00H
	CRC data register (CRCD)	0000H
	Invalid memory access detection control register (IAWCTL)	00H
	RAM parity error control register (RPECTL)	00H
BCD correction circuit	BCD correction result register (BCDADJ)	Undefined

**Remark** The special function register (SFR) mounted depend on the product. See 3.1.4 **Special function register (SFR) area** and 3.1.5 **Extended special function register (2nd SFR: 2nd Special Function Register) area**.

(Notes are listed on the next page.)

**Note 1.** During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

**Note 2.** These values vary depending on the reset source.

Reset Source		$\overline{\text{RESET}}$ Input	Reset by POR	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by RAM parity error	Reset by illegal-memory access	Reset by LVD
Register								
RESF	TRAP bit	Cleared (0)	Cleared (0)	Set (1)	Held	Held	Held	Held
	WDTRF bit			Held	Set (1)	Held	Held	Held
	RPERF bit			Held	Held	Set (1)	Held	Held
	IAWRF bit			Held	Held	Held	Set (1)	Held
	LVIRF bit			Held	Held	Held	Held	Set (1)
LVIM		Cleared (0)	Cleared (0)	Cleared (0)	Cleared (0)	Cleared (0)	Cleared (0)	Held
LVIS		Cleared (00H/01H/81H)	Cleared (00H/01H/81H)	Cleared (00H/01H/81H)	Cleared (00H/01H/81H)	Cleared (00H/01H/81H)	Cleared (00H/01H/81H)	Held

**Note 3.** The generation of reset signal other than an LVD reset sets as follows.

- When option byte LVIMDS1, LVIMDS0 = 1, 0: 00H
- When option byte LVIMDS1, LVIMDS0 = 1, 1: 81H
- When option byte LVIMDS1, LVIMDS0 = 0, 1: 01H

### 17.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the μPD79F7027, μPD79F7028. The reset control flag register (RESF) is used to store which source has generated the reset request.

The RESF register can be read by an 8-bit memory manipulation instruction.

RESET input, reset by power-on-reset (POR) circuit, and reading the RESF register clear TRAP, WDTRF, RPERF, IAWRF, and LVIRF flags.

**Figure 17 - 5 Format of Reset control flag register (RESF)**

Address: FFFA8H      After reset: Undefined <sup>Note 1</sup> R

Symbol	7	6	5	4	3	2	1	0
RESF	TRAP	0	0	WDTRF	0	RPERF	IAWRF	LVIRF

TRAP	Internal reset request by execution of illegal instruction <sup>Note 2</sup>
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

WDTRF	Internal reset request by watchdog timer (WDT)
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

RPERF	Internal reset request t by RAM parity
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

IAWRF	Internal reset request t by illegal-memory access
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

LVIRF	Internal reset request by voltage detector (LVD)
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

**Note 1.** The value after reset varies depending on the reset source.

**Note 2.** The illegal instruction is generated when instruction code FFH is executed.  
Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

**Caution 1.** Do not read data by a 1-bit memory manipulation instruction.

**Caution 2.** An instruction code fetched from RAM is not subject to parity error detection while it is being executed. However, the data read by the instruction is subject to parity error detection.

**Caution 3.** Because the CPU executes lookahead due to the pipeline operation, the CPU might read an uninitialized RAM area that is allocated beyond the RAM used, which causes a RAM parity error. Therefore, when enabling RAM parity error resets (RPERDIS = 0), be sure to initialize the used RAM area + 10 bytes.

The status of the RESF register when a reset request is generated is shown in Table 17 - 6.

**Table 17 - 6 RESF Register Status When Reset Request Is Generated**

Reset Source Flag	$\overline{\text{RESET}}$ Input	Reset by POR	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by RAM parity error	Reset by illegal-memory access	Reset by LVD
TRAP bit	Cleared (0)	Cleared (0)	Set (1)	Held	Held	Held	Held
WDTRF bit			Held	Set (1)	Held	Held	Held
RPERF bit			Held	Held	Set (1)	Held	Held
IAWRF bit			Held	Held	Held	Set (1)	Held
LVIRF bit			Held	Held	Held	Held	Set (1)

---

## CHAPTER 18 POWER-ON-RESET CIRCUIT

### 18.1 Functions of Power-on-reset Circuit

The power-on-reset circuit (POR) has the following functions.

- Generates internal reset signal at power on.

The reset is released when the supply voltage ( $V_{DD}$ ) exceeds  $1.51\text{ V} \pm 0.03\text{ V}$ . However, keep the reset status using the voltage detection function or external reset pin until the voltage reaches the operating voltage range shown in 27.5 AC Characteristics.

- Compares supply voltage ( $V_{DD}$ ) and detection voltage ( $V_{PDR} = 1.50\text{ V} \pm 0.03\text{ V}$ ), generates internal reset signal when  $V_{DD} < V_{PDR}$ . However, when the operating voltage falls, enter STOP mode, or enable the reset status using the voltage detection function or external reset pin before the voltage falls below the operating voltage range shown in 27.5 AC Characteristics. When restarting operation, confirm that the supply voltage has returned to the operating voltage range.

**Caution** If an internal reset signal is generated in the POR circuit, TRAP, WDTRF, RPERF, IAWRF, and LVIRF flags of the reset control flag register (RESF) is cleared (00H).


**Remark** This product incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset source is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT), voltage-detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access. The RESF register is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by the watchdog timer (WDT), voltage-detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access.

For details of the RESF register, see **CHAPTER 17 RESET FUNCTION**.

## 18.2 Configuration of Power-on-reset Circuit

The block diagram of the power-on-reset circuit is shown in Figure 18 - 1.

Figure 18 - 1 Block Diagram of Power-on-reset Circuit




## 18.3 Operation of Power-on-reset Circuit

- An internal reset signal is generated at power on. When the supply voltage ( $V_{DD}$ ) exceeds the detection voltage ( $V_{POR} = 1.51\text{ V} \pm 0.03\text{ V}$ ), the reset is released. However, keep the reset status using the voltage detection function or external reset pin until the voltage reaches the operating voltage range shown in 27.5 AC Characteristics.
- The supply voltage ( $V_{DD}$ ) and detection voltage ( $V_{PDR} = 1.50\text{ V} \pm 0.03\text{ V}$ ) are compared. When  $V_{DD} < V_{PDR}$ , an internal reset signal is generated. When restarting operation, confirm that the supply voltage has returned to the operating voltage range. However, when the operating voltage falls, enter STOP mode, or enable the reset status using the voltage detection function or external reset pin before the voltage falls below the operating voltage range shown in 27.5 AC Characteristics.

The timing of generation of the internal reset signal by the power-on-reset circuit and voltage detector is shown next.

Figure 18 - 2 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/2)

(1) When LVD is OFF (option byte 000C1H: VPOC2 = 1B)



**Note 1.** The operating voltage range depends on the setting of the user option byte (000C2H). To make the reset state at lower than the operating voltage range when the supply voltage falls, use the reset function of the voltage detector, or input the low level to the  $\overline{\text{RESET}}$  pin.

The following shows the operating voltage range.

HS (high-speed main) mode:  $V_{DD} = 2.7$  to  $5.5$  V@1 MHz to 24 MHz

LS (low-speed main) mode  $V_{DD} = 2.7$  to  $5.5$  V@1 MHz to 8 MHz

**Note 2.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.

**Note 3.** The high-speed on-chip oscillator clock and a high-speed system clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time.


**Note 4.** Reset processing time: 265 to 407 μs

**Remark** VPOR: POR power supply rise detection voltage

VPDR: POR power supply fall detection voltage

Figure 18 - 3 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (2/2)

(2) When LVD is interrupt & reset mode (option byte 000C1: LVIMDS1, LVIMDS0 = 1, 0)



**Note 1.** The operating voltage range depends on the setting of the user option byte (000C2H). To make the reset state at lower than the operating voltage range when the supply voltage falls, use the reset function of the voltage detector, or input the low level to the RESET pin.

The following shows the operating voltage range.

HS (high-speed main) mode: V<sub>DD</sub> = 2.7 to 5.5 V@1 MHz to 24 MHz

LS (low-speed main) mode V<sub>DD</sub> = 2.7 to 5.5 V@1 MHz to 8 MHz

**Note 2.** The high-speed on-chip oscillator clock and a high-speed system clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time.

**Note 3.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.

**Note 4.** After the first interrupt request signal (INTLVI) is generated, the LVILV and LVIMD bits of the voltage detection level register (LVIS) are automatically set to 1. If the operating voltage returns to V<sub>LVLDH</sub> or higher without falling below the voltage detection level (V<sub>LVLDL</sub>), perform the required backup processing after INTLVI is generated, and then use software to specify the initial settings (See Figure 19 - 9 Initial Setting of Interrupt and Reset Mode).

**Note 5.** Reset processing time: 387 to 720 μs.

**Remark** V<sub>LVLDH</sub>, V<sub>LVLDL</sub>: LVD detection voltage  
V<sub>VPOR</sub>: POR power supply rise detection voltage  
V<sub>VPDR</sub>: POR power supply fall detection voltage

### 18.4 Cautions for Power-on-reset Circuit


In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the POR detection voltage (VPOR, VPDR), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

**Figure 18 - 4 Example of Software Processing After Reset Release (1/2)**

- If supply voltage fluctuation is 50 ms or less in vicinity of POR detection voltage




**Note 1.** If reset is generated again during this period, initialization processing <2> is not started.

**Note 2.** A flowchart is shown on the next page.

**Remark** n = 0 to 3

Figure 18 - 5 Example of Software Processing After Reset Release (2/2)

- Checking reset source



**Note** The illegal instruction is generated when instruction code FFH is executed.  
 Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

## CHAPTER 19 VOLTAGE DETECTOR

### 19.1 Functions of Voltage Detector

The voltage detector (LVD) has the following functions.

- The LVD circuit compares the supply voltage ( $V_{DD}$ ) with the detection voltage ( $V_{LVDH}$ ,  $V_{LVDL}$ ), and generates an internal reset or internal interrupt signal.
- The detection level for the power supply detection voltage ( $V_{LVDH}$ ,  $V_{LVDL}$ ) can be selected by using the option byte as one of 14 levels (For details, see **CHAPTER 22 OPTION BYTE**).
- Operable in STOP mode.
- The following three operation modes can be selected by using the option byte.

(a) Interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0)

For the two detection voltages selected by the option byte 000C1H, the high-voltage detection level ( $V_{LVDH}$ ) is used for generating interrupts and ending resets, and the low-voltage detection level ( $V_{LVDL}$ ) is used for triggering resets.

(b) Reset mode (option byte LVIMDS1, LVIMDS0 = 1, 1)

The detection voltage ( $V_{LVD}$ ) selected by the option byte 000C1H is used for triggering and ending resets.

(c) Interrupt mode (option byte LVIMDS1, LVIMDS0 = 0, 1)

The detection voltage ( $V_{LVD}$ ) selected by the option byte 000C1H is used for generating interrupts/reset release.

Two detection voltages ( $V_{LVDH}$ ,  $V_{LVDL}$ ) can be specified in the interrupt & reset mode, and one ( $V_{LVD}$ ) can be specified in the reset mode and interrupt mode.

The reset and interrupt signals are generated as follows according to the option byte (LVIMDS0, LVIMDS1) selection.

Interrupt & reset mode (LVIMDS1, LVIMDS0 = 1, 0)	Reset mode (LVIMDS1, LVIMDS0 = 1, 1)	Interrupt mode (LVIMDS1, LVIMDS0 = 0, 1)
Generates an internal interrupt signal when $V_{DD} < V_{LVDH}$ , and an internal reset when $V_{DD} < V_{LVDL}$ . Releases the reset signal when $V_{DD} \geq V_{LVDH}$ .	Generates an internal reset signal when $V_{DD} < V_{LVD}$ and releases the reset signal when $V_{DD} \geq V_{LVD}$ .	Generates an internal interrupt signal when $V_{DD}$ drops lower than $V_{LVD}$ ( $V_{DD} < V_{LVD}$ ) or when $V_{DD}$ becomes $V_{LVD}$ or higher ( $V_{DD} \geq V_{LVD}$ ). Releases the reset signal when $V_{DD} \geq V_{LVD}$ at power on.


While the voltage detector is operating, whether the supply voltage is more than or less than the detection level can be checked by reading the voltage detection flag (LVIF: bit 0 of the voltage detection register (LVIM)).

Bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of the RESF register, see **CHAPTER 17 RESET FUNCTION**.

### 19.2 Configuration of Voltage Detector

The block diagram of the voltage detector is shown in Figure 19 - 1.

Figure 19 - 1 Block Diagram of Voltage Detector



### 19.3 Registers Controlling Voltage Detector

The voltage detector is controlled by the following registers.

- Voltage detection register (LVIM)
- Voltage detection level register (LVIS)

(1) Voltage detection register (LVIM)

This register is used to specify whether to enable or disable rewriting the voltage detection level register (LVIS), as well as to check the LVD output mask status.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 19 - 2 Format of Voltage detection register (LVIM)**

Address: FFFA9H      After reset: 00H <sup>Note 1</sup> R/W <sup>Note 2</sup>

Symbol	<7>	6	5	4	3	2	<1>	<0>
LVIM	LVISEN	0	0	0	0	0	LVIOMSK	LVIF
LVISEN	Specification of whether to enable or disable rewriting the voltage detection level register (LVIS)							
0	Disabling rewriting							
1	Enabling rewriting <sup>Note 3</sup>							
LVIOMSK	Mask status flag of LVD output							
0	Mask is invalid							
1	Mask is valid <sup>Note 4</sup>							
LVIF	Voltage detection flag							
0	Supply voltage (V <sub>DD</sub> ) ≥ detection voltage (V <sub>LVD</sub> ), or when LVD operation is disabled							
1	Supply voltage (V <sub>DD</sub> ) < detection voltage (V <sub>LVD</sub> )							

- Note 1.** The reset value changes depending on the reset source.  
If the LVIS register is reset by LVD, it is not reset but holds the current value. The value of this register is reset to "00H" if a reset other than by LVD is effected.
- Note 2.** Bits 0 and 1 are read-only.
- Note 3.** This can only be set when LVIMDS1 and LVIMDS0 are set to 1 and 0 (interrupt and reset mode) by the option byte (in the other mode is invalid).
- Note 4.** LVIOMSK bit is automatically set to "1" in the following periods and reset or interruption by LVD is masked.
  - Period during LVISEN = 1
  - Waiting period from the time when LVD interrupt is generated until LVD detection voltage becomes stable
  - Waiting period from the time when the value of LVILV bit changes until LVD detection voltage becomes stable

(2) Voltage detection level register (LVIS)

This register selects the voltage detection level.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation input sets this register to 00H/01H/81H <sup>Note 1</sup>.

**Figure 19 - 3 Format of Voltage detection level register (LVIS)**

Address: FFFAAH      After reset:00H/01H/81H <sup>Note 1</sup>R/W

Symbol	<7>	6	5	4	3	2	1	<0>
LVIS	LVIMD <sup>Note 2</sup>	0	0	0	0	0	0	LVILV <sup>Note 2</sup>
LVIMD <sup>Note 2</sup>	Operation mode of voltage detection							
0	Interrupt mode							
1	Reset mode							
LVILV <sup>Note 2</sup>	LVD detection level							
0	High-voltage detection level (VLVDH)							
1	Low-voltage detection level (VLVDL or VLVD)							

**Note 1.** The reset value changes depending on the reset source and the setting of the option byte.

This register is not cleared (00H) by LVD reset.

The generation of reset signal other than an LVD reset sets as follows.

- When option byte LVIMDS1, LVIMDS0 = 1, 0: 00H
- When option byte LVIMDS1, LVIMDS0 = 1, 1: 81H
- When option byte LVIMDS1, LVIMDS0 = 0, 1: 01H

**Note 2.** Writing "0" can only be allowed when LVIMDS1 and LVIMDS0 are set to 1 and 0 (interrupt and reset mode) by the option byte. In other cases, writing is not allowed and the value is switched automatically when reset or interrupt is generated.

**Caution 1.** Only rewrite the value of the LVIS register after setting the LVISEN bit (bit 7 of the LVIM register) to 1.

**Caution 2.** Specify the LVD operation mode and detection voltage (VLVDH, VLVDL) by using the option byte (000C1H). Table 19 - 1 shows the option byte (000C1H) settings. For details about the option byte, see CHAPTER 22 OPTION BYTE.

**Table 19 - 1 LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H/010C1H)**

- When used as interrupt & reset mode

Detection voltage			Option byte Setting Value						
VLVDH		VLVDL	LVIMDS1	LVIMDS0	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0
Rising edge	Falling edge	Falling edge							
2.92 V	2.86 V	2.75 V	1	0	0	1	1	1	0
3.02 V	2.96 V							0	1
4.06 V	3.98 V							0	0
Other than above			Setting prohibited						

**Caution** Set the detection voltage (VLVDL) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H). The following shows the operating voltage range.

HS (high-speed main) mode: V<sub>DD</sub> = 2.7 to 5.5 V@1 MHz to 24 MHz

LS (low-speed main) mode: V<sub>DD</sub> = 2.7 to 5.5 V@1 MHz to 8 MHz

- When used as reset mode

Detection voltage		Option byte Setting Value						
VLVD		LVIMDS1	LVIMDS0	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0
Rising edge	Falling edge							
2.81 V	2.75 V	1	1	0	1	1	1	1
2.92 V	2.86 V			0	1	1	1	0
3.02 V	2.96 V			0	1	1	0	1
3.13 V	3.06 V			0	0	1	0	0
3.75 V	3.67 V			0	1	0	0	0
4.06 V	3.98 V			0	1	1	0	0
Other than above			Setting prohibited					

**Caution** Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H). The following shows the operating voltage range.

**HS (high-speed main) mode:** VDD = 2.7 to 5.5 V@1 MHz to 24 MHz

**LS (low-speed main) mode:** VDD = 2.7 to 5.5 V@1 MHz to 8 MHz

- When used as interrupt mode

Detection voltage		Option byte Setting Value						
VLVD		LVIMDS1	LVIMDS0	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0
Rising edge	Falling edge							
2.81 V	2.75 V	0	1	0	1	1	1	1
2.92 V	2.86 V			0	1	1	1	0
3.02 V	2.96 V			0	1	1	0	1
3.13 V	3.06 V			0	0	1	0	0
3.75 V	3.67 V			0	1	0	0	0
4.06 V	3.98 V			0	1	1	0	0
Other than above		Setting prohibited						

**Caution** Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H). The following shows the operating voltage range.

HS (high-speed main) mode: VDD = 2.7 to 5.5 V@1 MHz to 24 MHz

LS (low-speed main) mode: VDD = 2.7 to 5.5 V@1 MHz to 8 MHz

- When LVD OFF

Detection voltage		Option byte Setting Value						
VLVD		LVIMDS1	LVIMDS0	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0
Rising edge	Falling edge							
—	—	0/1	1	1	×	×	×	×
Other than above		Setting prohibited						

**Caution** When the LVD is off, it is necessary to perform an external reset. For an external reset, input a low level of at least 10 μs or more to the RESET pin. To perform an external reset upon power application, input a low level to the RESET pin before power-on, keep the low level for at least 10 μs during the period in which the supply voltage is within the operating range, and then input a high level. After power is applied, do not input a high level to the RESET pin during a period in which the supply voltage is not within the operating range. The operating voltage range depends on the setting of the user option byte (000C2H). The following shows the operating voltage range.

HS (high-speed main) mode: VDD = 2.7 to 5.5 V@1 MHz to 24 MHz

LS (low-speed main) mode: VDD = 2.7 to 5.5 V@1 MHz to 8 MHz

**Remark** ×: don't care

## 19.4 Operation of Voltage Detector

### 19.4.1 When used as reset mode

- When starting operation

Start in the following initial setting state.

Specify the operation mode (the reset mode (LVIMDS1, LVIMDS0 = 1, 1)) and the detection voltage (VLVD) by using the option byte 000C1H.

Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H). The following shows the operating voltage range.


HS (high-speed main) mode: VDD = 2.7 to 5.5 V@1 MHz to 24 MHz

LS (low-speed main) mode: VDD = 2.7 to 5.5 V@1 MHz to 8 MHz

- Set bit 7 (LVISEN) of the voltage detection register (LVIM) to 0 (disable rewriting of voltage detection level register (LVIS))
- When the option byte LVIMDS1 and LVIMDS0 are set to 1, the initial value of the LVIS register is set to 81H.  
Bit 7 (LVIMD) is 1 (reset mode).  
Bit 0 (LVILV) is 1 (low-voltage detection level: VLVD).

Figure 19 - 4 shows the timing of the internal reset signal generated by the voltage detector.

Figure 19 - 4 Timing of Voltage Detector Internal Reset Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 1)



**Remark** V<sub>POR</sub>: POR power supply rise detection voltage  
 V<sub>PDR</sub>: POR power supply fall detection voltage

### 19.4.2 When used as interrupt mode

- When starting operation

Specify the operation mode (the interrupt mode (LVIMDS1, LVIMDS0 = 0, 1)) and the detection voltage (VLVD) by using the option byte 000C1H.

Do not input a high level to the  $\overline{\text{RESET}}$  pin when the supply voltage is not within the operating voltage range.

Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H). The following shows the operating voltage range.

HS (high-speed main) mode:  $V_{DD} = 2.7$  to  $5.5$  V@1 MHz to 24 MHz

LS (low-speed main) mode:  $V_{DD} = 2.7$  to  $5.5$  V@1 MHz to 8 MHz

Start in the following initial setting state.

- Set bit 7 (LVISEN) of the voltage detection register (LVIM) to 0 (disable rewriting of voltage detection level register (LVIS))


- When the option byte LVIMDS1 is clear to 0 and LVIMDS0 is set to 1, the initial value of the LVIS register is set to 01H.

Bit 7 (LVIMD) is 0 (interrupt mode).

Bit 0 (LVILV) is 1 (low-voltage detection level: VLVD).

Figure 19 - 5 shows the timing of the internal interrupt signal generated by the voltage detector.

**Figure 19 - 5 Timing of Voltage Detector Internal Interrupt Signal Generation**  
 (Option Byte LVIMDS1, LVIMDS0 = 0, 1)



**Note** The LVIMK flag is set to “1” by reset signal generation.

**Remark**  $V_{POR}$ : POR power supply rise detection voltage  
 $V_{PDR}$ : POR power supply fall detection voltage

### 19.4.3 When used as interrupt and reset mode

- When starting operation

Specify the operation mode (the interrupt and reset (LVIMDS1, LVIMDS0 = 1, 0)) and the detection voltage (VLVDH, VLVDL) by using the option byte 000C1H/010C1H.

Set the detection voltage (VLVDL) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H). The following shows the operating voltage range.

HS (high-speed main) mode: VDD = 2.7 to 5.5 V@1 MHz to 24 MHz

LS (low-speed main) mode VDD = 2.7 to 5.5 V@1 MHz to 8 MHz


Start in the following initial setting state.

- Set bit 7 (LVISEN) of the voltage detection register (LVIM) to 0 (disable rewriting of voltage detection level register (LVIS))
- When the option byte LVIMDS1 is set to 1 and LVIMDS0 is clear to 0, the initial value of the LVIS register is set to 00H.
  - Bit 7 (LVIMD) is 0 (interrupt mode).
  - Bit 0 (LVILV) is 0 (high-voltage detection level: VLVDH).

Figures 19 - 6 to 19 - 7 show the Timing of Voltage Detector Reset Signal and Interrupt Signal Generation.

Perform the processing according to Figure 19 - 8 Processing Procedure After an Interrupt Is Generated and Figure 19 - 9 Initial Setting of Interrupt and Reset Mode.


**Figure 19 - 6 Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0)(1/2)**



(Notes and Remark are listed on the next page.)

- Note 1.** The LVIMK flag is set to “1” by reset signal generation.
  - Note 2.** After an interrupt is generated, perform the processing according to Figure 19 - 8 Processing Procedure After an Interrupt Is Generated in interrupt and reset mode.
  - Note 3.** After a reset is released, perform the processing according to Figure 19 - 9 Initial Setting of Interrupt and Reset Mode in interrupt and reset mode.
- Remark** V<sub>POR</sub>: POR power supply rise detection voltage  
V<sub>POR</sub>: POR power supply fall detection voltage

**Figure 19 - 7 Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0)(2/2)**




(Notes and Remark are listed on the next page.)

- Note 1.** The LVIMK flag is set to "1" by reset signal generation.
- Note 2.** After an interrupt is generated, perform the processing according to Figure 19 - 8 Processing Procedure After an Interrupt Is Generated in interrupt and reset mode.
- Note 3.** After a reset is released, perform the processing according to Figure 19 - 9 Initial Setting of Interrupt and Reset Mode in interrupt and reset mode.

**Remark** VPOR: POR power supply rise detection voltage  
 VPDR: POR power supply fall detection voltage


**Figure 19 - 8 Processing Procedure After an Interrupt Is Generated**



When setting an interrupt and reset mode (LVIMDS1, LVIMDS0 = 1, 0), voltage detection stabilization wait time for 400 μs or 5 clocks of *f<sub>IL</sub>* is necessary after LVD reset is released (LVIRF = 1). After waiting until voltage detection stabilizes, (0) clear the LVIMD bit for initialization. While voltage detection stabilization wait time is being counted and when the LVIMD bit is rewritten, set LVISEN to 1 to mask a reset or interrupt generation by LVD.

Figure 19 - 9 shows the procedure for Initial Setting of Interrupt and Reset Mode.

**Figure 19 - 9 Initial Setting of Interrupt and Reset Mode**




**Remark** *f<sub>IL</sub>*: Low-speed on-chip oscillator clock frequency

### 19.5 Cautions for Voltage Detector

(1) Checking reset source

When a reset occurs, check the reset source by using the following method.


Figure 19 - 10 Checking reset source



**Note** When instruction code FFH is executed.  
 Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

- (2) Delay from the time LVD reset source is generated until the time LVD reset has been generated or released  
 There is some delay from the time supply voltage ( $V_{DD}$ ) < LVD detection voltage ( $V_{LVD}$ ) until the time LVD reset has been generated.  
 In the same way, there is also some delay from the time LVD detection voltage ( $V_{LVD}$ ) ≤ supply voltage ( $V_{DD}$ ) until the time LVD reset has been released (see **Figure 19 - 11**).

**Figure 19 - 11 Delay from the time LVD reset source is generated until the time LVD reset has been generated or released**



<1>: Detection delay (300 μs (MAX.))

---

## CHAPTER 20 SAFETY FUNCTIONS

### 20.1 Overview of Safety Functions

The following safety functions are provided in the μPD79F7027, μPD79F7028 to comply with the IEC60730 and IEC61508 safety standards.

These functions enable the microcontroller to self-diagnose abnormalities and stop operating if an abnormality is detected.

- (1) Flash memory CRC operation function (high-speed CRC, general-purpose CRC)  
This detects data errors in the flash memory by performing CRC operations.  
Two CRC functions are provided in the μPD79F7027, μPD79F7028 that can be used according to the application or purpose of use.
  - High-speed CRC: The CPU can be stopped and a high-speed check executed on its entire code flash memory area during the initialization routine.
  - General CRC: This can be used for checking various data in addition to the code flash memory area while the CPU is running.
- (2) RAM parity error detection function  
This detects parity errors when the RAM is read as data.
- (3) RAM guard function  
This prevents RAM data from being rewritten when the CPU freezes.
- (4) SFR guard function  
This prevents SFRs from being rewritten when the CPU freezes.
- (5) Invalid memory access detection function  
This detects illegal accesses to invalid memory areas (such as areas where no memory is allocated and areas to which access is restricted).
- (6) Frequency detection function  
This uses TAU to detect the oscillation frequency.
- (7) A/D test function  
This is used to perform a self-check of A/D conversion by performing A/D conversion on the internal reference voltage.
- (8) Digital output signal level detection function for I/O ports  
When the I/O ports are output mode in which PMm bit of the port mode register (PMm) is 0, the output level of the pin can be read.

**Remark** m = 0 to 7, 12, 14, n = 0 to 7

## 20.2 Registers Used by Safety Functions

The safety functions use the following registers:

Register	Each Function of Safety Function
<ul style="list-style-type: none"> <li>Flash memory CRC control register (CRC0CTL)</li> <li>Flash memory CRC operation result register (PGCRCL)</li> </ul>	Flash memory CRC operation function (high-speed CRC)
<ul style="list-style-type: none"> <li>CRC input register (CRCIN)</li> <li>CRC data register (CRCD)</li> </ul>	CRC operation function (general-purpose CRC)
<ul style="list-style-type: none"> <li>RAM parity error control register (RPECTL)</li> </ul>	RAM parity error detection function
<ul style="list-style-type: none"> <li>Invalid memory access detection control register (IAWCTL)</li> </ul>	RAM guard function
	SFR guard function
	Invalid memory access detection function
<ul style="list-style-type: none"> <li>Timer input select register 0 (TIS0)</li> </ul>	Frequency detection function
<ul style="list-style-type: none"> <li>A/D test register (ADTES)</li> </ul>	A/D test function
<ul style="list-style-type: none"> <li>Port mode select register (PMS)</li> </ul>	Digital output signal level detection function for I/O ports

The content of each register is described in 20.3 Operation of Safety Functions.

## 20.3 Operation of Safety Functions

### 20.3.1 Flash memory CRC operation function (high-speed CRC)

The IEC60730 standard mandates the checking of data in the flash memory, and recommends using CRC to do it. The high-speed CRC provided in the μPD79F7027, μPD79F7028 can be used to check the entire code flash memory area during the initialization routine. The high-speed CRC can be executed only when the program is allocated on the RAM and in the HALT mode of the main system clock.

The CRC generator polynomial used complies with “ $X^{16} + X^{12} + X^5 + 1$ ” of CRC-16-CCITT.

The high-speed CRC operates in MSB first order from bit 31 to bit 0.

**Caution** The CRC operation result might differ during on-chip debugging because the monitor program is allocated.

**Remark** The operation result is different between the high-speed CRC and the general CRC, because the general CRC operates in LSB first order.

<Control register>

(1) Flash memory CRC control register (CRC0CTL)

This register is used to control the operation of the high-speed CRC ALU, as well as to specify the operation range.

The CRC0CTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 20 - 1 Format of Flash memory CRC control register (CRC0CTL)**

Address: F02F0H      After reset:00H      R/W

Symbol      <7>      6      5      4      3      2      1      0

CRC0CTL	CRC0EN	0	FEA5	FEA4	FEA3	FEA2	FEA1	FEA0
	CRC0EN	Control of high-speed CRC ALU operation						
	0	Stop the operation.						
	1	Start the operation according to HALT instruction execution.						
	FEA5	FEA4	FEA3	FEA2	FEA1	FEA0	High-speed CRC operation range	
	0	0	0	0	0	0	00000H to 3FFBH (16 K to 4 bytes)	
	0	0	0	0	0	1	00000H to 7FFBH (32 K to 4 bytes)	
	Other than the above						Setting prohibited	

**Remark**      Input the expected CRC operation result value to be used for comparison in the lowest 4 bytes of the flash memory. Note that the operation range will thereby be reduced by 4 bytes.

(2) Flash memory CRC operation result register (PGCRCL)

This register is used to store the high-speed CRC operation results.

The PGCRCL register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

**Figure 20 - 2 Format of Flash memory CRC operation result register (PGCRCL)**


Address: F02F2H	After reset: 0000H	R/W						
Symbol	15	14	13	12	11	10	9	8
PGCRCL	PGCRC15	PGCRC14	PGCRC13	PGCRC12	PGCRC11	PGCRC10	PGCRC9	PGCRC8
	7	6	5	4	3	2	1	0
	PGCRC7	PGCRC6	PGCRC5	PGCRC4	PGCRC3	PGCRC2	PGCRC1	PGCRC0
	PGCRC15 to 0		High-speed CRC operation results					
	0000H to FFFFH		Store the high-speed CRC operation results.					

**Caution** The PGCRCL register can only be written if CRC0EN (bit 7 of the CRC0CTL register) = 1.

Figure 20 - 3 shows the Flowchart of Flash Memory CRC Operation Function (High-speed CRC).

<Operation flow>

**Figure 20 - 3 Flowchart of Flash Memory CRC Operation Function (High-speed CRC)**



**Caution 1. The CRC operation is executed only on the code flash.**

**Caution 2. Store the expected CRC operation value in the area below the operation range in the code flash.**

**Caution 3. Boot swapping is not performed while the CRC operation is being executed.**

**Caution 4. The CRC operation is enabled by executing the HALT instruction in the RAM area.**

**Be sure to execute the HALT instruction in RAM area.**


The expected CRC value can be calculated by using tools such as the CubeSuite+ development environment. (See the CubeSuite+ user's manual for details.)

### 20.3.2 CRC operation function (general-purpose CRC)

In order to guarantee safety during operation, the IEC61508 standard mandates the checking of data even while the CPU is operating.

In the μPD79F7027, μPD79F7028, a general CRC operation can be executed as a peripheral function while the CPU is operating. The general CRC can be used for checking various data in addition to the code flash memory area. The data to be checked can be specified by using software (a user-created program).

The CRC generator polynomial used is “ $X^{16} + X^{12} + X^5 + 1$ ” of CRC-16-CCITT. The data to be input is inverted in bit order and then calculated to allow for LSB-first communication. For example, if the data 12345678H is sent from the LSB, values are written to the CRCIN register in the order of 78H, 56H, 34H, and 12H, enabling a value of 08F6H to be obtained from the CRCD register. This is the result obtained by executing a CRC operation on the bit rows shown below, which consist of the data 12345678H inverted in bit order.



<Control register>

(1) CRC input register (CRCIN)

CRCIN register is an 8-bit register that is used to set the CRC operation data of general-purpose CRC.

The possible setting range is 00H to FFH.

The CRCIN register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 20 - 4 Format of CRC input register (CRCIN)

Address:FFFACH	After reset:00H	R/W						
Symbol	7	6	5	4	3	2	1	0
CRCIN	<input type="checkbox"/>							
	Bits 7 to 0		Function					
	00H to FFH		Data input.					

(2) CRC data register (CRCD)

This register is used to store the general-purpose CRC operation result.


The possible setting range is 0000H to FFFFH.

After 1 clock of CPU/peripheral hardware clock (f<sub>CLK</sub>) has elapsed from the time CRCIN register is written, the CRC operation result is stored to the CRCD register.

The CRCD register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 20 - 5 Format of CRC data register (CRCD)




Caution 1. Read the value written to CRCD register before writing to CRCIN register.

Caution 2. If writing and storing operation result to CRCD register conflict, the writing is ignored.

<Operation flow>

Figure 20 - 6 CRC Operation Function (General-Purpose CRC)



### 20.3.3 RAM parity error detection function

The IEC60730 standard mandates the checking of RAM data. A single-bit parity bit is therefore added to all 8-bit data in the μPD79F7027, μPD79F7028's RAM. By using this RAM parity error detection function, the parity bit is appended when data is written, and the parity is checked when the data is read. This function can also be used to trigger a reset when a parity error occurs.

<Control register>

- RAM parity error control register (RPECTL)

This register is used to control parity error generation check bit and reset generation due to parity errors.

The RPECTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 20 - 7 Format of RAM parity error control register (RPECTL)**

Address: F00F5H	After reset: 00H	R/W						
Symbol	<7>	6	5	4	3	2	1	<0>
RPECTL	RPERDIS	0	0	0	0	0	0	RPEF
	RPERDIS	Parity error reset mask flag						
	0	Enable parity error resets.						
	1	Disable parity error resets.						
	RPEF	Parity error status flag						
	0	No parity error has occurred.						
	1	A parity error has occurred.						

**Caution** This CPU executes lookahead due to the pipeline operation, the CPU might read an uninitialized RAM area that is allocated beyond the RAM used, which causes a RAM parity error. Therefore, when enabling RAM parity error resets (RPERDIS = 0), be sure to initialize the used RAM area + 10 bytes. When using the self-programming function while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the RAM area to overwrite + 10 bytes before overwriting. The data read by the instruction is subject to parity error detection.

**Remark 1.** The RAM parity check is always on, and the result can be confirmed by checking the RPEF flag.

**Remark 2.** The parity error reset is enabled by default (RPERDIS = 0).

Even if the parity error reset is disabled (RPERDIS = 1), the RPEF flag will be set (1) if a parity error occurs.

**Remark 3.** The RPEF flag is set (1) by RAM parity errors and cleared (0) by writing 0 to it or by any reset source.

When RPEF = 1, the value is retained even if RAM for which no parity error has occurred is read.

### 20.3.4 RAM guard function

In order to guarantee safety during operation, the IEC61508 standard mandates that important data stored in the RAM be protected, even if the CPU freezes.

This RAM guard function is used to protect data in the specified memory space.

If the RAM guard function is specified, writing to the specified RAM space is disabled, but reading from the space can be carried out as usual.

<Control register>

- Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function.

GRAM1 and GRAM0 bits are used in RAM guard function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 20 - 8 Format of Invalid memory access detection control register (IAWCTL)**

Address: F0078H      After reset: 00H      R/W

Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

GRAM1	GRAM0	RAM guard space <sup>Note</sup>
0	0	Disabled. RAM can be written to.
0	1	The 128 bytes starting at the lower RAM address
1	0	The 256 bytes starting at the lower RAM address
1	1	The 512 bytes starting at the lower RAM address

**Note** The RAM start address differs depending on the size of the RAM provided with the product. (Refer to **Figure 20 - 10**).

The general-purpose register area (FFEE0H to FFEFFH) is not protected.

### 20.3.5 SFR guard function

In order to guarantee safety during operation, the IEC61508 standard mandates that important SFRs be protected from being overwritten, even if the CPU freezes.

This SFR guard function is used to protect data in the control registers used by the port function, interrupt function, clock control function, voltage detection function, and RAM parity error detection function.

If the SFR guard function is specified, writing to the specified SFRs is disabled, but reading from the SFRs can be carried out as usual.

<Control register>

- Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function.

GPORT, GINT and GCSC bits are used in SFR guard function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 20 - 9 Format of Invalid memory access detection control register (IAWCTL)**

Address: F0078H	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC <small>Note 2</small>
	GPORT	Control registers of port function guard						
	0	Disabled. Control registers of port function can be read or written to.						
	1	Enabled. Writing to control registers of port function is disabled. Reading is enabled. [Guarded SFR] PMxx, PUxx, PIMxx, POMxx, PMCxx, ADPC, PIOR <small>Note 1</small>						
	GINT	Registers of interrupt function guard						
	0	Disabled. Registers of interrupt function can be read or written to.						
	1	Enabled. Writing to registers of interrupt function is disabled. Reading is enabled. [Guarded SFR] IFxx, MKxx, PRxx, EGPx, EGNx						
	GCSC <small>Note 2</small>	Control registers of clock control function, voltage detector and RAM parity error detection function guard						
	0	Disabled. Control registers of clock control function, voltage detector and RAM parity error detection function can be read or written to.						
	1	Enabled. Writing to control registers of clock control function, voltage detector and RAM parity error detection function is disabled. Reading is enabled. [Guarded SFR] CMC, CSC, OSTs, CKC, PERx, OSMC, LVIM, LVIS, RPECTL						


**Note 1.** Pxx (Port register) is not guarded.

**Note 2.** Clear GCSC bit to 0, during self programming.

### 20.3.6 Invalid memory access detection function

The IEC60730 standard mandates checking that the CPU and interrupts are operating correctly. The illegal memory access detection function triggers a reset if a memory space specified as access-prohibited is accessed. The illegal memory access detection function applies to the areas indicated by NG in Figure 20 - 10.

Figure 20 - 10 Invalid access detection area



**Note** Code flash memory and RAM address of each product are as follows.

Products	Code flash memory (00000H to xxxxxH)	RAM (yyyyyH to FFEFFH)
μPD79F7027	16384 × 8 bit (00000H to 03FFFFH)	2560 × 8 bit (FF500H to FFEFFH)
μPD79F7028	32768 × 8 bit (00000H to 07FFFFH)	4096 × 8 bit (FEF00H to FFEFFH)

<Control register>

- Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function.

IAWEN bit is used in invalid memory access detection function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 20 - 11 Format of Invalid memory access detection control register (IAWCTL)**

Address: F0078H      After reset: 00H      R/W

Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN <sup>Note</sup>	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

IAWEN <sup>Note</sup>	Control of invalid memory access detection
0	Disable the detection of invalid memory access.
1	Enable the detection of invalid memory access.

**Note** Only writing 1 to the IAWEN bit is enabled, not writing 0 to it after setting it to 1.


**Remark** By specifying WDTON = 1 for the option byte, the invalid memory access function is always enabled regardless of the setting for the IAWEN bit. (For details, see **CHAPTER 22 OPTION BYTE.**)

### 20.3.7 Frequency detection function

The IEC60730 standard mandates checking that the oscillation frequency is correct.

The frequency detection function can detect whether the clock is operating on an abnormal frequency by comparing the high-speed on-chip oscillator clock or external X1 oscillation clock with the low-speed on-chip oscillator clock (15 kHz).

**Figure 20 - 12 Configuration of Frequency Detection Function**



<Operational overview>

Whether the clock frequency is correct or not can be judged by measuring the pulse width under the following conditions:

- The high-speed on-chip oscillator clock (fIH) or the external X1 oscillation clock (fMX) is selected as the CPU/peripheral hardware clock (fCLK).
- The low-speed on-chip oscillator clock (fIL: 15 kHz) is selected as the timer input for channel 1 of timer array unit 0 (TAU0).

If pulse width measurement results in an abnormal value, it can be concluded that the clock frequency is abnormal.

For how to execute pulse width measurement, see **6.7.4 Operation as input pulse interval measurement**.

<Control register>

- Timer input select register 0 (TIS0)

This register is used to select the timer input of channel 1.

By selecting the low-speed on-chip oscillator clock for the timer input, its pulse width can be measured to determine whether the proportional relationship between the low-speed on-chip oscillator clock and the timer operation clock is correct.

The TIS0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 20 - 13 Format of Timer input select register 0 (TIS0)**

Address: F0074H      After reset: 00H      R/W

Symbol      7                  6                  5                  4                  3                  2                  1                  0

TIS0	0	0	0	TIS04	0	TIS02	TIS01	TIS00
------	---	---	---	-------	---	-------	-------	-------


TIS04	Selection of timer input used with channel 0
0	Input signal of timer input pin (TI00)
1	Event input signal from ELC

TIS02	TIS01	TIS00	Selection of timer input used with channel 1
0	0	0	Input signal of timer input pin (TI01)
0	0	1	Event input signal from ELC
0	1	0	Input signal of timer input pin (TI01)
0	1	1	Input signal of timer input pin (TI01)
1	0	0	Low-speed on-chip oscillator clock (f <sub>IL</sub> )
Other than above			Setting prohibited

### 20.3.8 A/D test function

The IEC60730 standard mandates testing the A/D converter. The A/D test function is used to check whether the A/D converter is operating normally by executing A/D conversions of an internal voltage of 0 V, the AVREF voltage, and the internal reference voltage (1.45 V).

Figure 20 - 14 Configuration of A/D Test Function



<Control register>

(1) A/D test register (ADTES)

This register is used to select the A/D converter's positive reference voltage AVREFF, the A/D converter's negative reference voltage AVREFM, or the analog input channel (ANlxx) as the target of A/D conversion.

When using the A/D test function, specify the following settings:

- Select AVREFM as the target of A/D conversion when converting the internal 0 V.
- Select AVREFF as the target of A/D conversion when converting AVREF.

The ADTES register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 20 - 15 Format of A/D test register (ADTES)

Address: F0013H      After reset: 00H      R/W

Symbol	7	6	5	4	3	2	1	0
ADTES	0	0	0	0	0	0	ADTES1	ADTES0

ADTES1	ADTES0	A/D conversion target
0	0	ANlxx/temperature sensor output <sup>Note</sup> /internal reference voltage (1.45 V) <sup>Note</sup> (This is specified using the analog input channel specification register (ADS).)
1	0	AVREFM
1	1	AVREFF
Other than the above		Setting prohibited

**Note**      Temperature sensor output/internal reference voltage (1.45 V) can be used only in HS (high-speed main) mode.

(2) Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

Set A/D test register (ADTES) to 00H when measuring the ANIxx/temperature sensor output /internal reference voltage (1.45 V).

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

**Figure 20 - 16 Format of Analog input channel specification register (ADS)**

Address: FFF31H      After reset: 00H      R/W

Symbol	7	6	5	4	3	2	1	0
ADS	ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0

○ Select mode (ADMD = 0)

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	0	ANI0	P20/ANI0/AVREFP pin
0	0	0	0	0	1	ANI1	P21/ANI1/AVREFM pin
0	0	0	0	1	0	ANI2	P22/ANI2 pin
0	0	0	0	1	1	ANI3	P23/ANI3 pin
0	1	0	0	0	0	ANI16	P01/ANI16 pin
0	1	0	0	0	1	ANI17	P00/ANI17 pin
0	1	0	0	1	0	ANI18	P147/ANI18 pin
0	1	0	0	1	1	ANI19	P120/ANI19 pin
1	0	0	0	0	0	—	Temperature sensor output <sup>Note</sup>
1	0	0	0	0	1	—	Internal reference voltage output (1.45 V) <sup>Note</sup>
Other than the above						Setting prohibited	

**Note** This setting can be used only in HS (high-speed main) mode.

**Caution 1.** Be sure to clear bits 5 and 6 to 0.

**Caution 2.** Only rewrite the value of the ADISS bit while A/D voltage comparator operation is stopped (which is indicated by the ADCE bit of A/D converter mode register 0 (ADM0) being 0).

**Caution 3.** If using AVREFP as the + side reference voltage source of the A/D converter, do not select ANI0 as an A/D conversion channel.

**Caution 4.** If using AVREFM as the - side reference voltage source of the A/D converter, do not select ANI1 as an A/D conversion channel.

**Caution 5.** If ADISS is set to 1, the internal reference voltage (1.45 V) cannot be used for the + side reference voltage source.

### 20.3.9 Digital output signal level detection function for I/O ports

In the IEC60730, it is required to check that the I/O function correctly operates.

By using the digital output signal level detection function for I/O ports, the digital output level of the pin can be read when the port is set to output mode (the PM<sub>m</sub>n bit in the port mode register (PM<sub>m</sub>) is 0).

<Control register>

- Port mode select register (PMS)

This register is used to select the output level from output latch level or pin output level when the port is output mode in which PM<sub>m</sub> bit of port mode register (PM<sub>m</sub>) is 0.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

**Figure 20 - 17 Format of Port mode select register (PMS)**

Address: F007BH	After reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0
PMS	0	0	0	0	0	0	0	PMS0
PMS0	Method for selecting output level to be read when port is output mode (PM <sub>m</sub> n = 0)							
0	Pm <sub>n</sub> register value is read.							
1	Digital output level of the pin is read.							

**Remark** m = 0 to 7, 12, 14  
n = 0 to 7

## CHAPTER 21 REGULATOR

### 21.1 Regulator Overview

The μPD79F7027, μPD79F7028 contains a circuit for operating the device with a constant voltage. At this time, in order to stabilize the regulator output voltage, connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

The regulator output voltage, see **Table 21 - 1**.

**Table 21 - 1 Regulator Output Voltage Conditions**

Mode	Output Voltage	Condition
LS (low-speed main) mode	1.8 V	—
HS (high-speed main) mode	1.8 V	In STOP mode
	2.1 V	Other than above (include during OCD mode) <sup>Note</sup>

**Note** When it shifts to the STOP mode during the on-chip debugging, the regulator output voltage is kept at 2.1 V (not decline to 1.8 V).

## CHAPTER 22 OPTION BYTE

### 22.1 Functions of Option Bytes

Addresses 000C0H to 000C3H of the flash memory of the μPD79F7027, μPD79F7028 form an option byte area.

Option bytes consist of user option byte (000C0H to 000C2H) and on-chip debug option byte (000C3H).

Upon power application or resetting and starting, an option byte is automatically referenced and a specified function is set. When using the product, be sure to set the following functions by using the option bytes.

To use the boot swap operation during self programming, 000C0H to 000C3H are replaced by 010C0H to 010C3H. Therefore, set the same values as 000C0H to 000C3H to 010C0H to 010C3H.

#### 22.1.1 User option byte (000C0H to 000C2H/010C0H to 010C2H)

(1) 000C0H/010C0H

- Operation of watchdog timer
  - Operation is stopped or enabled in the HALT or STOP mode.
- Setting of interval time of watchdog timer
- Operation of watchdog timer
  - Operation is stopped or enabled.
- Setting of window open period of watchdog timer
- Setting of interval interrupt of watchdog timer
  - Used or not used

**Caution** Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.

(2) 000C1H/010C1H

- Setting of LVD operation mode
  - Interrupt & reset mode
  - Reset mode
  - Interrupt mode.
- Setting of LVD detection level (VLVDH, VLVDL, VLVD)

**Caution** Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

## (3) 000C2H/010C2H

- Setting of flash operation mode
  - LS (low speed main) mode
  - HS (high speed main) mode
- Setting of the frequency of the high-speed on-chip oscillator
  - Select from 1 MHz, 4 MHz, 8 MHz, 12 MHz, 16 MHz, 24 MHz, and 48 MHz.

**Caution** Set the same value as 000C2H to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

### 22.1.2 On-chip debug option byte (000C3H/ 010C3H)

- Control of on-chip debug operation
  - On-chip debug operation is disabled or enabled.
- Handling of data of flash memory in case of failure in on-chip debug security ID authentication
  - Data of flash memory is erased or not erased in case of failure in on-chip debug security ID authentication.

**Caution** Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.

## 22.2 Format of User Option Byte

The format of user option byte is shown below.

**Figure 22 - 1 Format of User Option Byte (000C0H/010C0H)**

Address: 000C0H/010C0H Note 1

	7	6	5	4	3	2	1	0
	WDTINT	WINDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	WDSTBYON
	WDTINT	Use of interval interrupt of watchdog timer						
	0	Interval interrupt is not used.						
	1	Interval interrupt is generated when 75% + 1/2f <sub>IL</sub> of the overflow time is reached.						
	WINDOW1	WINDOW0	Watchdog timer window open period <small>Note 2</small>					
	0	0	Setting prohibited					
	0	1	50%					
	1	0	75%					
	1	1	100%					
	WDTON	Operation control of watchdog timer counter						
	0	Counter operation disabled (counting stopped after reset)						
	1	Counter operation enabled (counting started after reset)						
	WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (f <sub>IL</sub> = 17.25 kHz (MAX.))				
	0	0	0	2 <sup>6</sup> /f <sub>IL</sub> (3.71 ms)				
	0	0	1	2 <sup>7</sup> /f <sub>IL</sub> (7.42 ms)				
	0	1	0	2 <sup>8</sup> /f <sub>IL</sub> (14.84 ms)				
	0	1	1	2 <sup>9</sup> /f <sub>IL</sub> (29.68 ms)				
	1	0	0	2 <sup>11</sup> /f <sub>IL</sub> (118.72 ms)				
	1	0	1	2 <sup>13</sup> /f <sub>IL</sub> (474.90 ms)				
	1	1	0	2 <sup>14</sup> /f <sub>IL</sub> (949.80 ms)				
	1	1	1	2 <sup>16</sup> /f <sub>IL</sub> (3799.19 ms)				
	WDSTBYON	Operation control of watchdog timer counter (HALT/STOP mode)						
	0	Counter operation stopped in HALT/STOP mode <small>Note 2</small>						
	1	Counter operation enabled in HALT/STOP mode						

**Note 1.** Set the same value as 000C0H to 010C0H when the boot swap operation is used because 000C0H is replaced by 010C0H.

**Note 2.** The window open period is 100% when WDSTBYON = 0, regardless the value of the WINDOW1 and WINDOW0 bits.

**Remark** f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

**Figure 22 - 2 Format of User Option Byte (000C1H/010C1H) (1/4)**

Address: 000C1H/010C1H Note

	7	6	5	4	3	2	1	0
	VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

- When used as interrupt & reset mode

Detection voltage			Option byte Setting Value						
VLVDH		VLVDL	LVIMDS1	LVIMDS0	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0
Rising edge	Falling edge	Falling edge							
2.92 V	2.86 V	2.75 V	1	0	0	1	1	1	0
3.02 V	2.96 V							0	1
4.06 V	3.98 V							0	0
Other than above			Setting prohibited						

**Note** Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

**Caution 1.** Be sure to set bit 4 to “1”.

**Caution 2.** Set the detection voltage (VLVDL) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode:  $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}@1 \text{ MHz to } 24 \text{ MHz}$   
 LS (low-speed main) mode:  $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}@1 \text{ MHz to } 8 \text{ MHz}$

Figure 22 - 3 Format of User Option Byte (000C1H/010C1H) (2/4)

Address: 000C1H/010C1H Note

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• When used as reset mode

Detection voltage		Option byte Setting Value							
VLVD		LVIMDS1	LVIMDS0	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	
Rising edge	Falling edge								
2.81 V	2.75 V	1	1	0	1	1	1	1	
2.92 V	2.86 V			0	1	1	1	0	
3.02 V	2.96 V			0	1	1	0	1	
3.13 V	3.06 V			0	0	1	0	0	
3.75 V	3.67 V			0	1	0	0	0	
4.06 V	3.98 V			0	1	1	0	0	
Other than above			Setting prohibited						

**Note** Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

**Caution 1.** Be sure to set bit 4 to “1”.

**Caution 2.** Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

**HS (high-speed main) mode:** VDD = 2.7 to 5.5 V@1 MHz to 24 MHz

**LS (low-speed main) mode:** VDD = 2.7 to 5.5 V@1 MHz to 8 MHz

Figure 22 - 4 Format of User Option Byte (000C1H/010C1H) (3/4)

Address: 000C1H/010C1H Note

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

- When used as interrupt mode

Detection voltage		Option byte Setting Value						
VLVD		LVIMDS1	LVIMDS0	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0
Rising edge	Falling edge							
2.81 V	2.75 V	0	1	0	1	1	1	1
2.92 V	2.86 V			0	1	1	1	0
3.02 V	2.96 V			0	1	1	0	1
3.13 V	3.06 V			0	0	1	0	0
3.75 V	3.67 V			0	1	0	0	0
4.06 V	3.98 V			0	1	1	0	0
Other than above		Setting prohibited						

**Note** Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

**Caution 1.** Be sure to set bit 4 to “1”.

**Caution 2.** Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

- HS (high-speed main) mode: VDD = 2.7 to 5.5 V@1 MHz to 24 MHz
- LS (low-speed main) mode: VDD = 2.7 to 5.5 V@1 MHz to 8 MHz

Figure 22 - 5 Format of User Option Byte (000C1H/010C1H) (4/4)

Address: 000C1H/010C1H Note

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• When LVDOFF

Detection voltage		Option byte Setting Value						
VLVD		LVIMDS1	LVIMDS0	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0
Rising edge	Falling edge							
—	—	0/1	1	1	×	×	×	×
Other than above		Setting prohibited						

**Note** Set the same value as 000C1H to 010C1H when the boot swap operation is used because 000C1H is replaced by 010C1H.

**Caution 1.** Be sure to set bit 4 to “1”.

**Caution 2.** When the LVD is off, it is necessary to perform an external reset. For an external reset, input a low level of at least 10 μs or more to the RESET pin. To perform an external reset upon power application, input a low level to the RESET pin before power-on, keep the low level for at least 10 μs during the period in which the supply voltage is within the operating range, and then input a high level. After power is applied, do not input a high level to the RESET pin during a period in which the supply voltage is not within the operating range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode: V<sub>DD</sub> = 2.7 to 5.5 V@1 MHz to 24 MHz  
 LS (low-speed main) mode: V<sub>DD</sub> = 2.7 to 5.5 V@1 MHz to 8 MHz

**Remark** ×: don't care

**Figure 22 - 6 Format of Option Byte (000C2H/010C2H)**

Address: 000C2H/010C2H Note

	7	6	5	4	3	2	1	0
CMODE1	CMODE0	1	FRQSEL4	FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	

CMODE1	CMODE0	Setting of flash operation mode		
			Operating Frequency Range	Operating Voltage Range
1	0	LS (low speed main) mode	1 to 8 MHz	2.7 to 5.5 V
1	0	HS (high speed main) mode	1 to 24 MHz	2.7 to 5.5 V
Other than above		Setting prohibited		

FRQSEL4	FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-speed on-chip oscillator clock	
					fHOCO	fIH
1	0	0	0	0	48 MHz	24 MHz
0	0	0	0	0	24 MHz	24 MHz
0	1	0	0	1	16 MHz	16 MHz
0	0	0	0	1	12 MHz	12 MHz
0	1	0	1	0	8 MHz	8 MHz
0	1	0	1	1	4 MHz	4 MHz
0	1	1	0	1	1 MHz	1 MHz
Other than above					Setting prohibited	

**Note** Set the same value as 000C2H to 010C2H when the boot swap operation is used because 000C2H is replaced by 010C2H.

### 22.3 Format of On-chip Debug Option Byte

The format of on-chip debug option byte is shown below.

**Figure 22 - 7 Format of On-chip Debug Option Byte (000C3H/010C3H)**

Address: 000C3H/010C3H Note

	7	6	5	4	3	2	1	0
OCDENSET	0	0	0	0	0	1	0	OCDERSD

OCDENSET	OCDERSD	Control of on-chip debug operation
0	0	Disables on-chip debug operation.
0	1	Setting prohibited
1	0	Enables on-chip debugging. Erases data of flash memory in case of failures in authenticating on-chip debug security ID.
1	1	Enables on-chip debugging. Does not erases data of flash memory in case of failures in authenticating on-chip debug security ID.

**Note** Set the same value as 000C3H to 010C3H when the boot swap operation is used because 000C3H is replaced by 010C3H.

**Caution** **Bits 7 and 0 (OCDENSET and OCDERSD) can only be specified a value. Be sure to set 000010B to bits 6 to 1.**

**Remark** The value on bits 3 to 1 will be written over when the on-chip debug function is in use and thus it will become unstable after the setting. However, be sure to set the default values (0, 1, and 0) to bits 3 to 1 at setting.

## 22.4 Setting of Option Byte

The user option byte and on-chip debug option byte can be set using the assembler linker option, in addition to describing to the source. When doing so, the contents set by using the linker option take precedence, even if descriptions exist in the source, as mentioned below.

A software description example of the option byte setting is shown below.

OPT	CSEG	OPT_BYTE
	DB	36H ; Does not use interval interrupt of watchdog timer, ; Enables watchdog timer operation, ; Window open period of watchdog timer is 50%, ; Overflow time of watchdog timer is 2 <sup>9</sup> /f <sub>IL</sub> , ; Stops watchdog timer operation during HALT/STOP mode
	DB	7AH ; Select 2.75 V for VLVDL ; Select 2.92 V/2.86 V for VLVDH ; Select the interrupt & reset mode as the LVD operation mode
	DB	ADH ; Select the LS (low speed main) mode as the flash operation mode and 1 MHz as the frequency of the high-speed on-chip oscillator clock
	DB	85H ; Enables on-chip debug operation, does not erase flash memory data when security ID authorization fails


When the boot swap function is used during self programming, 000C0H to 000C3H is switched to 010C0H to 010C3H. Describe to 010C0H to 010C3H, therefore, the same values as 000C0H to 000C3H as follows.

OPT2	CSEG	010C0H
	DB	36H ; Does not use interval interrupt of watchdog timer, ; Enables watchdog timer operation, ; Window open period of watchdog timer is 50%, ; Overflow time of watchdog timer is 2 <sup>9</sup> /f <sub>IL</sub> , ; Stops watchdog timer operation during HALT/STOP mode
	DB	7AH ; Select 2.75 V for VLVDL ; Select 2.92 V/2.86 V for VLVDH ; Select the interrupt & reset mode as the LVD operation mode
	DB	ADH ; Select the LS (low speed main) mode as the flash operation mode and 1 MHz as the frequency of the high-speed on-chip oscillator clock
	DB	85H ; Enables on-chip debug operation, does not erase flash memory data when security ID authorization fails

**Caution** To specify the option byte by using assembly language, use OPT\_BYTE as the relocation attribute name of the CSEG pseudo instruction. To specify the option byte to 010C0H to 010C3H in order to use the boot swap function, use the relocation attribute AT to specify an absolute address.

## CHAPTER 23 FLASH MEMORY

The μPD79F7027, μPD79F7028 incorporate the flash memory to which a program can be written, erased, and overwritten while mounted on the board.



The following three methods for programming the flash memory are available:

- Writing to flash memory by using flash memory programmer (see **23.1**)
- Writing to flash memory by using external device (that incorporates UART) (see **23.2**)
- Self-programming (see **23.6**)

### 23.1 Writing to Flash Memory by Using Flash Memory Programmer

The following dedicated flash memory programmer can be used to write data to the internal flash memory of the μPD79F7027, μPD79F7028.

- PG-FP5, FL-PR5
- E1 on-chip debugging emulator

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the μPD79F7027, μPD79F7028 have been mounted on the target system. The connectors that connect the dedicated flash memory programmer must be mounted on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the μPD79F7027, μPD79F7028 are mounted on the target system.

**Remark** FL-PR5 and FA series are products of Naito Densai Machida Mfg. Co., Ltd.

**Table 23 - 1 Wiring Between μPD79F7027, μPD79F7028 and Dedicated Flash Memory Programmer**

Pin Configuration of Dedicated Flash Memory Programmer				Pin Name	Pin No.	
Signal Name		I/O	Pin Function		30-pin	32-pin
PG-FP5, FL-PR5	E1 on-chip debugging emulator					SSOP
—	TOOL0	I/O	Transmit/receive signal	TOOL0/ P40	5	1
SI/RxD	—	I/O	Transmit/receive signal			
SCK	—	Output	—	—	—	—
CLK	—	Output	—	—	—	—
—	RESET	Output	Reset signal	RESET	6	2
/RESET	—	Output				
FLMD0	—	Output	Mode signal	—	—	—
V <sub>DD</sub>		I/O	V <sub>DD</sub> voltage generation/ power monitoring	V <sub>DD</sub>	12	8
GND		—	Ground	V <sub>SS</sub>	11	7
				REGC <small>Note</small>	10	6
EMV <sub>DD</sub>		—	Driving power for TOOL0 pin	V <sub>DD</sub>	12	8


**Note** Connect REGC pin to ground via a capacitor (default: 0.47 μF).

**Remark** Pins that are not indicated in the above table can be left open when using the flash memory programmer for flash programming.

### 23.1.1 Programming Environment

The environment required for writing a program to the flash memory of the μPD79F7027, μPD79F7028 is illustrated below.

Figure 23 - 1 Environment for Writing Program to Flash Memory




A host machine that controls the dedicated flash memory programmer is necessary. To interface between the dedicated flash memory programmer and the μPD79F7027, μPD79F7028, the TOOL0 pin is used for manipulation such as writing and erasing via a dedicated single-line UART. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

### 23.1.2 Communication Mode

Communication between the dedicated flash memory programmer and the μPD79F7027, μPD79F7028 is established by serial communication using the TOOL0 pin via a dedicated single-line UART of the μPD79F7027, μPD79F7028.

Transfer rate: 1 M, 500 k, 250 k, 115.2 kbps

Figure 23 - 2 Communication with Dedicated Flash Memory Programmer



- Note 1.** When using E1 on-chip debugging emulator.
- Note 2.** When using PG-FP5 or FL-PR5.
- Note 3.** Connect REGC pin to ground via a capacitor (default: 0.47 μF).

The dedicated flash memory programmer generates the following signals for the μPD79F7027, μPD79F7028. See the manual of PG-FP5, FL-PR5, or E1 on-chip debugging emulator for details.

**Table 23 - 2 Pin Connection**

Dedicated Flash Memory Programmer		μPD79F7027, μPD79F7028		Connection	
Signal Name		I/O	Pin Function		Pin Name
PG-FP5, FL-PR5	E1 on-chip debugging emulator				
FLMD0	—	Output	Mode signal	—	x
V <sub>DD</sub>		I/O	V <sub>DD</sub> voltage generation/power monitoring	V <sub>DD</sub>	⊙
GND		—	Ground	V <sub>SS</sub> , REGC <sup>Note 1</sup>	⊙
EMV <sub>DD</sub>		—	Driving power for TOOL0 pin	V <sub>DD</sub>	⊙
CLK	—	Output	Clock output	—	x
/RESET	—	Output	Reset signal	$\overline{\text{RESET}}$	⊙
—	$\overline{\text{RESET}}$	Output			
—	TOOL0	I/O	Transmit/receive signal	TOOL0	⊙
SI/RxD	—	I/O	Transmit/receive signal		
SCK	—	Output	Transfer clock	—	x

**Note 1.** Connect REGC pin to ground via a capacitor (default: 0.47 μF).

**Remark** ⊙ : Be sure to connect the pin.  
 x: The pin does not have to be connected.


## 23.2 Writing to Flash Memory by Using External Device (that Incorporates UART)

On-board data writing to the internal flash memory is possible by using the μPD79F7027, μPD79F7028 and an external device (a microcontroller or ASIC) connected to a UART.

### 23.2.1 Programming Environment

The environment required for writing a program to the flash memory of the μPD79F7027, μPD79F7028 is illustrated below.

**Figure 23 - 3 Environment for Writing Program to Flash Memory**



Processing to write data to or delete data from the μPD79F7027, μPD79F7028 by using an external device is performed on-board. Off-board writing is not possible.

### 23.2.2 Communication Mode

Communication between the external device and the μPD79F7027, μPD79F7028 is established by serial communication using the TOOLTxD and TOOLRxD pins via the dedicated UART of the μPD79F7027, μPD79F7028.

Transfer rate: 1 M, 500 k, 250 k, 115.2 kbps

Figure 23 - 4 Communication with External Device



**Note** Connect REGC pin to ground via a capacitor (default: 0.47 μF).

The external device generates the following signals for the μPD79F7027, μPD79F7028.

Table 23 - 3 Pin Connection

External Device			μPD79F7027, μPD79F7028	Connection
Signal Name	I/O	Pin Function	Pin Name	
VDD	I/O	VDD voltage generation/power monitoring	VDD	⊙
GND	—	Ground	Vss, REGC Note	⊙
CLK	Output	Clock output	—	×
RESETOUT	Output	Reset signal output	$\overline{\text{RESET}}$	⊙
RxD	Input	Receive signal	TOOLTxD	⊙
TxD	Output	Transmit signal	TOOLRxD	⊙
PORT	Output	Mode signal	TOOL0	⊙
SCK	Output	Transfer clock	—	×

**Note** Connect REGC pin to ground via a capacitor (default: 0.47 μF).

**Remark** ⊙: Be sure to connect the pin.  
 ×: The pin does not have to be connected.

### 23.3 Connection of Pins on Board

To write the flash memory on-board by using the flash memory programmer, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

#### 23.3.1 P40/TOOL0 pin

In the flash memory programming mode, connect this pin to the dedicated flash memory programmer via an external 1 kΩ pull-up resistor.

When this pin is used as the port pin, use that by the following method.

When used as an input pin: Input of low-level is prohibited for 1 ms period after pin reset release. Furthermore, when this pin is used via pull-down resistors, use the 500 kΩ or more resistors.

When used as an output pin: When this pin is used via pull-down resistors, use the 500 kΩ or more resistors.


**Remark** The SAU pin is not used for communication between the μPD79F7027, μPD79F7028 and dedicated flash memory programmer, because single-line UART (TOOL0 pin) is used.

#### 23.3.2 $\overline{\text{RESET}}$ pin

Signal conflict will occur if the reset signal of the dedicated flash memory programmer and external device are connected to the  $\overline{\text{RESET}}$  pin that is connected to the reset signal generator on the board. To prevent this conflict, isolate the connection with the reset signal generator.

The flash memory will not be correctly programmed if the reset signal is input from the user system while the flash memory programming mode is set. Do not input any signal other than the reset signal of the dedicated flash memory programmer and external device.

**Figure 23 - 5 Signal Conflict ( $\overline{\text{RESET}}$  Pin)**



### 23.3.3 Port pins

**Example** When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to either VDD or VSS via a resistor.

### 23.3.4 REGC pin

Connect the REGC pin to GND via a capacitor (0.47 to 1 μF) in the same manner as during normal operation. Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

### 23.3.5 X1 and X2 pins

Connect X1 and X2 in the same status as in the normal operation mode.

**Remark** In the flash memory programming mode, the high-speed on-chip oscillator clock (f<sub>1H</sub>) is used.

### 23.3.6 Power supply

To use the supply voltage output of the flash memory programmer, connect the VDD pin to VDD of the flash memory programmer, and the VSS pin to GND of the flash memory programmer.

To use the on-board supply voltage, connect in compliance with the normal operation mode.


However, when writing to the flash memory by using the flash memory programmer and using the on-board supply voltage, be sure to connect the VDD and VSS pins to VDD and GND of the flash memory programmer to use the power monitor function with the flash memory programmer.

## 23.4 Programming Method

### 23.4.1 Controlling flash memory

The following figure illustrates the procedure to manipulate the flash memory.

Figure 23 - 6 Flash Memory Manipulation Procedure



### 23.4.2 Flash memory programming mode

To rewrite the contents of the flash memory, set the μPD79F7027, μPD79F7028 in the flash memory programming mode. To enter the mode, set as follows.


<When programming by using the dedicated flash memory programmer>

Communication from the dedicated flash memory programmer is performed to automatically switch to the flash memory programming mode.

<When programming by using an external device>

Set the TOOL0 pin to the low level, and then cancel the reset. Keep the TOOL0 pin at the low level from the reset ends to 1 ms + software processing end, and then use UART communication to send the data "00H" from the external device. Finish UART communication within 100 ms after the reset ends.

Figure 23 - 7 Setting of Flash Memory Programming Mode



<1> The low level is input to the TOOL0 pin.

<2> The pins reset ends (POR and LVD reset must end before the pin reset ends.).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuINIT: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external and internal resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends

tHD: How long to keep the TOOL0 pin at the low level from when the external and internal resets end

**Table 23 - 4 Relationship Between TOOL0 Pin and Operation Mode After Reset Release**

TOOL0	Operation Mode
V <sub>DD</sub>	Normal operation mode
0 V	Flash memory programming mode

There are two flash memory programming modes for which the voltage range in which to write, erase, or verify data differs.

**Table 23 - 5 Programming Modes and Voltages at Which Data Can Be Written, Erased, or Verified**

Mode	Voltages at which data can be written, erased, or verified
Full speed mode <sup>Note</sup>	2.7 V to 5.5 V

**Note** This can only be specified if the CMODE1 and CMODE0 bits of the option byte 000C2H are 1.

Specify the mode that corresponds to the voltage range in which to write data. When programming by using the dedicated flash memory programmer, the mode is automatically selected by the voltage setting on GUI.

**Remark 1.** Using both the wide voltage mode and full speed mode imposes no restrictions on writing, deletion, or verification.

**Remark 2.** For details about communication commands, see **23.4.4 Communication commands**.

### 23.4.3 Selecting communication mode

Communication mode of the μPD79F7027, μPD79F7028 as follows.

**Table 23 - 6 Communication Modes**

Communication Mode	Standard Setting <sup>Note 1</sup>				Pins Used
	Port	Speed <sup>Note 2</sup>	Frequency	Multiply Rate	
1-line mode (when flash memory programmer is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	—	—	TOOL0
UART0 (when external device is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	—	—	TOOLTxD, TOOLRxD


**Note 1.** Selection items for Standard settings on GUI of the flash memory programmer.

**Note 2.** Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

### 23.4.4 Communication commands

The μPD79F7027, μPD79F7028 communicate with the dedicated flash memory programmer or external device by using commands. The signals sent from the flash memory programmer or external device to the μPD79F7027, μPD79F7028 are called commands, and the signals sent from the μPD79F7027, μPD79F7028 to the dedicated flash memory programmer or external device are called response.

**Figure 23 - 1 Communication Commands**



The flash memory control commands of the μPD79F7027, μPD79F7028 are listed in the table below. All these commands are issued from the programmer or external device, and the μPD79F7027, μPD79F7028 perform processing corresponding to the respective commands.

**Table 23 - 7 Flash Memory Control Commands**

Classification	Command Name	Function
Verify	Verify	Compares the contents of a specified area of the flash memory with data transmitted from the programmer.
Erase	Block Erase	Erases a specified area in the flash memory.
Blank check	Block Blank Check	Checks if a specified block in the flash memory has been correctly erased
Write	Programming	Writes data to a specified area in the flash memory.
Getting information	Silicon Signature	Gets the μPD79F7027, μPD79F7028 information (such as the part number, flash memory configuration, and programming firmware version).
	Checksum	Gets the checksum data for a specified area.
Security	Security Set	Sets security information.
	Security Get	Gets security information.
	Security Release	Release setting of prohibition of writing.
Others	Reset	Used to detect synchronization status of communication.
	Baud Rate Set	Sets baud rate when UART communication mode is selected.

The μPD79F7027, μPD79F7028 return a response for the command issued by the dedicated flash memory programmer or external device. The response names sent from the μPD79F7027, μPD79F7028 are listed below.

**Table 23 - 8 Response Names**

Response Name	Function
ACK	Acknowledges command/data.
NAK	Acknowledges illegal command/data.

### 23.4.5 Description of signature data

When the “silicon signature” command is performed, the μPD79F7027, μPD79F7028 information (such as the part number, flash memory configuration, and programming firmware version) can be obtained.

Tables 23 - 9 and 30-10 show signature data list and example of signature data list.

**Table 23 - 9 Signature Data List**

Field name	Description	Number of transmit data
Device code	The serial number assigned to the device	3 bytes
Device name	Device name (ASCII code)	10 bytes
Code flash memory area last address	Last address of code flash memory area (Sent from lower address. Example. 00000H to 0FFFFH (64 KB) → FFH, 1FH, 00H)	3 bytes
Data flash memory area last address	Last address of data flash memory area (Sent from lower address. Example. F1000H to F1FFFH (4 KB) → FFH, 1FH, 0FH)	3 bytes
Firmware version	Version information of firmware for programming (Sent from upper address. Example. From Ver. 1.23 → 01H, 02H, 03H)	3 bytes

**Table 23 - 10 Signature Data List**

Field name	Description	Number of transmit data	Data (hexadecimal)
Device code	Serial number	3 bytes	10 00 03
Device name	D79F7028	10 bytes	44 = “D” 37 = “7” 39 = “9” 46 = “F” 37 = “7” 30 = “0” 32 = “2” 38 = “8” 20 = “ ” 20 = “ ”
Code flash memory area last address	Code flash memory area 00000H to 07FFFH (32 KB)	3 bytes	FF 7F 00
Data flash memory area last address	Data flash memory area Not available (0 KB)	3 bytes	00 00 00
Firmware version	Ver.1.23	3 bytes	01 02 03

## 23.5 Security Settings

The μPD79F7027, μPD79F7028 support a security function that prohibits rewriting the user program written to the internal flash memory, so that the program cannot be changed by an unauthorized person.

The operations shown below can be performed using the Security Set command. The security setting is valid when the programming mode is set next.

- Disabling block erase

Execution of the block erase command for a specific block in the flash memory is prohibited during on-board/off-board programming. However, blocks can be erased by means of self programming.

- Disabling write

Execution of the write command for entire blocks in the flash memory is prohibited during on-board/off-board programming. However, blocks can be written by means of self programming.

- Disabling rewriting boot cluster 0

Execution of the block erase command and write command on boot cluster 0 (00000H to 00FFFH) in the flash memory is prohibited by this setting.

The block erase, write commands, and rewriting boot cluster 0 are enabled by the default setting when the flash memory is shipped. Security can be set by on-board/off-board programming and self programming. Each security setting can be used in combination.

Table 23 - 11 shows the relationship between the erase and write commands when the μPD79F7027, μPD79F7028 security functions are enabled.

**Remark** To prohibit writing and erasing during self-programming, use the flash shield window function (see 23.6.2 for detail).

**Table 23 - 11 Relationship Between Enabling Security Function and Command**

(1) During on-board/off-board programming

Valid Security	Executed Command	
	Block Erase	Write
Prohibition of block erase	Blocks cannot be erased.	Can be performed. <i>Note</i>
Prohibition of writing	Blocks can be erased.	Cannot be performed.
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.

**Note** Confirm that no data has been written to the write area. Because data cannot be erased after block erase is prohibited, do not write data if the data has not been erased.

(2) During self programming

Valid Security	Executed Command	
	Block Erase	Write
Prohibition of block erase	Blocks can be erased.	Can be performed.
Prohibition of writing		
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.

**Remark** To prohibit writing and erasing during self-programming, use the flash shield window function (see 23.6.2 for detail).

**Table 23 - 12 Setting Security in Each Programming Mode**

(1) On-board/off-board programming

Security	Security Setting	How to Disable Security Setting
Prohibition of block erase	Set via GUI of dedicated flash memory programmer, etc.	Cannot be disabled after set.
Prohibition of writing		Execute security release command
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

**Caution** The security release command can be applied only when the security is set as the block erase prohibition and the boot cluster 0 rewrite prohibition with code flash memory area being blanks.

(2) Self programming

Security	Security Setting	How to Disable Security Setting
Prohibition of block erase	Set by using flash self programming library.	Cannot be disabled after set.
Prohibition of writing		Execute security release command during on-board/off-board programming (cannot be disabled during self programming)
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

## 23.6 Flash Memory Programming by Self-Programming

The μPD79F7027, μPD79F7028 support a self-programming function that can be used to rewrite the flash memory via a user program. Because this function allows a user application to rewrite the flash memory by using the μPD79F7027, μPD79F7028 self-programming library, it can be used to upgrade the program in the field.

**Caution 1.** To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the self-programming library in the state where the IE flag is cleared (0) by the DI instruction. To enable an interrupt, clear (0) the interrupt mask flag to accept in the state where the IE flag is set (1) by the EI instruction, and then execute the self-programming library.

**Caution 2.** When enabling RAM parity error resets (RPERDIS = 0), be sure to initialize the RAM area to use + 10 bytes before overwriting.

**Remark 1.** For details of the self-programming function and the μPD79F7027, μPD79F7028 self-programming library, refer to **RL78 Microcontroller Self Programming Library Type01 User’s Manual (R01AN0350E)**.

**Remark 2.** For details of the time required to execute self programming, see the notes on use that accompany the flash self programming library tool.

Similar to when writing data by using the flash memory programmer, there are two flash memory programming modes for which the voltage range in which to write, erase, or verify data differs.

**Table 23 - 13 Programming Modes and Voltages at Which Data Can Be Written, Erased, or Verified**

Mode	Voltages at which data can be written, erased, or verified	Writing Clock Frequency
Full speed mode <sup>Note</sup>	2.7 V to 5.5 V	16 MHz (MAX.)
	2.7 V to 5.5 V	24 MHz (MAX.)

**Note** This can only be specified if the CMODE1 and CMODE0 bits of the option byte 000C2H are 1.


Specify the mode that corresponds to the voltage range in which to write data. If the argument fsl\_flash\_voltage\_u08 is other than 00H when the FSL\_Init function of the self programming library provided by Renesas Electronics is executed, wide-voltage mode is specified. If the argument is 00H, full-speed mode is specified.

**Remark 1.** Using both the wide voltage mode and full speed mode imposes no restrictions on writing, deletion, or verification.

**Remark 2.** For details of the self-programming function and the μPD79F7027, μPD79F7028 self-programming library, refer to **RL78 Microcontroller Self Programming Library Type01 User’s Manual (R01AN0350E)**.

The following figure illustrates a flow of rewriting the flash memory by using a self programming library.

**Figure 23 - 2 Flow of Self Programming (Rewriting Flash Memory)**



### 23.6.1 Boot swap function

If rewriting the boot area failed by temporary power failure or other reasons, restarting a program by resetting or overwriting is disabled due to data destruction in the boot area.


The boot swap function is used to avoid this problem.

Before erasing boot cluster 0 <sup>Note</sup>, which is a boot program area, by self-programming, write a new boot program to boot cluster 1 in advance. When the program has been correctly written to boot cluster 1, swap this boot cluster 1 and boot cluster 0 by using the set information function of the firmware of the μPD79F7027, μPD79F7028, so that boot cluster 1 is used as a boot area. After that, erase or write the original boot program area, boot cluster 0.

As a result, even if a power failure occurs while the boot programming area is being rewritten, the program is executed correctly because it is booted from boot cluster 1 to be swapped when the program is reset and started next.

**Note** A boot cluster is a 4 KB area and boot clusters 0 and 1 are swapped by the boot swap function.

**Figure 23 - 3 Boot Swap Function**




In an example of above figure, it is as follows.

Boot cluster 0: Boot program area before boot swap

Boot cluster 1: Boot program area after boot swap

Figure 23 - 4 Example of Executing Boot Swapping




### 23.6.2 Flash shield window function

The flash shield window function is provided as one of the security functions for self programming. It disables writing to and erasing areas outside the range specified as a window only during self programming.

The window range can be set by specifying the start and end blocks. The window range can be set or changed during both on-board/off-board programming and self programming.

Writing to and erasing areas outside the window range are disabled during self programming. During on-board/off-board programming, however, areas outside the range specified as a window can be written and erased.

**Figure 23 - 5 Flash Shield Window Setting Example**  
 (Target Devices: μPD79F7028, Start Block: 04H, End Block: 06H)



**Caution 1.** If the rewrite-prohibited area of the boot cluster 0 overlaps with the flash shield window range, prohibition to rewrite the boot cluster 0 takes priority.

**Caution 2.** The flash shield window can only be used for the code flash memory.

**Table 23 - 14 Relationship between Flash Shield Window Function Setting/Change Methods and Commands**

Programming conditions	Window Range Setting/ Change Methods	Execution Commands	
		Block erase	Write
Self-programming	Specify the starting and ending blocks by the flash self programming library.	Block erasing is enabled only within the window range.	Writing is enabled only within the range of window range.
On-board/Off-board programming	Specify the starting and ending blocks on GUI of dedicated flash memory programmer, etc.	Block erasing is enabled also outside the window range.	Writing is enabled also outside the window range.

**Remark** See 23.5 Security Settings to prohibit writing/erasing during on-board/off-board programming.


## CHAPTER 24 ON-CHIP DEBUG FUNCTION

### 24.1 Connecting E1 On-chip Debugging Emulator to μPD79F7027, μPD79F7028

The μPD79F7027, μPD79F7028 uses the V<sub>DD</sub>, RESET, TOOL0, and V<sub>SS</sub> pins to communicate with the host machine via an E1 on-chip debugging emulator. Serial communication is performed by using a single-line UART that uses the TOOL0 pin.

**Caution** The μPD79F7027, μPD79F7028 has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

Figure 24 - 1 Connection Example of E1 On-chip Debugging Emulator and μPD79F7027, μPD79F7028



**Note 1.** Connecting the dotted line is not necessary during flash programming.

**Note 2.** If the reset circuit on the target system does not have a buffer and generates a reset signal only with resistors and capacitors, this pull-up resistor is not necessary.

**Caution** This circuit diagram is assumed that the reset signal outputs from an N-ch O.D. buffer (output resistor: 100 Ω or less)

## 24.2 On-Chip Debug Security ID

The μPD79F7027, μPD79F7028 has an on-chip debug operation control bit in the flash memory at 000C3H (see **CHAPTER 22 OPTION BYTE**) and an on-chip debug security ID setting area at 000C4H to 000CDH, to prevent third parties from reading memory content.

When the boot swap function is used, also set a value that is the same as that of 010C3H and 010C4H to 010CDH in advance, because 000C3H, 000C4H to 000CDH and 010C3H, and 010C4H to 010CDH are switched.

**Table 24 - 1 On-Chip Debug Security ID**

Address	On-Chip Debug Security ID
000C4H to 000CDH	Any ID code of 10 bytes
010C4H to 010CDH	

## 24.3 Securing of User Resources


To perform communication between the μPD79F7027, μPD79F7028 and E1 on-chip debugging emulator, as well as each debug function, the securing of memory space must be done beforehand.

If Renesas Electronics assembler or compiler is used, the items can be set by using linker options.

### (1) Securement of memory space

The shaded portions in Figure 24 - 2 are the areas reserved for placing the debug monitor program, so user programs or data cannot be allocated in these spaces. When using the on-chip debug function, these spaces must be secured so as not to be used by the user program. Moreover, this area must not be rewritten by the user program.

Figure 24 - 2 Memory Spaces Where Debug Monitor Programs Are Allocated



**Note 1.** Address differs depending on products as follows.

Products (code flash memory capacity)	Address of <b>Note 1.</b>
μPD79F7027	03FFFH
μPD79F7028	07FFFH

**Note 2.** When real-time RAM monitor (RRM) function and dynamic memory modification (DMM) function are not used, it is 256 bytes.

**Note 3.** In debugging, reset vector is rewritten to address allocated to a monitor program.

**Note 4.** Since this area is allocated immediately before the stack area, the address of this area varies depending on the stack increase and decrease. That is, 4 extra bytes are consumed for the stack area used. When using self-programming, 12 extra bytes are consumed for the stack area used.

## CHAPTER 25 BCD CORRECTION CIRCUIT

### 25.1 BCD Correction Circuit Function

The result of addition/subtraction of the BCD (binary-coded decimal) code and BCD code can be obtained as BCD code with this circuit.

The decimal correction operation result is obtained by performing addition/subtraction having the A register as the operand and then adding/ subtracting the BCD correction result register (BCDADJ).

### 25.2 Registers Used by BCD Correction Circuit

The BCD correction circuit uses the following registers.

- BCD correction result register (BCDADJ)

(1) BCD correction result register (BCDADJ)


The BCDADJ register stores correction values for obtaining the add/subtract result as BCD code through add/subtract instructions using the A register as the operand.

The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags.

The BCDADJ register is read by an 8-bit memory manipulation instruction.

Reset input sets this register to undefined.

**Figure 25 - 1 Format of BCD correction result register (BCDADJ)**



### 25.3 BCD Correction Circuit Operation

The basic operation of the BCD correction circuit is as follows.

- (1) Addition: Calculating the result of adding a BCD code value and another BCD code value by using a BCD code value
  - <1> The BCD code value to which addition is performed is stored in the A register.
  - <2> By adding the value of the A register and the second operand (value of one more BCD code to be added) as are in binary, the binary operation result is stored in the A register and the correction value is stored in the BCD correction result register (BCDADJ).
  - <3> Decimal correction is performed by adding in binary the value of the A register (addition result in binary) and the BCDADJ register (correction value), and the correction result is stored in the A register and CY flag.

**Caution** The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Examples 1: 99 + 89 = 188

Instruction	A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #99H ; <1>	99H	—	—	—
ADD A, #89H ; <2>	22H	1	1	66H
ADD A, !BCDADJ ; <3>	88H	1	0	—

Examples 2: 85 + 15 = 100

Instruction	A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #85H ; <1>	85H	—	—	—
ADD A, #15H ; <2>	9AH	0	0	66H
ADD A, !BCDADJ ; <3>	00H	1	1	—

Examples 3: 80 + 80 = 160

Instruction	A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #80H ; <1>	80H	—	—	—
ADD A, #80H ; <2>	00H	1	0	60H
ADD A, !BCDADJ ; <3>	60H	1	0	—

- (2) Subtraction: Calculating the result of subtracting a BCD code value from another BCD code value by using a BCD code value
- <1> The BCD code value from which subtraction is performed is stored in the A register.
  - <2> By subtracting the value of the second operand (value of BCD code to be subtracted) from the A register as is in binary, the calculation result in binary is stored in the A register, and the correction value is stored in the BCD correction result register (BCDADJ).
  - <3> Decimal correction is performed by subtracting the value of the BCDADJ register (correction value) from the A register (subtraction result in binary) in binary, and the correction result is stored in the A register and CY flag.

**Caution** The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Example: 91 – 52 = 39

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV	A, #91H ; <1>	91H	—	—	—
SUB	A, #52H ; <2>	3FH	0	1	06H
SUB	A, !BCDADJ ; <3>	39H	0	0	—

## CHAPTER 26 INSTRUCTION SET

This chapter lists the instructions in the RL78 microcontroller instruction set. For details of each operation and operation code, refer to the separate document **RL78 Family User's Manual Software**.

## 26.1 Conventions Used in Operation List

### 26.1.1 Operand identifiers and specification methods

Operands are described in the “Operand” column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, !!, \$, \$!, [ ], and ES: are keywords and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: 16-bit absolute address specification
- !!: 20-bit absolute address specification
- \$: 8-bit relative address specification
- \$!: 16-bit relative address specification
- [ ]: Indirect address specification
- ES:: Extension address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, !!, \$, \$!, [ ], and ES: symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

**Table 26 - 1 Operand Identifiers and Specification Methods**

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special-function register symbol (SFR symbol) FFF00H to FFFFFH
sfrp	Special-function register symbols (16-bit manipulatable SFR symbol. Even addresses only <sup>Note</sup> ) FFF00H to FFFFFH
saddr	FFE20H to FFF1FH Immediate data or labels
saddrp	FFE20H to FF1FH Immediate data or labels (even addresses only <sup>Note</sup> )
addr20	00000H to FFFFFH Immediate data or labels
addr16	0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions <sup>Note</sup> )
addr5	0080H to 00BFH Immediate data or labels (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

**Note** Bit 0 = 0 when an odd address is specified.

**Remark** The special function registers can be described to operand sfr as symbols. See **Tables 3 - 5 to 3 - 7 SFR List** for the symbols of the special function registers. The extended special function registers can be described to operand !addr16 as symbols. See **Tables 3 - 8 to 3 - 12 Extended SFR (2nd SFR) List** for the symbols of the extended special function registers.

### 26.1.2 Description of operation column

The operation when the instruction is executed is shown in the “Operation” column using the following symbols.

**Table 26 - 2 Symbols in “Operation” Column**

Symbol	Function
A	A register; 8-bit accumulator
X	X register
B	B register
C	C register
D	D register
E	E register
H	H register
L	L register
ES	ES register
CS	CS register
AX	AX register pair; 16-bit accumulator
BC	BC register pair
DE	DE register pair
HL	HL register pair
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
RBS	Register bank select flag
IE	Interrupt request enable flag
()	Memory contents indicated by address or register contents in parentheses
X <sub>H</sub> , X <sub>L</sub>	16-bit registers: X <sub>H</sub> = higher 8 bits, X <sub>L</sub> = lower 8 bits
X <sub>s</sub> , X <sub>H</sub> , X <sub>L</sub>	20-bit registers: X <sub>s</sub> = (bits 19 to 16), X <sub>H</sub> = (bits 15 to 8), X <sub>L</sub> = (bits 7 to 0)
∧	Logical product (AND)
∨	Logical sum (OR)
⊕	Exclusive logical sum (exclusive OR)
—	Inverted data
addr5	16-bit immediate data (even addresses only in 0080H to 00BFH)
addr16	16-bit immediate data
addr20	20-bit immediate data
jdisp8	Signed 8-bit data (displacement value)
jdisp16	Signed 16-bit data (displacement value)

### 26.1.3 Description of flag operation column

The change of the flag value when the instruction is executed is shown in the “Flag” column using the following symbols.

**Table 26 - 3 Symbols in “Flag” Column**

Symbol	Change of Flag Value
(Blank)	Unchanged
0	Cleared to 0
1	Set to 1
x	Set/cleared according to the result
R	Previously saved value is restored

### 26.1.4 PREFIX instruction

Instructions with “ES:” have a PREFIX operation code as a prefix to extend the accessible data area to the 1 MB space (00000H to FFFFFH), by adding the ES register value to the 64 KB space from F0000H to FFFFFH. When a PREFIX operation code is attached as a prefix to the target instruction, only one instruction immediately after the PREFIX operation code is executed as the addresses with the ES register value added.

A interrupt is not acknowledged between a PREFIX instruction code and the instruction immediately after.

**Table 26 - 4 Use Example of PREFIX Operation Code**

Instruction	Opcode				
	1	2	3	4	5
MOV !addr16, #byte	CFH	!addr16		#byte	—
MOV ES:!addr16, #byte	11H	CFH	!addr16		#byte
MOV A, [HL]	8BH	—	—	—	—
MOV A, ES: [HL]	11H	8BH	—	—	—

**Caution** Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.

## 26.2 Operation List

Table 26 - 5 Operation List (1/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit data transfer	MOV	r, #byte	2	1	—	r ← byte			
		PSW, #byte	3	3	—	PSW ← byte	x	x	x
		CS, #byte	3	1	—	CS ← byte			
		ES, #byte	2	1	—	ES ← byte			
		!addr16, #byte	4	1	—	(addr16) ← byte			
		ES:!addr16, #byte	5	2	—	(ES, addr16) ← byte			
		saddr, #byte	3	1	—	(saddr) ← byte			
		sfr, #byte	3	1	—	sfr ← byte			
		[DE+byte], #byte	3	1	—	(DE + byte) ← byte			
		ES:[DE+byte], #byte	4	2	—	((ES, DE) + byte) ← byte			
		[HL+byte], #byte	3	1	—	(HL + byte) ← byte			
		ES:[HL+byte], #byte	4	2	—	((ES, HL) + byte) ← byte			
		[SP+byte], #byte	3	1	—	(SP + byte) ← byte			
		word[B], #byte	4	1	—	(B + word) ← byte			
		ES:word[B], #byte	5	2	—	((ES, B) + word) ← byte			
		word[C], #byte	4	1	—	(C+word) ← byte			
		ES:word[C], #byte	5	2	—	((ES, C) + word) ← byte			
		word[BC], #byte	4	1	—	(BC+word) ← byte			
		ES:word[BC], #byte	5	2	—	((ES, BC) + word) ← byte			
		A, r <small>Note 3</small>	1	1	—	A ← r			
		r, A <small>Note 3</small>	1	1	—	r ← A			
		A, PSW	2	1	—	A ← PSW			
		PSW, A	2	3	—	PSW ← A	x	x	x
		A, CS	2	1	—	A ← CS			
		CS, A	2	1	—	CS ← A			
		A, ES	2	1	—	A ← ES			
		ES, A	2	1	—	ES ← A			
		A, !addr16	3	1	4	A ← (addr16)			
		A, ES:!addr16	4	2	5	A ← (ES, addr16)			
		!addr16, A	3	1	—	(addr16) ← A			
ES:!addr16, A	4	2	—	(ES, addr16) ← A					
A, saddr	2	1	—	A ← (saddr)					
saddr, A	2	1	—	(saddr) ← A					

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Note 3.** Except r = A

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 6 Operation List (2/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit data transfer	MOV	A, sfr	2	1	—	A ← sfr			
		sfr, A	2	1	—	sfr ← A			
		A, [DE]	1	1	4	A ← (DE)			
		[DE], A	1	1	—	(DE) ← A			
		A, ES:[DE]	2	2	5	A ← (ES, DE)			
		ES:[DE], A	2	2	—	(ES, DE) ← A			
		A, [HL]	1	1	4	A ← (HL)			
		[HL], A	1	1	—	(HL) ← A			
		A, ES:[HL]	2	2	5	A ← (ES, HL)			
		ES:[HL], A	2	2	—	(ES, HL) ← A			
		A, [DE+byte]	2	1	4	A ← (DE + byte)			
		[DE+byte], A	2	1	—	(DE + byte) ← A			
		A, ES:[DE+byte]	3	2	5	A ← ((ES, DE) + byte)			
		ES:[DE+byte], A	3	2	—	((ES, DE) + byte) ← A			
		A, [HL+byte]	2	1	4	A ← (HL + byte)			
		[HL+byte], A	2	1	—	(HL + byte) ← A			
		A, ES:[HL+byte]	3	2	5	A ← ((ES, HL) + byte)			
		ES:[HL+byte], A	3	2	—	((ES, HL) + byte) ← A			
		A, [SP+byte]	2	1	—	A ← (SP + byte)			
		[SP+byte], A	2	1	—	(SP + byte) ← A			
		A, word[B]	3	1	4	A ← (B + word)			
		word[B], A	3	1	—	(B + word) ← A			
		A, ES:word[B]	4	2	5	A ← ((ES, B) + word)			
		ES:word[B], A	4	2	—	((ES, B) + word) ← A			
		A, word[C]	3	1	4	A ← (C + word)			
		word[C], A	3	1	—	(C + word) ← A			
		A, ES:word[C]	4	2	5	A ← ((ES, C) + word)			
		ES:word[C], A	4	2	—	((ES, C) + word) ← A			
		A, word[BC]	3	1	4	A ← (BC + word)			
		word[BC], A	3	1	—	(BC + word) ← A			
A, ES:word[BC]	4	2	5	A ← ((ES, BC) + word)					
ES:word[BC], A	4	2	—	((ES, BC) + word) ← A					

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 7 Operation List (3/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit data transfer	MOV	A, [HL+B]	2	1	4	$A \leftarrow (HL + B)$			
		[HL+B], A	2	1	—	$(HL + B) \leftarrow A$			
		A, ES:[HL+B]	3	2	5	$A \leftarrow ((ES, HL) + B)$			
		ES:[HL+B], A	3	2	—	$((ES, HL) + B) \leftarrow A$			
		A, [HL+C]	2	1	4	$A \leftarrow (HL + C)$			
		[HL+C], A	2	1	—	$(HL + C) \leftarrow A$			
		A, ES:[HL+C]	3	2	5	$A \leftarrow ((ES, HL) + C)$			
		ES:[HL+C], A	3	2	—	$((ES, HL) + C) \leftarrow A$			
		X, !addr16	3	1	4	$X \leftarrow (addr16)$			
		X, ES:!addr16	4	2	5	$X \leftarrow (ES, addr16)$			
		X, saddr	2	1	—	$X \leftarrow (saddr)$			
		B, !addr16	3	1	4	$B \leftarrow (addr16)$			
		B, ES:!addr16	4	2	5	$B \leftarrow (ES, addr16)$			
		B, saddr	2	1	—	$B \leftarrow (saddr)$			
		C, !addr16	3	1	4	$C \leftarrow (addr16)$			
		C, ES:!addr16	4	2	5	$C \leftarrow (ES, addr16)$			
		C, saddr	2	1	—	$C \leftarrow (saddr)$			
	ES, saddr	3	1	—	$ES \leftarrow (saddr)$				
	XCH	A, r <sup>Note 3</sup>	1 (r = X) 2 (other than r = X)	1	—	$A \leftrightarrow r$			
		A, !addr16	4	2	—	$A \leftrightarrow (addr16)$			
		A, ES:!addr16	5	3	—	$A \leftrightarrow (ES, addr16)$			
		A, saddr	3	2	—	$A \leftrightarrow (saddr)$			
		A, sfr	3	2	—	$A \leftrightarrow sfr$			
		A, [DE]	2	2	—	$A \leftrightarrow (DE)$			
		A, ES:[DE]	3	3	—	$A \leftrightarrow (ES, DE)$			
		A, [HL]	2	2	—	$A \leftrightarrow (HL)$			
		A, ES:[HL]	3	3	—	$A \leftrightarrow (ES, HL)$			
A, [DE+byte]		3	2	—	$A \leftrightarrow (DE + \text{byte})$				
A, ES:[DE+byte]	4	3	—	$A \leftrightarrow ((ES, DE) + \text{byte})$					
A, [HL+byte]	3	2	—	$A \leftrightarrow (HL + \text{byte})$					
A, ES:[HL+byte]	4	3	—	$A \leftrightarrow ((ES, HL) + \text{byte})$					

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Note 3.** Except r = A

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 8 Operation List (4/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag			
				Note 1	Note 2		Z	AC	CY	
8-bit data transfer	XCH	A, [HL+B]	2	2	—	A ↔ (HL + B)				
		A, ES:[HL+B]	3	3	—	A ↔ ((ES, HL) + B)				
		A, [HL+C]	2	2	—	A ↔ (HL + C)				
		A, ES:[HL+C]	3	3	—	A ↔ ((ES, HL) + C)				
	ONEB	A	1	1	—	A ← 01H				
		X	1	1	—	X ← 01H				
		B	1	1	—	B ← 01H				
		C	1	1	—	C ← 01H				
		!addr16	3	1	—	(addr16) ← 01H				
		ES:!addr16	4	2	—	(ES, addr16) ← 01H				
		saddr	2	1	—	(saddr) ← 01H				
	CLR B	A	1	1	—	A ← 00H				
		X	1	1	—	X ← 00H				
		B	1	1	—	B ← 00H				
		C	1	1	—	C ← 00H				
		!addr16	3	1	—	(addr16) ← 00H				
		ES:!addr16	4	2	—	(ES,addr16) ← 00H				
		saddr	2	1	—	(saddr) ← 00H				
	MOVS	[HL+byte], X	3	1	—	(HL + byte) ← X	x		x	
		ES:[HL+byte], X	4	2	—	(ES, HL + byte) ← X	x		x	
	16-bit data transfer	MOVW	rp, #word	3	1	—	rp ← word			
			saddrp, #word	4	1	—	(saddrp) ← word			
sfrp, #word			4	1	—	sfrp ← word				
AX, rp <small>Note 3</small>			1	1	—	AX ← rp				
rp, AX <small>Note 3</small>			1	1	—	rp ← AX				
AX, !addr16			3	1	4	AX ← (addr16)				
!addr16, AX			3	1	—	(addr16) ← AX				
AX, ES:!addr16			4	2	5	AX ← (ES, addr16)				
ES:!addr16, AX			4	2	—	(ES, addr16) ← AX				
AX, saddrp			2	1	—	AX ← (saddrp)				
saddrp, AX			2	1	—	(saddrp) ← AX				
AX, sfrp			2	1	—	AX ← sfrp				
sfrp, AX			2	1	—	sfrp ← AX				

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Note 3.** Except rp = AX

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 9 Operation List (5/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
16-bit data transfer	MOVW	AX, [DE]	1	1	4	AX ← (DE)			
		[DE], AX	1	1	—	(DE) ← AX			
		AX, ES:[DE]	2	2	5	AX ← (ES, DE)			
		ES:[DE], AX	2	2	—	(ES, DE) ← AX			
		AX, [HL]	1	1	4	AX ← (HL)			
		[HL], AX	1	1	—	(HL) ← AX			
		AX, ES:[HL]	2	2	5	AX ← (ES, HL)			
		ES:[HL], AX	2	2	—	(ES, HL) ← AX			
		AX, [DE+byte]	2	1	4	AX ← (DE + byte)			
		[DE+byte], AX	2	1	—	(DE + byte) ← AX			
		AX, ES:[DE+byte]	3	2	5	AX ← ((ES, DE) + byte)			
		ES:[DE+byte], AX	3	2	—	((ES, DE) + byte) ← AX			
		AX, [HL+byte]	2	1	4	AX ← (HL + byte)			
		[HL+byte], AX	2	1	—	(HL + byte) ← AX			
		AX, ES:[HL+byte]	3	2	5	AX ← ((ES, HL) + byte)			
		ES:[HL+byte], AX	3	2	—	((ES, HL) + byte) ← AX			
		AX, [SP+byte]	2	1	—	AX ← (SP + byte)			
		[SP+byte], AX	2	1	—	(SP + byte) ← AX			
		AX, word[B]	3	1	4	AX ← (B + word)			
		word[B], AX	3	1	—	(B + word) ← AX			
		AX, ES:word[B]	4	2	5	AX ← ((ES, B) + word)			
		ES:word[B], AX	4	2	—	((ES, B) + word) ← AX			
		AX, word[C]	3	1	4	AX ← (C + word)			
		word[C], AX	3	1	—	(C + word) ← AX			
		AX, ES:word[C]	4	2	5	AX ← ((ES, C) + word)			
		ES:word[C], AX	4	2	—	((ES, C) + word) ← AX			
		AX, word[BC]	3	1	4	AX ← (BC + word)			
		word[BC], AX	3	1	—	(BC + word) ← AX			
		AX, ES:word[BC]	4	2	5	AX ← ((ES, BC) + word)			
		ES:word[BC], AX	4	2	—	((ES, BC) + word) ← AX			

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 10 Operation List (6/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
16-bit data transfer	MOVW	BC, !addr16	3	1	4	BC ← (addr16)			
		BC, ES:!addr16	4	2	5	BC ← (ES, addr16)			
		DE, !addr16	3	1	4	DE ← (addr16)			
		DE, ES:!addr16	4	2	5	DE ← (ES, addr16)			
		HL, !addr16	3	1	4	HL ← (addr16)			
		HL, ES:!addr16	4	2	5	HL ← (ES, addr16)			
		BC, saddrp	2	1	—	BC ← (saddrp)			
		DE, saddrp	2	1	—	DE ← (saddrp)			
	HL, saddrp	2	1	—	HL ← (saddrp)				
	XCHW	AX, rp <small>Note 3</small>	1	1	—	AX ↔ rp			
	ONEW	AX	1	1	—	AX ← 0001H			
		BC	1	1	—	BC ← 0001H			
	CLRW	AX	1	1	—	AX ← 0000H			
		BC	1	1	—	BC ← 0000H			
8-bit operation	ADD	A, #byte	2	1	—	A, CY ← A + byte	x	x	x
		saddr, #byte	3	2	—	(saddr), CY ← (saddr) + byte	x	x	x
		A, r <small>Note 4</small>	2	1	—	A, CY ← A + r	x	x	x
		r, A	2	1	—	r, CY ← r + A	x	x	x
		A, !addr16	3	1	4	A, CY ← A + (addr16)	x	x	x
		A, ES:!addr16	4	2	5	A, CY ← A + (ES, addr16)	x	x	x
		A, saddr	2	1	—	A, C ← A + (saddr)	x	x	x
		A, [HL]	1	1	4	A, CY ← A + (HL)	x	x	x
		A, ES:[HL]	2	2	5	A, CY ← A + (ES, HL)	x	x	x
		A, [HL+byte]	2	1	4	A, CY ← A + (HL + byte)	x	x	x
		A, ES:[HL+byte]	3	2	5	A, CY ← A + ((ES, HL) + byte)	x	x	x
		A, [HL+B]	2	1	4	A, CY ← A + (HL + B)	x	x	x
		A, ES:[HL+B]	3	2	5	A, CY ← A + ((ES, HL) + B)	x	x	x
		A, [HL+C]	2	1	4	A, CY ← A + (HL + C)	x	x	x
A, ES:[HL+C]	3	2	5	A, CY ← A + ((ES, HL) + C)	x	x	x		

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Note 3.** Except rp = AX

**Note 4.** Except r = A

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 11 Operation List (7/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit operation	ADDC	A, #byte	2	1	—	A, CY ← A + byte + CY	x	x	x
		saddr, #byte	3	2	—	(saddr), CY ← (saddr) + byte + CY	x	x	x
		A, r <small>Note 3</small>	2	1	—	A, CY ← A + r + CY	x	x	x
		r, A	2	1	—	r, CY ← r + A + CY	x	x	x
		A, !addr16	3	1	4	A, CY ← A + (addr16) + CY	x	x	x
		A, ES:!addr16	4	2	5	A, CY ← A + (ES, addr16) + CY	x	x	x
		A, saddr	2	1	—	A, CY ← A + (saddr) + CY	x	x	x
		A, [HL]	1	1	4	A, CY ← A + (HL) + CY	x	x	x
		A, ES:[HL]	2	2	5	A, CY ← A + (ES, HL) + CY	x	x	x
		A, [HL+byte]	2	1	4	A, CY ← A + (HL + byte) + CY	x	x	x
		A, ES:[HL+byte]	3	2	5	A, CY ← A + ((ES, HL) + byte) + CY	x	x	x
		A, [HL+B]	2	1	4	A, CY ← A + (HL + B) + CY	x	x	x
		A, ES:[HL+B]	3	2	5	A, CY ← A + ((ES, HL) + B) + CY	x	x	x
		A, [HL+C]	2	1	4	A, CY ← A + (HL + C) + CY	x	x	x
	A, ES:[HL+C]	3	2	5	A, CY ← A + ((ES, HL) + C) + CY	x	x	x	
	SUB	A, #byte	2	1	—	A, CY ← A - byte	x	x	x
		saddr, #byte	3	2	—	(saddr), CY ← (saddr) - byte	x	x	x
		A, r <small>Note 3</small>	2	1	—	A, CY ← A - r	x	x	x
		r, A	2	1	—	r, CY ← r - A	x	x	x
		A, !addr16	3	1	4	A, CY ← A - (addr16)	x	x	x
		A, ES:!addr16	4	2	5	A, CY ← A - (ES, addr16)	x	x	x
		A, saddr	2	1	—	A, CY ← A - (saddr)	x	x	x
		A, [HL]	1	1	4	A, CY ← A - (HL)	x	x	x
		A, ES:[HL]	2	2	5	A, CY ← A - (ES, HL)	x	x	x
		A, [HL+byte]	2	1	4	A, CY ← A - (HL + byte)	x	x	x
		A, ES:[HL+byte]	3	2	5	A, CY ← A - ((ES, HL) + byte)	x	x	x
A, [HL+B]		2	1	4	A, CY ← A - (HL + B)	x	x	x	
A, ES:[HL+B]	3	2	5	A, CY ← A - ((ES, HL) + B)	x	x	x		
A, [HL+C]	2	1	4	A, CY ← A - (HL + C)	x	x	x		
A, ES:[HL+C]	3	2	5	A, CY ← A - ((ES, HL) + C)	x	x	x		

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Note 3.** Except r = A

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 12 Operation List (8/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit operation	SUBC	A, #byte	2	1	—	$A, CY \leftarrow A - \text{byte} - CY$	x	x	x
		saddr, #byte	3	2	—	$(saddr), CY \leftarrow (saddr) - \text{byte} - CY$	x	x	x
		A, r <small>Note 3</small>	2	1	—	$A, CY \leftarrow A - r - CY$	x	x	x
		r, A	2	1	—	$r, CY \leftarrow r - A - CY$	x	x	x
		A, !addr16	3	1	4	$A, CY \leftarrow A - (\text{addr16}) - CY$	x	x	x
		A, ES:!addr16	4	2	5	$A, CY \leftarrow A - (\text{ES}, \text{addr16}) - CY$	x	x	x
		A, saddr	2	1	—	$A, CY \leftarrow A - (saddr) - CY$	x	x	x
		A, [HL]	1	1	4	$A, CY \leftarrow A - (\text{HL}) - CY$	x	x	x
		A, ES:[HL]	2	2	5	$A, CY \leftarrow A - (\text{ES}, \text{HL}) - CY$	x	x	x
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A - (\text{HL} + \text{byte}) - CY$	x	x	x
		A, ES:[HL+byte]	3	2	5	$A, CY \leftarrow A - ((\text{ES}, \text{HL}) + \text{byte}) - CY$	x	x	x
		A, [HL+B]	2	1	4	$A, CY \leftarrow A - (\text{HL} + B) - CY$	x	x	x
		A, ES:[HL+B]	3	2	5	$A, CY \leftarrow A - ((\text{ES}, \text{HL}) + B) - CY$	x	x	x
		A, [HL+C]	2	1	4	$A, CY \leftarrow A - (\text{HL} + C) - CY$	x	x	x
	A, ES:[HL+C]	3	2	5	$A, CY \leftarrow A - ((\text{ES}: \text{HL}) + C) - CY$	x	x	x	
	AND	A, #byte	2	1	—	$A \leftarrow A \wedge \text{byte}$	x		
		saddr, #byte	3	2	—	$(saddr) \leftarrow (saddr) \wedge \text{byte}$	x		
		A, r <small>Note 3</small>	2	1	—	$A \leftarrow A \wedge r$	x		
		r, A	2	1	—	$R \leftarrow r \wedge A$	x		
		A, !addr16	3	1	4	$A \leftarrow A \wedge (\text{addr16})$	x		
		A, ES:!addr16	4	2	5	$A \leftarrow A \wedge (\text{ES}: \text{addr16})$	x		
		A, saddr	2	1	—	$A \leftarrow A \wedge (saddr)$	x		
		A, [HL]	1	1	4	$A \leftarrow A \wedge (\text{HL})$	x		
		A, ES:[HL]	2	2	5	$A \leftarrow A \wedge (\text{ES}: \text{HL})$	x		
		A, [HL+byte]	2	1	4	$A \leftarrow A \wedge (\text{HL} + \text{byte})$	x		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \wedge ((\text{ES}: \text{HL}) + \text{byte})$	x		
		A, [HL+B]	2	1	4	$A \leftarrow A \wedge (\text{HL} + B)$	x		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \wedge ((\text{ES}: \text{HL}) + B)$	x		
A, [HL+C]		2	1	4	$A \leftarrow A \wedge (\text{HL} + C)$	x			
A, ES:[HL+C]	3	2	5	$A \leftarrow A \wedge ((\text{ES}: \text{HL}) + C)$	x				

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Note 3.** Except r = A

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 13 Operation List (9/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit operation	OR	A, #byte	2	1	—	$A \leftarrow A \vee \text{byte}$	x		
		saddr, #byte	3	2	—	$(\text{saddr}) \leftarrow (\text{saddr}) \vee \text{byte}$	x		
		A, r <small>Note 3</small>	2	1	—	$A \leftarrow A \vee r$	x		
		r, A	2	1	—	$r \leftarrow r \vee A$	x		
		A, !addr16	3	1	4	$A \leftarrow A \vee (\text{addr16})$	x		
		A, ES:!addr16	4	2	5	$A \leftarrow A \vee (\text{ES:addr16})$	x		
		A, saddr	2	1	—	$A \leftarrow A \vee (\text{saddr})$	x		
		A, [HL]	1	1	4	$A \leftarrow A \vee (\text{HL})$	x		
		A, ES:[HL]	2	2	5	$A \leftarrow A \vee (\text{ES:HL})$	x		
		A, [HL+byte]	2	1	4	$A \leftarrow A \vee (\text{HL} + \text{byte})$	x		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \vee ((\text{ES:HL}) + \text{byte})$	x		
		A, [HL+B]	2	1	4	$A \leftarrow A \vee (\text{HL} + B)$	x		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \vee ((\text{ES:HL}) + B)$	x		
		A, [HL+C]	2	1	4	$A \leftarrow A \vee (\text{HL} + C)$	x		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \vee ((\text{ES:HL}) + C)$	x		
	XOR	A, #byte	2	1	—	$A \leftarrow A \oplus \text{byte}$	x		
		saddr, #byte	3	2	—	$(\text{saddr}) \leftarrow (\text{saddr}) \oplus \text{byte}$	x		
		A, r <small>Note 3</small>	2	1	—	$A \leftarrow A \oplus r$	x		
		r, A	2	1	—	$r \leftarrow r \oplus A$	x		
		A, !addr16	3	1	4	$A \leftarrow A \oplus (\text{addr16})$	x		
		A, ES:!addr16	4	2	5	$A \leftarrow A \oplus (\text{ES:addr16})$	x		
		A, saddr	2	1	—	$A \leftarrow A \oplus (\text{saddr})$	x		
		A, [HL]	1	1	4	$A \leftarrow A \oplus (\text{HL})$	x		
		A, ES:[HL]	2	2	5	$A \leftarrow A \oplus (\text{ES:HL})$	x		
		A, [HL+byte]	2	1	4	$A \leftarrow A \oplus (\text{HL} + \text{byte})$	x		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \oplus ((\text{ES:HL}) + \text{byte})$	x		
		A, [HL+B]	2	1	4	$A \leftarrow A \oplus (\text{HL} + B)$	x		
A, ES:[HL+B]	3	2	5	$A \leftarrow A \oplus ((\text{ES:HL}) + B)$	x				
A, [HL+C]	2	1	4	$A \leftarrow A \oplus (\text{HL} + C)$	x				
A, ES:[HL+C]	3	2	5	$A \leftarrow A \oplus ((\text{ES:HL}) + C)$	x				

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Note 3.** Except r = A

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 14 Operation List (10/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit operation	CMP	A, #byte	2	1	—	A - byte	x	x	x
		!addr16, #byte	4	1	4	(addr16) - byte	x	x	x
		ES:!addr16, #byte	5	2	5	(ES:addr16) - byte	x	x	x
		saddr, #byte	3	1	—	(saddr) - byte	x	x	x
		A, r <small>Note 3</small>	2	1	—	A - r	x	x	x
		r, A	2	1	—	r - A	x	x	x
		A, !addr16	3	1	4	A - (addr16)	x	x	x
		A, ES:!addr16	4	2	5	A - (ES:addr16)	x	x	x
		A, saddr	2	1	—	A - (saddr)	x	x	x
		A, [HL]	1	1	4	A - (HL)	x	x	x
		A, ES:[HL]	2	2	5	A - (ES:HL)	x	x	x
		A, [HL+byte]	2	1	4	A - (HL + byte)	x	x	x
		A, ES:[HL+byte]	3	2	5	A - ((ES:HL) + byte)	x	x	x
		A, [HL+B]	2	1	4	A - (HL + B)	x	x	x
		A, ES:[HL+B]	3	2	5	A - ((ES:HL) + B)	x	x	x
		A, [HL+C]	2	1	4	A - (HL + C)	x	x	x
	A, ES:[HL+C]	3	2	5	A - ((ES:HL) + C)	x	x	x	
	CMP0	A	1	1	—	A - 00H	x	x	x
		X	1	1	—	X - 00H	x	x	x
		B	1	1	—	B - 00H	x	x	x
		C	1	1	—	C - 00H	x	x	x
		!addr16	3	1	4	(addr16) - 00H	x	x	x
		ES:!addr16	4	2	5	(ES:addr16) - 00H	x	x	x
		saddr	2	1	—	(saddr) - 00H	x	x	x
	CMPS	X, [HL+byte]	3	1	4	X - (HL + byte)	x	x	x
		X, ES:[HL+byte]	4	2	5	X - ((ES:HL) + byte)	x	x	x

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Note 3.** Except r = A

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 15 Operation List (11/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
16-bit operation	ADDW	AX, #word	3	1	—	AX, CY ← AX + word	x	x	x
		AX, AX	1	1	—	AX, CY ← AX + AX	x	x	x
		AX, BC	1	1	—	AX, CY ← AX + BC	x	x	x
		AX, DE	1	1	—	AX, CY ← AX + DE	x	x	x
		AX, HL	1	1	—	AX, CY ← AX + HL	x	x	x
		AX, !addr16	3	1	4	AX, CY ← AX + (addr16)	x	x	x
		AX, ES:!addr16	4	2	5	AX, CY ← AX + (ES:addr16)	x	x	x
		AX, saddrp	2	1	—	AX, CY ← AX + (saddrp)	x	x	x
		AX, [HL+byte]	3	1	4	AX, CY ← AX + (HL + byte)	x	x	x
	AX, ES: [HL+byte]	4	2	5	AX, CY ← AX + ((ES:HL) + byte)	x	x	x	
	SUBW	AX, #word	3	1	—	AX, CY ← AX - word	x	x	x
		AX, BC	1	1	—	AX, CY ← AX - BC	x	x	x
		AX, DE	1	1	—	AX, CY ← AX - DE	x	x	x
		AX, HL	1	1	—	AX, CY ← AX - HL	x	x	x
		AX, !addr16	3	1	4	AX, CY ← AX - (addr16)	x	x	x
		AX, ES:!addr16	4	2	5	AX, CY ← AX - (ES:addr16)	x	x	x
		AX, saddrp	2	1	—	AX, CY ← AX - (saddrp)	x	x	x
		AX, [HL+byte]	3	1	4	AX, CY ← AX - (HL + byte)	x	x	x
		AX, ES: [HL+byte]	4	2	5	AX, CY ← AX - ((ES:HL) + byte)	x	x	x
	CMPW	AX, #word	3	1	—	AX - word	x	x	x
		AX, BC	1	1	—	AX - BC	x	x	x
		AX, DE	1	1	—	AX - DE	x	x	x
		AX, HL	1	1	—	AX - HL	x	x	x
		AX, !addr16	3	1	4	AX - (addr16)	x	x	x
		AX, ES:!addr16	4	2	5	AX - (ES:addr16)	x	x	x
		AX, saddrp	2	1	—	AX - (saddrp)	x	x	x
		AX, [HL+byte]	3	1	4	AX - (HL + byte)	x	x	x
AX, ES: [HL+byte]		4	2	5	AX - ((ES:HL) + byte)	x	x	x	
Multiply	MULU	X	1	1	—	AX ← A × X			

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 16 Operation List (12/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
Multiply, Divide, Multiply & accumulate	MULU	X	1	1	—	$AX \leftarrow A \times X$			
	MULHU		3	2	—	$BCAX \leftarrow AX \times BC$ (unsigned)			
	MULH		3	2	—	$BCAX \leftarrow AX \times BC$ (signed)			
	DIVHU		3	9	—	$AX$ (quotient), $DE$ (remainder) $\leftarrow$ $AX \div DE$ (unsigned)			
	DIVWU		3	17	—	$BCAX$ (quotient), $HLDE$ (remainder) $\leftarrow$ $BCAX \div HLDE$ (unsigned)			
	MACHU		3	3	—	$MACR \leftarrow MACR + AX \times BC$ (unsigned)		x	x
	MACH		3	3	—	$MACR \leftarrow MACR + AX \times BC$ (signed)		x	x

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Remark 1.** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Remark 2.** MACR indicates the multiplication and accumulation register (MACRH, MACRL).

**Table 26 - 17 Operation List (13/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
Increment/ decrement	INC	r	1	1	—	$r \leftarrow r + 1$	x	x	
		!addr16	3	2	—	$(addr16) \leftarrow (addr16) + 1$	x	x	
		ES:!addr16	4	3	—	$(ES, addr16) \leftarrow (ES, addr16) + 1$	x	x	
		saddr	2	2	—	$(saddr) \leftarrow (saddr) + 1$	x	x	
		[HL+byte]	3	2	—	$(HL + byte) \leftarrow (HL + byte) + 1$	x	x	
		ES: [HL+byte]	4	3	—	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$	x	x	
	DEC	r	1	1	—	$r \leftarrow r - 1$	x	x	
		!addr16	3	2	—	$(addr16) \leftarrow (addr16) - 1$	x	x	
		ES:!addr16	4	3	—	$(ES, addr16) \leftarrow (ES, addr16) - 1$	x	x	
		saddr	2	2	—	$(saddr) \leftarrow (saddr) - 1$	x	x	
		[HL+byte]	3	2	—	$(HL + byte) \leftarrow (HL + byte) - 1$	x	x	
		ES: [HL+byte]	4	3	—	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) - 1$	x	x	
	INCW	rp	1	1	—	$rp \leftarrow rp + 1$			
		!addr16	3	2	—	$(addr16) \leftarrow (addr16) + 1$			
		ES:!addr16	4	3	—	$(ES, addr16) \leftarrow (ES, addr16) + 1$			
		saddrp	2	2	—	$(saddrp) \leftarrow (saddrp) + 1$			
		[HL+byte]	3	2	—	$(HL + byte) \leftarrow (HL + byte) + 1$			
		ES: [HL+byte]	4	3	—	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$			
DECW	rp	1	1	—	$rp \leftarrow rp - 1$				
	!addr16	3	2	—	$(addr16) \leftarrow (addr16) - 1$				
	ES:!addr16	4	3	—	$(ES, addr16) \leftarrow (ES, addr16) - 1$				
	saddrp	2	2	—	$(saddrp) \leftarrow (saddrp) - 1$				
	[HL+byte]	3	2	—	$(HL + byte) \leftarrow (HL + byte) - 1$				
	ES: [HL+byte]	4	3	—	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) - 1$				
Shift	SHR	A, cnt	2	1	—	$(CY \leftarrow A_0, A_{m-1} \leftarrow A_m, A_7 \leftarrow 0) \times cnt$			x
	SHRW	AX, cnt	2	1	—	$(CY \leftarrow AX_0, AX_{m-1} \leftarrow AX_m, AX_{15} \leftarrow 0) \times cnt$			x
	SHL	A, cnt	2	1	—	$(CY \leftarrow A_7, A_m \leftarrow A_{m-1}, A_0 \leftarrow 0) \times cnt$			x
		B, cnt	2	1	—	$(CY \leftarrow B_7, B_m \leftarrow B_{m-1}, B_0 \leftarrow 0) \times cnt$			x
		C, cnt	2	1	—	$(CY \leftarrow C_7, C_m \leftarrow C_{m-1}, C_0 \leftarrow 0) \times cnt$			x
	SHLW	AX, cnt	2	1	—	$(CY \leftarrow AX_{15}, AX_m \leftarrow AX_{m-1}, AX_0 \leftarrow 0) \times cnt$			x
		BC, cnt	2	1	—	$(CY \leftarrow BC_{15}, BC_m \leftarrow BC_{m-1}, BC_0 \leftarrow 0) \times cnt$			x
	SAR	A, cnt	2	1	—	$(CY \leftarrow A_0, A_{m-1} \leftarrow A_m, A_7 \leftarrow A_7) \times cnt$			x
SARW	AX, cnt	2	1	—	$(CY \leftarrow AX_0, AX_{m-1} \leftarrow AX_m, AX_{15} \leftarrow AX_{15}) \times cnt$			x	

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Remark 1.** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Remark 2.** cnt indicates the bit shift count.

**Table 26 - 18 Operation List (14/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
Rotate	ROR	A, 1	2	1	—	$(CY, A_7 \leftarrow A_0, A_{m-1} \leftarrow A_m) \times 1$			x
	ROL	A, 1	2	1	—	$(CY, A_0 \leftarrow A_7, A_{m+1} \leftarrow A_m) \times 1$			x
	RORC	A, 1	2	1	—	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$			x
	ROLC	A, 1	2	1	—	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$			x
	ROLWC	AX,1	2	1	—	$(CY \leftarrow AX_{15}, AX_0 \leftarrow CY, AX_{m+1} \leftarrow AX_m) \times 1$			x
BC,1		2	1	—	$(CY \leftarrow BC_{15}, BC_0 \leftarrow CY, BC_{m+1} \leftarrow BC_m) \times 1$			x	
Bit manipulate	MOV1	CY, A.bit	2	1	—	$CY \leftarrow A.bit$			x
		A.bit, CY	2	1	—	$A.bit \leftarrow CY$			
		CY, PSW.bit	3	1	—	$CY \leftarrow PSW.bit$			x
		PSW.bit, CY	3	4	—	$PSW.bit \leftarrow CY$	x	x	
		CY, saddr.bit	3	1	—	$CY \leftarrow (saddr).bit$			x
		saddr.bit, CY	3	2	—	$(saddr).bit \leftarrow CY$			
		CY, sfr.bit	3	1	—	$CY \leftarrow sfr.bit$			x
		sfr.bit, CY	3	2	—	$sfr.bit \leftarrow CY$			
		CY,[HL].bit	2	1	4	$CY \leftarrow (HL).bit$			x
		[HL].bit, CY	2	2	—	$(HL).bit \leftarrow CY$			
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow (ES, HL).bit$			x
	ES:[HL].bit, CY	3	3	—	$(ES, HL).bit \leftarrow CY$				
	AND1	CY, A.bit	2	1	—	$CY \leftarrow CY \wedge A.bit$			x
		CY, PSW.bit	3	1	—	$CY \leftarrow CY \wedge PSW.bit$			x
		CY, saddr.bit	3	1	—	$CY \leftarrow CY \wedge (saddr).bit$			x
		CY, sfr.bit	3	1	—	$CY \leftarrow CY \wedge sfr.bit$			x
		CY,[HL].bit	2	1	4	$CY \leftarrow CY \wedge (HL).bit$			x
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \wedge (ES, HL).bit$			x
	OR1	CY, A.bit	2	1	—	$CY \leftarrow CY \vee A.bit$			x
		CY, PSW.bit	3	1	—	$CY \leftarrow CY \vee PSW.bit$			x
		CY, saddr.bit	3	1	—	$CY \leftarrow CY \vee (saddr).bit$			x
		CY, sfr.bit	3	1	—	$CY \leftarrow CY \vee sfr.bit$			x
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \vee (HL).bit$			x
CY, ES:[HL].bit		3	2	5	$CY \leftarrow CY \vee (ES, HL).bit$			x	

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 19 Operation List (15/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
Bit manipulate	XOR1	CY, A.bit	2	1	—	$CY \leftarrow CY \nabla \text{bit}$			x
		CY, PSW.bit	3	1	—	$CY \leftarrow CY \nabla \text{PSW.bit}$			x
		CY, saddr.bit	3	1	—	$CY \leftarrow CY \nabla (\text{saddr}).\text{bit}$			x
		CY, sfr.bit	3	1	—	$CY \leftarrow CY \nabla \text{sfr.bit}$			x
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \nabla (\text{HL}).\text{bit}$			x
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \nabla (\text{ES}, \text{HL}).\text{bit}$			x
	SET1	A.bit	2	1	—	$A.\text{bit} \leftarrow 1$			
		PSW.bit	3	4	—	$\text{PSW.bit} \leftarrow 1$	x	x	x
		!addr16.bit	4	2	—	$(\text{addr16}).\text{bit} \leftarrow 1$			
		ES:!addr16.bit	5	3	—	$(\text{ES}, \text{addr16}).\text{bit} \leftarrow 1$			
		saddr.bit	3	2	—	$(\text{saddr}).\text{bit} \leftarrow 1$			
		sfr.bit	3	2	—	$\text{sfr.bit} \leftarrow 1$			
		[HL].bit	2	2	—	$(\text{HL}).\text{bit} \leftarrow 1$			
		ES:[HL].bit	3	3	—	$(\text{ES}, \text{HL}).\text{bit} \leftarrow 1$			
	CLR1	A.bit	2	1	—	$A.\text{bit} \leftarrow 0$			
		PSW.bit	3	4	—	$\text{PSW.bit} \leftarrow 0$	x	x	x
		!addr16.bit	4	2	—	$(\text{addr16}).\text{bit} \leftarrow 0$			
		ES:!addr16.bit	5	3	—	$(\text{ES}, \text{addr16}).\text{bit} \leftarrow 0$			
		saddr.bit	3	2	—	$(\text{saddr}).\text{bit} \leftarrow 0$			
		sfr.bit	3	2	—	$\text{sfr.bit} \leftarrow 0$			
		[HL].bit	2	2	—	$(\text{HL}).\text{bit} \leftarrow 0$			
		ES:[HL].bit	3	3	—	$(\text{ES}, \text{HL}).\text{bit} \leftarrow 0$			
	SET1	CY	2	1	—	$CY \leftarrow 1$			1
	CLR1	CY	2	1	—	$CY \leftarrow 0$			0
	NOT1	CY	2	1	—	$CY \leftarrow \overline{CY}$			x

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 20 Operation List (16/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
Call/return	CALL	rp	2	3	—	(SP - 2) ← (PC + 2) <sub>S</sub> , (SP - 3) ← (PC + 2) <sub>H</sub> , (SP - 4) ← (PC + 2) <sub>L</sub> , PC ← CS, rp, SP ← SP - 4			
		!addr20	3	3	—	(SP - 2) ← (PC + 3) <sub>S</sub> , (SP - 3) ← (PC + 3) <sub>H</sub> , (SP - 4) ← (PC + 3) <sub>L</sub> , PC ← PC + 3 + jdisp16, SP ← SP - 4			
		!addr16	3	3	—	(SP - 2) ← (PC + 3) <sub>S</sub> , (SP - 3) ← (PC + 3) <sub>H</sub> , (SP - 4) ← (PC + 3) <sub>L</sub> , PC ← 0000, addr16, SP ← SP - 4			
		!!addr20	4	3	—	(SP - 2) ← (PC + 4) <sub>S</sub> , (SP - 3) ← (PC + 4) <sub>H</sub> , (SP - 4) ← (PC + 4) <sub>L</sub> , PC ← addr20, SP ← SP - 4			
	CALLT	[addr5]	2	5	—	(SP - 2) ← (PC + 2) <sub>S</sub> , (SP - 3) ← (PC + 2) <sub>H</sub> , (SP - 4) ← (PC + 2) <sub>L</sub> , PC <sub>S</sub> ← 0000, PC <sub>H</sub> ← (0000, addr5 + 1), PC <sub>L</sub> ← (0000, addr5), SP ← SP - 4			
	BRK	—	2	5	—	(SP - 1) ← PSW, (SP - 2) ← (PC + 2) <sub>S</sub> , (SP - 3) ← (PC + 2) <sub>H</sub> , (SP - 4) ← (PC + 2) <sub>L</sub> , PC <sub>S</sub> ← 0000, PC <sub>H</sub> ← (0007FH), PC <sub>L</sub> ← (0007EH), SP ← SP - 4, IE ← 0			
	RET	—	1	6	—	PC <sub>L</sub> ← (SP), PC <sub>H</sub> ← (SP + 1), PC <sub>S</sub> ← (SP + 2), SP ← SP + 4			
RETI	—	2	6	—	PC <sub>L</sub> ← (SP), PC <sub>H</sub> ← (SP + 1), PC <sub>S</sub> ← (SP + 2), PSW ← (SP + 3), SP ← SP + 4	R	R	R	
RETB	—	2	6	—	PC <sub>L</sub> ← (SP), PC <sub>H</sub> ← (SP + 1), PC <sub>S</sub> ← (SP + 2), PSW ← (SP + 3), SP ← SP + 4	R	R	R	

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 21 Operation List (17/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
Stack manipulate	PUSH	PSW	2	1	—	(SP - 1) ← PSW, (SP - 2) ← 00H, SP ← SP - 2			
		rP	1	1	—	(SP - 1) ← rP <sub>H</sub> , (SP - 2) ← rP <sub>L</sub> , SP ← SP - 2			
	POP	PSW	2	3	—	PSW ← (SP + 1), SP ← SP + 2	R	R	R
		rP	1	1	—	rP <sub>L</sub> ← (SP), rP <sub>H</sub> ← (SP + 1), SP ← SP + 2			
	MOVW	SP, #word	4	1	—	SP ← word			
		SP, AX	2	1	—	SP ← AX			
		AX, SP	2	1	—	AX ← SP			
		HL, SP	3	1	—	HL ← SP			
		BC, SP	3	1	—	BC ← SP			
		DE, SP	3	1	—	DE ← SP			
ADDW	SP, #byte	2	1	—	SP ← SP + byte				
SUBW	SP, #byte	2	1	—	SP ← SP - byte				
Unconditional branch	BR	AX	2	3	—	PC ← CS, AX			
		\$addr20	2	3	—	PC ← PC + 2 + jdisp8			
		!addr20	3	3	—	PC ← PC + 3 + jdisp16			
		!addr16	3	3	—	PC ← 0000, addr16			
		!!addr20	4	3	—	PC ← addr20			
Conditional branch	BC	\$addr20	2	2/4 Note 3	—	PC ← PC + 2 + jdisp8 if CY = 1			
	BNC	\$addr20	2	2/4 Note 3	—	PC ← PC + 2 + jdisp8 if CY = 0			
	BZ	\$addr20	2	2/4 Note 3	—	PC ← PC + 2 + jdisp8 if Z = 1			
	BNZ	\$addr20	2	2/4 Note 3	—	PC ← PC + 2 + jdisp8 if Z = 0			
	BH	\$addr20	3	2/4 Note 3	—	PC ← PC + 3 + jdisp8 if (Z ∨ CY) = 0			
	BNH	\$addr20	3	2/4 Note 3	—	PC ← PC + 3 + jdisp8 if (Z ∨ CY) = 1			
	BT	saddr.bit, \$addr20	4	3/5 Note 3	—	PC ← PC + 4 + jdisp8 if (saddr).bit = 1			
		sfr.bit, \$addr20	4	3/5 Note 3	—	PC ← PC + 4 + jdisp8 if sfr.bit = 1			
		A.bit, \$addr20	3	3/5 Note 3	—	PC ← PC + 3 + jdisp8 if A.bit = 1			
		PSW.bit, \$addr20	4	3/5 Note 3	—	PC ← PC + 4 + jdisp8 if PSW.bit = 1			
[HL].bit, \$addr20		3	3/5 Note 3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 1				
ES:[HL].bit, \$addr20	4	4/6 Note 3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1					

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Note 3.** This indicates the number of clocks “when condition is not met/when condition is met”.

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

**Table 26 - 22 Operation List (18/18)**

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Clocks	Flag		
				Note 1	Note 2		Z	AC	CY
Conditional branch	BF	saddr.bit, \$addr20	4	3/5 Note 3	—	PC ← PC + 4 + jdisp8 if (saddr).bit = 0			
		sfr.bit, \$addr20	4	3/5 Note 3	—	PC ← PC + 4 + jdisp8 if sfr.bit = 0			
		A.bit, \$addr20	3	3/5 Note 3	—	PC ← PC + 3 + jdisp8 if A.bit = 0			
		PSW.bit, \$addr20	4	3/5 Note 3	—	PC ← PC + 4 + jdisp8 if PSW.bit = 0			
		[HL].bit, \$addr20	3	3/5 Note 3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 0			
		ES:[HL].bit, \$addr20	4	4/6 Note 3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 0			
	BTCLR	saddr.bit, \$addr20	4	3/5 Note 3	—	PC ← PC + 4 + jdisp8 if (saddr).bit = 1 then reset (saddr).bit			
		sfr.bit, \$addr20	4	3/5 Note 3	—	PC ← PC + 4 + jdisp8 if sfr.bit = 1 then reset sfr.bit			
		A.bit, \$addr20	3	3/5 Note 3	—	PC ← PC + 3 + jdisp8 if A.bit = 1 then reset A.bit			
		PSW.bit, \$addr20	4	3/5 Note 3	—	PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit	x	x	x
		[HL].bit, \$addr20	3	3/5 Note 3	—	PC ← PC + 3 + jdisp8 if (HL).bit = 1 then reset (HL).bit			
		ES:[HL].bit, \$addr20	4	4/6 Note 3	—	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1 then reset (ES, HL).bit			
Conditional skip	SKC	—	2	1	—	Next instruction skip if CY = 1			
	SKNC	—	2	1	—	Next instruction skip if CY = 0			
	SKZ	—	2	1	—	Next instruction skip if Z = 1			
	SKNZ	—	2	1	—	Next instruction skip if Z = 0			
	SKH	—	2	1	—	Next instruction skip if (Z ∨ CY) = 0			
	SKNH	—	2	1	—	Next instruction skip if (Z ∨ CY) = 1			
CPU control	SEL Note 4	RBn	2	1	—	RBS[1:0] ← n			
	NOP	—	1	1	—	No Operation			
	EI	—	3	4	—	IE ← 1 (Enable Interrupt)			
	DI	—	3	4	—	IE ← 0 (Disable Interrupt)			
	HALT	—	2	3	—	Set HALT Mode			
	STOP	—	2	3	—	Set STOP Mode			

**Note 1.** Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

**Note 2.** Number of CPU clocks (fCLK) when the program memory area is accessed.

**Note 3.** This indicates the number of clocks “when condition is not met/when condition is met”.

**Note 4.** n indicates the number of register banks (n = 0 to 3)

**Remark** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

## CHAPTER 27 ELECTRICAL SPECIFICATIONS

**Caution 1.** The μPD79F7027, μPD79F7028 has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

**Caution 2.** The pins mounted are as follows according to product.

### 27.1 Pins Mounted According to Product

#### 27.1.1 Port functions

Refer to 2.1.1 30-pin products and 2.1.2 32-pin products.

#### 27.1.2 Non-port functions

Refer to 2.1.3 Pins for each product (pins other than port pins).

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

## 27.2 Absolute Maximum Ratings

### Absolute Maximum Ratings

(1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +6.5	V
	V <sub>SS</sub>		-0.5 to +0.3	V
REGC pin input voltage	V <sub>IREGC</sub>	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> +0.3 Note 1	V
Input voltage	V <sub>I1</sub>	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
	V <sub>I2</sub>	P60 to P62 (N-ch open-drain)	-0.3 to +6.5	V
	V <sub>I3</sub>	P20 to P23, P121, P122, P137, EXCLK, RESET	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
Output voltage	V <sub>O1</sub>	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
	V <sub>O2</sub>	P20 to P23	-0.3 to V <sub>DD</sub> +0.3	V
Analog input voltage	V <sub>AI1</sub>	ANI16 to ANI19	-0.3 to V <sub>DD</sub> +0.3 Notes 2, 3	V
	V <sub>AI2</sub>	ANI0 to ANI3	-0.3 to V <sub>DD</sub> +0.3 Notes 2, 3	V

**Note 1.** Connect the REGC pin to V<sub>SS</sub> via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

**Note 2.** Must be 6.5 V or lower.

**Note 3.** Do not exceed AV<sub>REF</sub> (+) + 0.3 V in case of A/D conversion target pin.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Remark 2.** AV<sub>REF</sub> (+): + side reference voltage of the A/D converter.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**Absolute Maximum Ratings**

(2/2)

Parameter	Symbols	Conditions		Ratings	Unit
Output current, high	IOH1	Per pin	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	-40	mA
		Total of all pins -170 mA	P00, P01, P40, P120	-70	mA
			P10 to P17, P30, P31, P50, P51, P70, P147	-100	mA
	IOH2	Per pin	P20 to P23	-0.5	mA
		Total of all pins		-2	mA
	Output current, low	IOL1	Per pin	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P60 to P62, P70, P120, P147	40
Total of all pins 170 mA			P00, P01, P40, P120	70	mA
			P10 to P17, P30, P31, P50, P51, P60 to P62, P70, P147	100	mA
IOL2		Per pin	P20 to P23	1	mA
		Total of all pins		5	mA
Operating ambient temperature		TA	In normal operation mode		-40 to +85
	In flash memory programming mode				
Storage temperature	Tstg			-65 to +150	°C

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

### 27.3 Oscillator Characteristics

#### 27.3.1 Main system clock oscillator characteristics

( $T_A = -40$  to  $+85$  °C,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		X1 clock oscillation frequency (fx) Note	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.0		20.0	MHz
Crystal resonator		X1 clock oscillation frequency (fx) Note	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.0		20.0	MHz

**Note** Indicates only oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.

**Caution 1.** When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

**Caution 2.** Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

### 27.3.2 On-chip oscillator characteristics

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency <small>Note 1</small>	f <sub>IH</sub>			1		24	MHz
High-speed on-chip oscillator clock frequency accuracy <small>Note 2</small>		-20 to +85 °C	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	2		2	%
		-40 to -20 °C	2.7 V ≤ V <sub>DD</sub> < 5.5 V	2		2	%
Low-speed on-chip oscillator clock frequency	f <sub>IL</sub>				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

**Note 1.** High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

**Note 2.** This only indicates the oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

## 27.4 DC Characteristics

### 27.4.1 Pin characteristics

( $T_A = -40$  to  $+85$  °C,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output current, high <sup>Note 1</sup>	IOH1	Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-10.0 <sup>Note 2</sup>	mA
		Total of P00, P01, P40, P120 (When duty = 70% <sup>Note 3</sup> )	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-55.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$			-10.0	mA
		Total of P10 to P17, P30, P31, P50, P51, P70, P147 (When duty = 70% <sup>Note 3</sup> )	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-80.0	mA
	$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$				-19.0	mA	
	Total of all pins (When duty = 70% <sup>Note 3</sup> )	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-135.0	mA	
	IOH2	Per pin for P20 to P23	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-0.1 <sup>Note 2</sup>	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-1.5	mA

**Note 1.** Value of current at which the device operation is guaranteed even if the current flows from the  $V_{DD}$  pin to an output pin.

**Note 2.** However, do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor is 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where  $n = 50\%$  and  $I_{OH} = -10.0\text{ mA}$

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(50 \times 0.01) = -14.0\text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Caution** P00, P10, P11, P13 to P15, P17, P30, P50, P51 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	IOL1	Per pin for P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147			20.0 Note 2	mA
		Per pin for P60 to P62			15.0 Note 2	mA
		Total of P00, P01, P40, P120 (When duty = 70% <sup>Note 3</sup> )	4.0 V ≤ VDD ≤ 5.5 V		70.0	mA
			2.7 V ≤ VDD < 4.0 V		15.0	mA
		Total of P10 to P17, P30, P31, P50, P51, P60 to P62, P70, P147 (When duty = 70% <sup>Note 3</sup> )	4.0 V ≤ VDD ≤ 5.5 V		80.0	mA
			2.7 V ≤ VDD < 4.0 V		35.0	mA
	Total of all pins (When duty = 70% <sup>Note 3</sup> )			150.0	mA	
	IOL2	Per pin for P20 to P23			0.4 Note 2	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )	2.7 V ≤ VDD ≤ 5.5 V		5.0	mA

**Note 1.** Value of current at which the device operation is guaranteed even if the current flows from an output pin to the VSS pin.

**Note 2.** However, do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor is 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOL × 0.7)/(n × 0.01)

<Example> Where n = 50% and IOL = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7)/(50 \times 0.01) = 14.0 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

( $T_A = -40$  to  $+85$  °C,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	$V_{IH1}$	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	Normal input buffer	$0.8 V_{DD}$		$V_{DD}$	V
	$V_{IH2}$	P01, P10, P14 to P17, P30, P31, P50	TTL input buffer $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.2		$V_{DD}$	V
			TTL input buffer $3.3\text{ V} \leq V_{DD} < 4.0\text{ V}$	2.0		$V_{DD}$	V
			TTL input buffer $2.7\text{ V} \leq V_{DD} < 3.3\text{ V}$	1.50		$V_{DD}$	V
	$V_{IH3}$	P20 to P23		$0.7 V_{DD}$		$V_{DD}$	V
	$V_{IH4}$	P60 to P62		$0.7 V_{DD}$		6.0	V
$V_{IH5}$	P121 to P123, P137, EXCLK, $\overline{\text{RESET}}$		$0.8 V_{DD}$		$V_{DD}$	V	
Input voltage, low	$V_{IL1}$	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	Normal input buffer	0		$0.2 V_{DD}$	V
	$V_{IL2}$	P01, P10, P14 to P17, P30, P31, P50	TTL input buffer $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0		0.8	V
			TTL input buffer $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	0		0.5	V
	$V_{IL3}$	P20 to P23		0		$0.3 V_{DD}$	V
	$V_{IL4}$	P60 to P62		0		$0.3 V_{DD}$	V
	$V_{IL5}$	P121, P122, P137, EXCLK, $\overline{\text{RESET}}$		0		$0.2 V_{DD}$	V

**Caution** The maximum value of  $V_{IH}$  of pins P00, P10, P11, P13 to P15, P17, P30, P50, and P51 is  $V_{DD}$ , even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output voltage, high	VOH1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	4.0 V ≤ VDD ≤ 5.5 V, IOH1 = -10.0 mA	VDD - 1.5			V
			4.0 V ≤ VDD ≤ 5.5 V, IOH1 = -3.0 mA	VDD - 0.7			V
			2.7 V ≤ VDD ≤ 5.5 V, IOH1 = -1.5 mA	VDD - 0.5			V
	VOH2	P20 to P23	2.7 V ≤ VDD ≤ 5.5 V, IOH2 = -100 μA	VDD - 0.5			V
Output voltage, low	VOL1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	4.0 V ≤ VDD ≤ 5.5 V, IOL1 = 20.0 mA			1.3	V
			4.0 V ≤ VDD ≤ 5.5 V, IOL1 = 8.5 mA			0.7	V
			4.0 V ≤ VDD ≤ 5.5 V, IOL1 = 4.0 mA			0.4	V
			2.7 V ≤ VDD ≤ 5.5 V, IOL1 = 1.5 mA			0.4	V
			2.7 V ≤ VDD ≤ 5.5 V, IOL1 = 0.6 mA			0.4	V
	VOL2	P20 to P23	2.7 V ≤ VDD ≤ 5.5 V, IOL2 = 400 μA			0.4	V
	VOL3	P60 to P62	4.0 V ≤ VDD ≤ 5.5 V, IOL3 = 15.0 mA			2.0	V
			4.0 V ≤ VDD ≤ 5.5 V, IOL3 = 5.0 mA			0.4	V
			2.7 V ≤ VDD ≤ 5.5 V, IOL3 = 3.0 mA			0.4	V
			2.7 V ≤ VDD ≤ 5.5 V, IOL3 = 2.0 mA			0.4	V
			2.7 V ≤ VDD ≤ 5.5 V, IOL3 = 1.0 mA			0.4	V

**Caution** P00, P10, P11, P13 to P15, P17, P30, P50, and P51 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Input leakage current, high	ILI1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	Vi = VDD		1	μA		
	ILI2	P20 to P23, P137, $\overline{\text{RESET}}$	Vi = VDD		1	μA		
	ILI3	P121, P122 (X1, X2, EXCLK)	Vi = VDD	In input port or external clock input	1	μA		
				In resonator connection	10	μA		
Input leakage current, low	ILIL1	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	Vi = VSS		-1	μA		
	ILIL2	P20 to P23, P137, $\overline{\text{RESET}}$	Vi = VSS		-1	μA		
	ILIL3	P121, P122 (X1, X2, EXCLK)	Vi = VSS	In input port or external clock input	-1	μA		
				In resonator connection	-10	μA		
On-chip pull-up resistance	RU	P00, P01, P10 to P17, P30, P31, P40, P50, P51, P70, P120, P147	Vi = VSS, In input port		10	20	100	kΩ

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

### 27.4.2 Supply current characteristics

#### (1) Flash ROM: 16 to 32 KB of 30- to 32-pin products

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

(1/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit		
Supply current Note 1	IDD1	Operating mode	High-speed operation Notes 3, 5	fHOCO = 48 MHz, fIH = 24 MHz	Basic operation	VDD = 5.0 V	2.4		mA		
						VDD = 3.0 V	2.4				
				fHOCO = 24 MHz, fIH = 24 MHz	Basic operation	VDD = 5.0 V	2.1				
						VDD = 3.0 V	2.1				
				High-speed operation Notes 3, 5	fHOCO = 48 MHz, fIH = 24 MHz	Normal operation	VDD = 5.0 V	4.1		6.9	mA
							VDD = 3.0 V	4.1		6.9	
			fHOCO = 24 MHz, fIH = 24 MHz		Normal operation	VDD = 5.0 V	3.8	6.3			
						VDD = 3.0 V	3.8	6.3			
			fHOCO = 16 MHz, fIH = 16 MHz		Normal operation	VDD = 5.0 V	2.8	4.6			
						VDD = 3.0 V	2.8	4.6			
			High-speed operation Notes 2, 5	fMX = 20 MHz, VDD = 5.0 V	Normal operation	Square wave input	3.3	5.3	mA		
						Resonator connection	3.5	5.5			
Normal operation	Square wave input	3.3			5.3						
	Resonator connection	3.5			5.5						
Normal operation	Square wave input	2.0			3.1						
	Resonator connection	2.1			3.2						
Normal operation	Square wave input	2.0			3.1						
	Resonator connection	2.1			3.2						

**Note 1.** Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or VSS. The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors.

**Note 2.** When high-speed on-chip oscillator is stopped.

**Note 3.** When high-speed system clock is stopped.

**Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When watchdog timer is stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).

**Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

High speed operation: VDD = 2.7 V to 5.5 V@1 MHz to 24 MHz

Low speed operation: VDD = 2.7 V to 5.5 V@1 MHz to 8 MHz

**Remark 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

**Remark 2.** fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)

**Remark 3.** fIH: High-speed on-chip oscillator clock frequency (24 MHz max.)<sup>Note</sup>

**Remark 4.** Temperature condition of the TYP. value is TA = 25°C

**Note** fIH is controlled by hardware to be set to two frequency division of fHOCO when fHOCO is set to 48 MHz, and the same clock frequency as fHOCO when fHOCO is set to 24 MHz or less. When supplying 48 MHz to timer RD, set fCLK to fIH.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products**

**(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)**

**(2/2)**

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit	
Supply current Note 1	IDD2 Note 2	HALT mode	High-speed operation Notes 4, 6	fHOCO = 48 MHz, fIH = 24 MHz	VDD = 5.0 V		0.62	2.40	mA
					VDD = 3.0 V		0.62	2.40	
				fHOCO = 24 MHz, fIH = 24 MHz	VDD = 5.0 V		0.44	1.83	
					VDD = 3.0 V		0.44	1.83	
				fHOCO = 16 MHz, fIH = 16 MHz	VDD = 5.0 V		0.40	1.38	
					VDD = 3.0 V		0.40	1.38	
			High-speed operation Notes 3, 6	fMX = 20 MHz, VDD = 5.0 V	Square wave input		0.28	1.55	
					Resonator connection		0.53	1.74	
				fMX = 20 MHz, VDD = 3.0 V	Square wave input		0.28	1.55	
					Resonator connection		0.49	1.74	
	fMX = 10 MHz, VDD = 5.0 V	Square wave input			0.19	0.86			
		Resonator connection			0.30	0.93			
	fMX = 10 MHz, VDD = 3.0 V	Square wave input			0.19	0.86			
		Resonator connection			0.30	0.93			
IDD3	STOP mode Note 5	TA = -40 °C				0.18		μA	
		TA = +25 °C				0.24	0.51		
		TA = +50 °C				0.29	1.10		
		TA = +70 °C				0.41	1.90		
		TA = +85 °C				0.90	3.30		

**Note 1.** Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or VSS. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors.

**Note 2.** During HALT instruction execution by flash memory.

**Note 3.** When high-speed on-chip oscillator is stopped.

**Note 4.** When high-speed system clock is stopped.

**Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When watchdog timer is stopped. The values below the MAX. column include the leakage current.

**Note 6.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

High speed operation: VDD = 2.7 V to 5.5 V@1 MHz to 24 MHz

Low speed operation: VDD = 2.7 V to 5.5 V@1 MHz to 8 MHz

**Remark 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

**Remark 2.** fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)

**Remark 3.** fIH: High-speed on-chip oscillator clock frequency (24 MHz max.) Note

**Remark 4.** Temperature condition of the TYP. value is TA = 25 °C

**Note** fIH is controlled by hardware to be set to two frequency division of fHOCO when fHOCO is set to 48 MHz, and the same clock frequency as fHOCO when fHOCO is set to 24 MHz or less. When supplying 48 MHz to timer RD, set fCLK to fIH.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**(2) Common to μPD79F7027, μPD79F7028 all products**

**(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Watchdog timer operating current	I <sub>WDT</sub> Notes 1, 2	f <sub>IL</sub> = 15 kHz			0.22		μA
A/D converter operating current	I <sub>ADC</sub> Note 3	When conversion at maximum speed	Normal mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV <sub>REFP</sub> = V <sub>DD</sub> = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	I <sub>ADREF</sub>				75		μA
Temperature sensor operating current	I <sub>TMPS</sub>				75		μA
LVD operating current	I <sub>LV1</sub> Note 4				0.08		μA
BGO operating current	I <sub>BGO</sub> Note 5				2.50	12.20	mA

**Note 1.** When high speed on-chip oscillator and high-speed system clock are stopped.

**Note 2.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the μPD79F7027, μPD79F7028 is the sum of I<sub>DD1</sub>, I<sub>DD2</sub> or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer operates in STOP mode.

**Note 3.** Current flowing only to the A/D converter. The current value of the μPD79F7027, μPD79F7028 is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>ADC</sub> when the A/D converter operates in an operation mode or the HALT mode.

**Note 4.** Current flowing only to the LVD circuit. The current value of the μPD79F7027, μPD79F7028 is the sum of I<sub>DD1</sub>, I<sub>DD2</sub> or I<sub>DD3</sub> and I<sub>LV1</sub> when the LVD circuit operates in the Operating, HALT or STOP mode.

**Note 5.** Current flowing only to the BGO. The current value of the μPD79F7027, μPD79F7028 is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>BGO</sub> when the BGO operates in an operation mode.

**Remark 1.** f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

**Remark 2.** f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

**Remark 3.** Temperature condition of the TYP. value is TA = 25 °C

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

## 27.5 AC Characteristics

### 27.5.1 Basic operation

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Instruction cycle (minimum instruction execution time)	Tcy	Main system clock (fMAIN) operation	High-speed main mode	2.7 V ≤ VDD ≤ 5.5 V	0.03125		1	μs
			Low-speed main mode	2.7 V ≤ VDD ≤ 5.5 V	0.125		1	μs
		In the self programming mode	High-speed main mode	2.7 V ≤ VDD ≤ 5.5 V	0.03125		1	μs
			Low-speed main mode	2.7 V ≤ VDD ≤ 5.5 V	0.125		1	μs
External main system clock frequency	fEX	2.7 V ≤ VDD ≤ 5.5 V		1.0		20.0	MHz	
External main system clock input high-level width, low-level width	tEXH, tEXL	2.7 V ≤ VDD ≤ 5.5 V		24			ns	
Ti00 to Ti03 input high-level width, low-level width	tTIH, tTIL			1/fMCK + 10			ns	
Timer RJ input cycle	fc	TRJIO	2.7 V ≤ VDD ≤ 5.5 V	100			ns	
Timer RJ input high-level width, low-level width	fWH, fWL	TRJIO	2.7 V ≤ VDD ≤ 5.5 V	40			ns	
TO00 to TO03, TRJIO0, TRJO, TRDIOA0/1, TRDIOB0/1, TRDIOC0/1, TRDIOD0/1 output frequency	fro	High-speed main mode	4.0 V ≤ VDD ≤ 5.5 V			16	MHz	
			2.7 V ≤ VDD < 4.0 V			8	MHz	
		Low-speed main mode	2.7 V ≤ VDD ≤ 5.5 V			4	MHz	
PCLBUZ0, PCLBUZ1 output frequency	fPCL	High-speed main mode	4.0 V ≤ VDD ≤ 5.5 V			16	MHz	
			2.7 V ≤ VDD < 4.0 V			8	MHz	
		Low-speed main mode	2.7 V ≤ VDD ≤ 5.5 V			4	MHz	
Interrupt input high-level width, low-level width	tINTH, tINTL	INTP0	2.7 V ≤ VDD ≤ 5.5 V	1			μs	
		INTP1 to INTP5	2.7 V ≤ VDD ≤ 5.5 V	1			μs	
RESET low-level width	trSL			10			μs	

**Remark** fMCK: Timer array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 3))

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

## 27.6 Peripheral Functions Characteristics


### 27.6.1 Serial array unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output)


(TA = -40 to +85 °C, 2.7 V ≤ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate <sup>Note</sup>					f <sub>MCK</sub> /6	bps
		Theoretical value of the maximum transfer rate f <sub>CLK</sub> = 24 MHz, f <sub>MCK</sub> = f <sub>CLK</sub>			4.0	Mbps

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



**Note** Transfer rate in the SNOOZE mode is MAX. 9600 bps and MIN. 4800 bps.

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 5)

**Remark 2.** f<sub>MCK</sub>: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

(2) During communication at same potential (CSI mode) (master mode (fmck/2),  $\overline{\text{SCKp}}$ ... internal clock output) (TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	tkCY1	2.7 V ≤ VDD ≤ 5.5 V	83.3 <sup>Note 1</sup>			ns
$\overline{\text{SCKp}}$ high-/low-level width	tkH1, tkL1	4.0 V ≤ VDD ≤ 5.5 V	tkCY1/2 - 7			ns
		2.7 V ≤ VDD ≤ 5.5 V	tkCY1/2 - 10			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$ ) <sup>Note 2</sup>	tsIK1	4.0 V ≤ VDD ≤ 5.5 V	23			ns
		2.7 V ≤ VDD ≤ 5.5 V	33			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$ ) <sup>Note 3</sup>	tkSI1	2.7 V ≤ VDD ≤ 5.5 V	10			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output delay time <sup>Note 4</sup>	tkSO1	C = 20 pF <sup>Note 5</sup>			10	ns

**Note 1.** The value must also be 2/fCLK or more.

**Note 2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to  $\overline{\text{SCKp}}\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from  $\overline{\text{SCKp}}\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from  $\overline{\text{SCKp}}\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 5.** C is the load capacitance of the  $\overline{\text{SCKp}}$  and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and  $\overline{\text{SCKp}}$  pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** This specification is valid only when CSI00’s peripheral I/O redirect function is not used.

**Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 1)

**Remark 3.** fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

(3) During communication at same potential (CSI mode) (master mode (fmck/4),  $\overline{\text{SCKp}}$ ... internal clock output)  
(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	tkCY1	2.7 V ≤ VDD ≤ 5.5 V	167 Note 1			ns
		2.4 V ≤ VDD ≤ 5.5 V	250 Note 1			ns
$\overline{\text{SCKp}}$ high-/low-level width	tkH1,	4.0 V ≤ VDD ≤ 5.5 V	tkCY1/2 - 12			ns
	tkL1	2.7 V ≤ VDD ≤ 5.5 V	tkCY1/2 - 18			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$ ) Note 2	tsIK1	4.0 V ≤ VDD ≤ 5.5 V	44			ns
		2.7 V ≤ VDD ≤ 5.5 V	44			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$ ) Note 3	tkS1		19			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output Note 4	tkSO1	C = 30 pF Note 5			25	ns

**Note 1.** The value must also be 4/fCLK or more.

**Note 2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to  $\overline{\text{SCKp}}\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from  $\overline{\text{SCKp}}\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from  $\overline{\text{SCKp}}\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 5.** C is the load capacitance of the  $\overline{\text{SCKp}}$  and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and  $\overline{\text{SCKp}}$  pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

**Remark 2.** fmck: Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**(4) During communication at same potential (CSI mode) (slave mode,  $\overline{\text{SCKp}}$ ... external clock input)**  
**( $T_A = -40$  to  $+85$  °C,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time Note 5	tkCY2	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$20\text{ MHz} < f_{\text{MCK}}$	$8/f_{\text{MCK}}$			ns
			$f_{\text{MCK}} \leq 20\text{ MHz}$	$6/f_{\text{MCK}}$			ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	$16\text{ MHz} < f_{\text{MCK}}$	$8/f_{\text{MCK}}$			ns
			$f_{\text{MCK}} \leq 16\text{ MHz}$	$6/f_{\text{MCK}}$			ns
$\overline{\text{SCKp}}$ high-/low-level width	tkH2, tkL2	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		tkCY2/2			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$ ) Note 1	tsIK2	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$1/f_{\text{MCK}} + 20$			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$ ) Note 2	tkSI2	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$1/f_{\text{MCK}} + 31$			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output Note 3	tkSO2	C = 30 pF Note 4	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			$2/f_{\text{MCK}} + 44$	ns
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$			$2/f_{\text{MCK}} + 44$	ns
$\overline{\text{SSI00}}$ setup time	tssIK	DAPmn = 0	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	120			ns
		DAPmn = 1	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$1/f_{\text{MCK}} + 120$			ns
$\overline{\text{SSI00}}$ hold time	tkSSI	DAPmn = 0	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$1/f_{\text{MCK}} + 120$			ns
		DAPmn = 1	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	120			ns


- Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to  $\overline{\text{SCKp}}\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from  $\overline{\text{SCKp}}\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from  $\overline{\text{SCKp}}\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4.** C is the load capacitance of the SOp output lines.
- Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

**Caution** Select the TTL input buffer for the Slp pin and  $\overline{\text{SCKp}}$  pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


- Remark 1.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)
- Remark 2.** fMCK: Serial array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**CSI mode connection diagram (during communication at same potential)**



**CSI mode connection diagram (during communication at same potential)  
(Slave Transmission of slave select input function (CSI00))**




**Remark 1.** p: CSI number (p = 00)


**Remark 2.** m: Unit number, n: Channel number (mn = 00)

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**CSI mode serial transfer timing (during communication at same potential)  
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (during communication at same potential)  
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Remark 1.** p: CSI number (p = 00)

**Remark 2.** m: Unit number, n: Channel number (mn = 00)

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).


**(5) During communication at same potential (simplified I<sup>2</sup>C mode)**

(T<sub>A</sub> = -40 to +85 °C, 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f <sub>SCL</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ		400	kHz
Hold time when SCLr = "L"	t <sub>LOW</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	1150		ns
Hold time when SCLr = "H"	t <sub>HIGH</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	1150		ns
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	1/f <sub>MCK</sub> + 145 Note		ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ	0	355	ns

**Note** Set the f<sub>MCK</sub> value to keep the hold time of SCLr = "L" and SCLr = "H".

**Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)**



**Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**



**Caution** Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

**Remark 1.** R<sub>b</sub>[Ω]: Communication line (SDAr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance

**Remark 2.** r: IIC number (r = 00), g: PIM number (g = 3, 5), h: POM number (h = 3, 5)

**Remark 3.** f<sub>MCK</sub>: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0),

n: Channel number (n = 0), mn = 00)

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**(6) Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output)**  
**(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)** **(1/2)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate Notes 1, 2		reception	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V			fMCK/6 Note 1	bps
				Theoretical value of the maximum transfer rate fCLK = 24 MHz, fMCK = fCLK			4.0
			2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V			fMCK/6 Note 1	bps
				Theoretical value of the maximum transfer rate fCLK = 24 MHz, fMCK = fCLK			4.0

**Note 1.** Transfer rate in the SNOOZE mode: MAX. 9600 bps, MIN. 4800 bps

**Note 2.** Use it with VDD ≥ Vb.

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** Vb[V]: Communication line voltage

**Remark 2.** q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 5)

**Remark 3.** fMCK: Serial array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

**Remark 4.** VIH and VIL below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.

4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V: VIH = 2.2 V, VIL = 0.8 V

2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V: VIH = 2.0 V, VIL = 0.5 V

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**(6) Communication at different potential (2.5 V, 3 V) (UART mode) (dedicated baud rate generator output)**  
**(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)** **(2/2)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate		transmission	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V			Notes 1, 2	bps
				Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 1.4 kΩ, Vb = 2.7 V			2.8 Note 3
			2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V			Notes 2, 4	bps
				Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 2.7 kΩ, Vb = 2.3 V			1.2 Note 5

**Note 1.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V ≤ VDD ≤ 5.5 V and 2.7 V ≤ Vb ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

**Note 2.** Transfer rate in the SNOOZE mode: MAX. 9600 bps, MIN. 4800 bps

**Note 3.** This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 1** above to calculate the maximum transfer rate under conditions of the customer.

**Note 4.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ VDD < 4.0 V and 2.3 V ≤ Vb ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

**Note 5.** This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 4** above to calculate the maximum transfer rate under conditions of the customer.

**Note 6.** Use it with VDD ≥ Vb.

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** R<sub>b</sub>[Ω]: Communication line (TxDq) pull-up resistance,  
 C<sub>b</sub>[F]: Communication line (TxDq) load capacitance, V<sub>b</sub>[V]: Communication line voltage


**Remark 2.** q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 5)

**Remark 3.** f<sub>MCK</sub>: Serial array unit operation clock frequency  
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
 m: Unit number, n: Channel number (mn = 00 to 03))

**Remark 4.** V<sub>IH</sub> and V<sub>IL</sub> below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in UART mode.


- 4.0 V ≤ V<sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V<sub>b</sub> ≤ 4.0 V: V<sub>IH</sub> = 2.2 V, V<sub>IL</sub> = 0.8 V
- 2.7 V ≤ V<sub>DD</sub> < 4.0 V, 2.3 V ≤ V<sub>b</sub> ≤ 2.7 V: V<sub>IH</sub> = 2.0 V, V<sub>IL</sub> = 0.5 V
- 2.7 V ≤ V<sub>DD</sub> < 3.3 V, 1.6 V ≤ V<sub>b</sub> ≤ 2.0 V: V<sub>IH</sub> = 1.50 V, V<sub>IL</sub> = 0.32 V

**UART mode connection diagram (during communication at different potential)**



**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**UART mode bit width (during communication at different potential) (reference)**



**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.**  $R_b[\Omega]$ : Communication line (TxDq) pull-up resistance,  $V_b[V]$ : Communication line voltage

**Remark 2.** q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 5)

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).


**(7) Communication at different potential (2.5 V, 3 V) (fmck/2) (CSI mode) (master mode,  $\overline{\text{SCKp}}$ ... internal clock output)  
( $T_A = -40$  to  $+85$  °C,  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	tkCY1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	200 Note 1			ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$	300 Note 1			ns
$\overline{\text{SCKp}}$ high-level width	tkH1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	tkCY1/2 - 50			ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$	tkCY1/2 - 120			ns
$\overline{\text{SCKp}}$ low-level width	tkL1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	tkCY1/2 - 7			ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$	tkCY1/2 - 10			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$ ) Note 2	tSIK1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	58			ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$	121			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$ ) Note 2	tKS11	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	10			ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$	10			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOP output Note 2	tkSO1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$			60	ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$			130	ns
Slp setup time (to $\overline{\text{SCKp}}\downarrow$ ) Note 3	tSIK1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	23			ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$	33			ns
Slp hold time (from $\overline{\text{SCKp}}\downarrow$ ) Note 3	tKS11	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	10			ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$	10			ns
Delay time from $\overline{\text{SCKp}}\uparrow$ to SOP output Note 3	tkSO1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$			10	ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ , $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ , $C_b = 20\text{ pF}$ , $R_b = 2.7\text{ k}\Omega$			10	ns

(Notes, Caution and Remarks are listed on the next page.)

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**CSI mode connection diagram (during communication at different potential)**



- Note 1.** The value must also be  $2/f_{CLK}$  or more.
- Note 2.** When  $DAP_{mn} = 0$  and  $CKP_{mn} = 0$ , or  $DAP_{mn} = 1$  and  $CKP_{mn} = 1$ .
- Note 3.** When  $DAP_{mn} = 0$  and  $CKP_{mn} = 1$ , or  $DAP_{mn} = 1$  and  $CKP_{mn} = 0$ .

**Caution** Select the TTL input buffer for the Slp pin and the N-ch open drain ( $V_{DD}$  tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remark 1.**  $R_b[\Omega]$ : Communication line ( $\overline{SCKp}$ , SOp) pull-up resistance,  $C_b[F]$ : Communication line ( $\overline{SCKp}$ , SOp) load capacitance,  $V_b[V]$ : Communication line voltage
- Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)
- Remark 3.**  $V_{IH}$  and  $V_{IL}$  below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.  
 $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}, 2.7\text{ V} \leq V_b \leq 4.0\text{ V}: V_{IH} = 2.2\text{ V}, V_{IL} = 0.8\text{ V}$   
 $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}, 2.3\text{ V} \leq V_b \leq 2.7\text{ V}: V_{IH} = 2.0\text{ V}, V_{IL} = 0.5\text{ V}$
- Remark 4.** This specification is valid only when CSI00's peripheral I/O redirect function is not used.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**(8) Communication at different potential (2.5 V, 3 V) (fmck/4) (CSI mode) (master mode,  $\overline{\text{SCKp}}$ ... internal clock output) (TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V) (1/2)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	tkCY1	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	300 Note			ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	500 Note			ns
$\overline{\text{SCKp}}$ high-level width	tkH1	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	tkCY1/2 - 75			ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	tkCY1/2 - 170			ns
$\overline{\text{SCKp}}$ low-level width	tkL1	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	tkCY1/2 - 12			ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	tkCY1/2 - 18			ns

**Note 1.** The value must also be 4/fCLK or more.

**Caution 1.** Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and  $\overline{\text{SCKp}}$  pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Caution 2.** Use it with VDD ≥ Vb.

**Remark 1.** Rb[Ω]: Communication line ( $\overline{\text{SCKp}}$ , SOp) pull-up resistance, Cb[F]: Communication line ( $\overline{\text{SCKp}}$ , SOp) load capacitance, Vb[V]: Communication line voltage

**Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

**Remark 3.** VIH and VIL below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V: VIH = 2.2 V, VIL = 0.8 V

2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V: VIH = 2.0 V, VIL = 0.5 V

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**(8) Communication at different potential (2.5 V, 3 V) (fмкк/4) (CSI mode) (master mode,  $\overline{\text{SCKp}}$ ... internal clock output)**

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)


(2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Slp setup time (to $\overline{\text{SCKp}}\uparrow$ ) Note 1	tSIK1	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	81			ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	177			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$ ) Note 1	tKSI1	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	19			ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	19			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output Note 1	tKSO1	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ			100	ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ			195	ns
Slp setup time (to $\overline{\text{SCKp}}\downarrow$ ) Note 2	tSIK1	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	44			ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	44			ns
Slp hold time (from $\overline{\text{SCKp}}\downarrow$ ) Note 2	tKSI1	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	19			ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	19			ns
Delay time from $\overline{\text{SCKp}}\uparrow$ to SOp output Note 2	tKSO1	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ			25	ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ			25	ns

(Notes, Caution and Remarks are listed on the next page.)

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**CSI mode connection diagram (during communication at different potential)**



**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

**Note 2.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution 1.** Select the TTL input buffer for the Slp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Caution 2.** Use it with VDD ≥ Vb.

**Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

**Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)


**Remark 3.** VIH and VIL below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.

4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V: VIH = 2.2 V, VIL = 0.8 V


2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V: VIH = 2.0 V, VIL = 0.5 V

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**CSI mode serial transfer timing (master mode) (during communication at different potential)  
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)  
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Caution** Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).


**(9) Communication at different potential (2.5 V, 3 V) (CSI mode) (slave mode,  $\overline{\text{SCKp}}$  external clock input)**  
**( $T_A = -40$  to  $+85$  °C,  $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
$\overline{\text{SCKp}}$ cycle time Note 1	tkCY2	$4.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ , $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	$24 \text{ MHz} \leq f_{MCK}$	14/fMCK			ns	
			$20 \text{ MHz} < f_{MCK} \leq 24 \text{ MHz}$	12/fMCK			ns	
			$8 \text{ MHz} < f_{MCK} \leq 20 \text{ MHz}$	10/fMCK			ns	
			$4 \text{ MHz} < f_{MCK} \leq 8 \text{ MHz}$	8/fMCK			ns	
			$f_{MCK} \leq 4 \text{ MHz}$	6/fMCK			ns	
		$2.7 \text{ V} \leq V_{DD} < 4.0 \text{ V}$ , $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$	$24 \text{ MHz} < f_{MCK}$	20/fMCK				ns
			$20 \text{ MHz} < f_{MCK} \leq 24 \text{ MHz}$	16/fMCK				ns
			$16 \text{ MHz} < f_{MCK} \leq 20 \text{ MHz}$	14/fMCK				ns
			$8 \text{ MHz} < f_{MCK} \leq 16 \text{ MHz}$	12/fMCK				ns
			$4 \text{ MHz} < f_{MCK} \leq 8 \text{ MHz}$	8/fMCK				ns
$\overline{\text{SCKp}}$ high-/low-level width	tkH2, tkL2	$4.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ , $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	tkCY2/2 - 12			ns		
		$2.7 \text{ V} \leq V_{DD} < 4.0 \text{ V}$ , $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$	tkCY2/2 - 18			ns		
Slp setup time (to $\overline{\text{SCKp}}\uparrow$ ) Note 3	tsIK2	$2.7 \text{ V} \leq V_{DD} < 5.5 \text{ V}$	1/fMCK + 20			ns		
		$2.7 \text{ V} \leq V_{DD} < 3.3 \text{ V}$	1/fMCK + 30			ns		
Slp hold time (from $\overline{\text{SCKp}}\uparrow$ ) Note 4	tkSI2		1/fMCK + 31			ns		
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output Note 5	tkSO2	$4.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ , $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$ , $C_b = 30 \text{ pF}$ , $R_b = 1.4 \text{ k}\Omega$	1/fMCK + 250		2/fMCK + 120	ns		
		$2.7 \text{ V} \leq V_{DD} < 4.0 \text{ V}$ , $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$ , $C_b = 30 \text{ pF}$ , $R_b = 2.7 \text{ k}\Omega$			2/fMCK + 214	ns		

(Notes, Caution and Remarks are listed on the next page.)

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

CSI mode connection diagram (during communication at different potential)



**Note 1.** Transfer rate in the SNOOZE mode: MAX. 1 Mbps

**Note 2.** Use it with  $V_{DD} \geq V_b$ .

**Note 3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to  $\overline{SCKp}\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from  $\overline{SCKp}\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 5.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from  $\overline{SCKp}\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Caution** Select the TTL input buffer for the Slp pin and  $\overline{SCKp}$  pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.**  $R_b[\Omega]$ : Communication line (SOp) pull-up resistance,  $C_b[F]$ : Communication line (SOp) load capacitance,  $V_b[V]$ : Communication line voltage

**Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

**Remark 3.**  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00))

**Remark 4.**  $V_{IH}$  and  $V_{IL}$  below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in CSI mode.


$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ :  $V_{IH} = 2.2\text{ V}$ ,  $V_{IL} = 0.8\text{ V}$

$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ ,  $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ :  $V_{IH} = 2.0\text{ V}$ ,  $V_{IL} = 0.5\text{ V}$


**Remark 5.** Communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**CSI mode serial transfer timing (slave mode) (during communication at different potential)  
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (slave mode) (during communication at different potential)  
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Caution** Select the TTL input buffer for the Slp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

**Remark 2.** Communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**(10) Communication at different potential (2.5 V, 3 V) (simplified I<sup>2</sup>C mode)**

**(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)**

**(1/2)**

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fSCL	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ		1000	kHz
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb < 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ		1000	kHz
		4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ		400	kHz
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb < 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ		400	kHz
Hold time when SCLr = "L"	tLOW	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	475		ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb < 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	475		ns
		4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	1150		ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb < 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	1150		ns
Hold time when SCLr = "H"	tHIGH	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	245		ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb < 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	200		ns
		4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	675		ns
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb < 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	600		ns

(Notes, Caution and Remarks are listed on the next page.)

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**(10) Communication at different potential (2.5 V, 3 V) (simplified I<sup>2</sup>C mode)**

**(TA = -40 to +85 °C, 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)**

**(2/2)**

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data setup time (reception)	t <sub>SU:DAT</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	1/f <sub>MCK</sub> + 135 Note 2		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> < 2.7 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	1/f <sub>MCK</sub> + 135 Note 2		ns
		4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.8 kΩ	1/f <sub>MCK</sub> + 190 Note 2		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> < 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ	1/f <sub>MCK</sub> + 190 Note 2		ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	0	305	ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> < 2.7 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	0	305	ns
		4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.8 kΩ	0	355	ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> < 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ	0	355	ns

**Note 1.** Use it with V<sub>DD</sub> ≥ V<sub>b</sub>.


**Note 2.** Set the f<sub>MCK</sub> value to keep the hold time of SCLr = "L" and SCLr = "H".

**Caution** Select the TTL input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SDAr pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg).


(Remarks are listed on the next page.)

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)**



**Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)**



**Caution** Select the TTL input buffer and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SDAr pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.**  $R_b[\Omega]$ : Communication line (SDAr, SCLr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance,  $V_b[V]$ : Communication line voltage

**Remark 2.** r: IIC number (r = 00), g: PIM, POM number (g = 3, 5)

**Remark 3.**  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0), n: Channel number (n = 0), mn = 00)

**Remark 4.**  $V_{IH}$  and  $V_{IL}$  below are observation points for the AC characteristics of the serial array unit when communicating at different potentials in simplified I<sup>2</sup>C mode.

$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ :  $V_{IH} = 2.2\text{ V}$ ,  $V_{IL} = 0.8\text{ V}$

$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ ,  $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$ :  $V_{IH} = 2.0\text{ V}$ ,  $V_{IL} = 0.5\text{ V}$

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

### 27.6.2 On-chip debug (UART)

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate			115.2 k		1 M	bps

## 27.7 Analog Characteristics

### 27.7.1 A/D converter characteristics

(1) When AVREF (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), target ANI pin: ANI2, ANI3

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution AVREFP = VDD	2.7 V ≤ VDD ≤ 5.5 V		1.2	±3.5	LSB
Conversion time	tCONV	10-bit resolution AVREFP = VDD	3.6 V ≤ VDD ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ VDD ≤ 5.5 V	3.1875		39	μs
Zero-scale error Notes 1, 2	EZS	10-bit resolution AVREFP = VDD	2.7 V ≤ VDD ≤ 5.5 V			±0.25	% FSR
Full-scale error Notes 1, 2	EFS	10-bit resolution AVREFP = VDD	2.7 V ≤ VDD ≤ 5.5 V			±0.25	% FSR
Integral linearity error Note 1	ILE	10-bit resolution AVREFP = VDD	2.7 V ≤ VDD ≤ 5.5 V			±2.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AVREFP = VDD	2.7 V ≤ VDD ≤ 5.5 V			±1.5	LSB
Reference voltage (+)	AVREFP			1.6		VDD	V
Analog input voltage	VAIN			0		AVREFP	V
	VBGR	Select internal reference voltage output, 2.7 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode		1.38	1.45	1.5	V

**Note 1.** Excludes quantization error (±1/2 LSB).

**Note 2.** This value is indicated as a ratio (% FSR) to the full-scale value.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

(2) When AVREF (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), target ANI pin: ANI16 to ANI19

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V, Reference voltage (+) = AVREFP,

Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution AVREFP = VDD	2.7 V ≤ VDD ≤ 5.5 V		1.2	±5.0	LSB
Conversion time	tCONV	10-bit resolution AVREFP = VDD	3.6 V ≤ VDD ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ VDD ≤ 5.5 V	3.1875		39	μs
Zero-scale error Notes 1, 2	EZS	10-bit resolution AVREFP = VDD	2.7 V ≤ VDD ≤ 5.5 V			±0.35	% FSR
Full-scale error Notes 1, 2	EFS	10-bit resolution AVREFP = VDD	2.7 V ≤ VDD ≤ 5.5 V			±0.35	% FSR
Integral linearity error Note 1	ILE	10-bit resolution AVREFP = VDD	2.7 V ≤ VDD ≤ 5.5 V			±3.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AVREFP = VDD	2.7 V ≤ VDD ≤ 5.5 V			±2.0	LSB
Reference voltage (+)	AVREFP			1.6		VDD	V
Analog input voltage	VAIN			0		AVREFP and VDD	V
	VBGR	Select internal reference voltage output, 2.7 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode		1.38	1.45	1.5	V

**Note 1.** Excludes quantization error (±1/2 LSB).

**Note 2.** This value is indicated as a ratio (% FSR) to the full-scale value.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

(3) When AVREF (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), AVREF (-) = VSS (ADREFM = 0), target ANI pin: ANI0 to ANI3, ANI16 to ANI19

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = VSS)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	2.7 V ≤ VDD ≤ 5.5 V		1.2	±7.0	LSB
Conversion time	tCONV	10-bit resolution	3.6 V ≤ VDD ≤ 5.5 V	2.125		39	μs
			2.7 V ≤ VDD ≤ 5.5 V	3.1875		39	μs
Zero-scale error Notes 1, 2	EZS	10-bit resolution	2.7 V ≤ VDD ≤ 5.5 V			±0.60	% FSR
Full-scale error Notes 1, 2	EFS	10-bit resolution	2.7 V ≤ VDD ≤ 5.5 V			±0.60	% FSR
Integral linearity error Note 1	ILE	10-bit resolution	2.7 V ≤ VDD ≤ 5.5 V			±4.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	2.7 V ≤ VDD ≤ 5.5 V			±2.0	LSB
Analog input voltage	VAIN	ANI0 to ANI3		0		VDD	V
		ANI16 to ANI19		0		VDD	V
	VBGR	Select internal reference voltage output, 2.7 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode		1.38	1.45	1.5	V

**Note 1.** Excludes quantization error (±1/2 LSB).

**Note 2.** This value is indicated as a ratio (% FSR) to the full-scale value.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

(4) When AVREF (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), AVREF (-) = AVREFM/ANI1 (ADREFM = 1), target ANI pin: ANI0 to ANI3, ANI16 to ANI19

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V, Reference voltage (+) = VBGR, Reference voltage (-) = AVREFM = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8			bit
Conversion time	tCONV	8-bit resolution	2.7 V ≤ VDD ≤ 5.5 V	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	EZS	8-bit resolution	2.7 V ≤ VDD ≤ 5.5 V			±0.60	% FSR
Integral linearity error <sup>Note 1</sup>	ILE	8-bit resolution	2.7 V ≤ VDD ≤ 5.5 V			±2.0	LSB
Differential linearity error <sup>Note 1</sup>	DLE	8-bit resolution	2.7 V ≤ VDD ≤ 5.5 V			±1.0	LSB
Reference voltage (+)	VBGR			1.38	1.45	1.5	V
Reference voltage (-)	AVREFM			VSS			V
Analog input voltage	VAIN			0		VBGR	V

**Note 1.** Excludes quantization error (±1/2 LSB).

**Note 2.** This value is indicated as a ratio (% FSR) to the full-scale value.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

### 27.7.2 Temperature sensor characteristics

(TA = -40 to +85 °C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25 °C		1.05		V
Reference output voltage	VCONST	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/C
Operation stabilization wait time	tAMP				5	μs

### 27.7.3 POR circuit characteristics

(TA = -40 to +85 °C, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time		1.51	1.54	V
	VPDR	Power supply fall time		1.50	1.53	V

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

### 27.7.4 LVD circuit characteristics

(TA = -40 to +85 °C, VPDR ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Detection voltage	Supply voltage level	VLVD0	Power supply rise time	3.98	4.06	4.14	V	
			Power supply fall time	3.90	3.98	4.06	V	
		VLVD1	Power supply rise time	3.68	3.75	3.82	V	
			Power supply fall time	3.60	3.67	3.74	V	
		VLVD2	Power supply rise time	3.07	3.13	3.19	V	
			Power supply fall time	3.00	3.06	3.12	V	
		VLVD3	Power supply rise time	2.96	3.02	3.08	V	
			Power supply fall time	2.90	2.96	3.02	V	
		VLVD4	Power supply rise time	2.86	2.92	2.97	V	
			Power supply fall time	2.80	2.86	2.91	V	
		VLVD5	Power supply rise time	2.76	2.81	2.87	V	
			Power supply fall time	2.70	2.75	2.81	V	
		Minimum pulse width	tLW		300			μs
		Detection delay time	tLD				300	μs

**Caution** Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H). The following shows the operating voltage range.

**HS (high-speed main) mode:** VDD = 2.7 to 5.5 V@1 MHz to 24 MHz

**LS (low-speed main) mode:** VDD = 2.7 to 5.5 V@1 MHz to 8 MHz

**Remark** VLVD(n - 1) > VLVDn: n = 1 to 5

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

**LVD Detection Voltage of Interrupt & Reset Mode**

(TA = -40 to +85 °C, VPDR ≤ VDD ≤ 5.5 V, VSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Interrupt and reset mode	VLVD5	VPOC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage: 2.7 V	2.70	2.75	2.81	V	
	VLVD4	LVIS0, LVIS1 = 1, 0 (+0.1 V)	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	VLVD3	LVIS0, LVIS1 = 0, 1 (+0.2 V)	Rising release reset voltage	2.96	3.02	3.08	V
			Falling interrupt voltage	2.90	2.96	3.02	V
	VLVD0	LVIS0, LVIS1 = 0, 0 (+1.2 V)	Rising release reset voltage	3.98	4.06	4.14	V
			Falling interrupt voltage	3.90	3.98	4.06	V

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

### 27.8 Power Supply Rise Time

( $T_A = -40$  to  $+85$  °C,  $V_{SS} = 0$  V)


Parameter	Conditions	MIN.	TYP.	MAX.	Unit
V <sub>DD</sub> rise inclination	SV <sub>DD</sub>			53.0	V/ms

### 27.9 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

( $T_A = -40$  to  $+85$  °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V <sub>DDDR</sub>		1.5 Note		5.5	V

**Note** The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



### 27.10 Flash Memory Programming Characteristics

( $T_A = -40$  to  $+85$  °C,  $2.7$  V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V,  $V_{SS} = 0$  V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	f <sub>CLK</sub>	2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V		1		24	MHz
Number of code flash rewrites	C <sub>erwr</sub>	1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.	Retained for 20 years (Self/serial programming) Note	1,000			Times


**Note** When using flash memory programmer and Renesas Electronics self programming library.

**Remark** When updating data multiple times, use the flash memory as one for updating data.

**Caution** The pins mounted depend on the product. Refer to 2.1.1 30-pin products, 2.1.2 32-pin products, and 2.1.3 Pins for each product (pins other than port pins).

### 27.11 Timing Specs for Switching Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when a pin reset ends until the initial communication settings are specified	tsUINIT	POR and LVD reset must end before the pin reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until a pin reset ends	tsU	POR and LVD reset must end before the pin reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after a reset ends (except soft processing time)	tHD	POR and LVD reset must end before the pin reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The pins reset ends (POR and LVD reset must end before the pin reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.


**Remark** tsUINIT: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external and internal resets end.  
 tsU: How long from when the TOOL0 pin is placed at the low level until a pin reset ends.  
 tHD: How long to keep the TOOL0 pin at the low level from when the external and internal resets end.

## CHAPTER 28 PACKAGE DRAWINGS

### 28.1 30-pin products

μPD79F7027MC, μPD79F7028MC

#### 30-PIN PLASTIC SSOP (7.62 mm (300))



**NOTE**

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
A	9.85±0.15
B	0.45 MAX.
C	0.65 (T.P.)
D	0.24 <sup>+0.08</sup> <sub>-0.07</sub>
E	0.1±0.05
F	1.3±0.1
G	1.2
H	8.1±0.2
I	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
M	0.13
N	0.10
P	3° <sup>+5°</sup> <sub>-3°</sub>
T	0.25
U	0.6±0.15

S30MC-65-5A4-2

### 28.2 32-pin products

μPD79F7027GA, μPD79F7028GA

#### 32-PIN PLASTIC LQFP(7x7)



(UNIT:mm)

ITEM	DIMENSIONS
D	7.00±0.10
E	7.00±0.10
HD	9.00±0.20
HE	9.00±0.20
A	1.70 MAX.
A1	0.10±0.10
A2	1.40
b	0.37±0.05
c	0.145±0.055
L	0.50±0.20
θ	0° to 8°
e	0.80
x	0.20
y	0.10

P32GA-80-GBT

**NOTE**

1. Dimensions "※1" and "※2" do not include mold flash.
2. Dimension "※3" does not include trim offset.

## APPENDIX A REVISION HISTORY

### A.1 Major Revisions in This Edition

(1/9)

Page	Description	Classification
<b>All</b>		
—	VLVI → VLVD, VLVIH → VLVDH, VLVL → VLVDL	(c)
<b>How to Use This Manual</b>		
—	Change of Readers, Organization, and Other Documents	(c)
<b>CHAPTER 1 OUTLINE</b>		
p. 1	Change of 1.1 Features	(c)
p. 2	Change of ROM, RAM capacities in 1.1 Features	(c)
p. 3	Change of 1.2 Ordering Information	(d)
p. 6	Change of 1.4 Pin Identification	(b)
p. 7 to 8	Change of 1.5 Block Diagram	(b)
p. 9 to 10	Change of 1.6 Outline of Functions	(c)
<b>CHAPTER 2 PIN FUNCTIONS</b>		
p. 12 to 13	Change of 2.1.1 30-pin products	(d)
p. 14 to 15	Change of 2.1.2 32-pin products	(d)
p. 16 to 17	Change of 2.1.3 Pins for each product (pins other than port pins)	(d)
p. 18	Change of 2.2.1 P00, P01 (port 0)	(c)
p. 19	Change of 2.2.2 P10 to P17 (port 1)	(c)
p. 20	Change of 2.2.3 P20 to P23 (port 2)	(c)
p. 21	Change of 2.2.4 P30, P31 (port 3)	(c)
p. 22	Change of 2.2.5 P40 (port 4)	(c)
p. 23	Change of 2.2.6 P50, P51 (port 5)	(c)
p. 24	Change of 2.2.7 P60 to P62 (port 6)	(c)
p. 24	Change of 2.2.8 P70 (port 7)	(c)
p. 25	Change of 2.2.9 P120 to P122 (port 12)	(c)
p. 26	Change of 2.2.11 P147 (port 14)	(c)
p. 26	Change of 2.2.12 VDD, VSS	(b)
p. 26	Change of 2.2.14 REGC	(b)
p. 27	Change of Table 2-3 Connection of Unused Pins (32-pin products)	(c)
<b>CHAPTER 3 CPU ARCHITECTURE</b>		
p. 30	Change of 3.1 Memory Space	(c)
p. 31	Change of description, note, and caution in Figure 3-1 Memory Map (μPD79F7027MC, μPD79F7027GA)	(c)
p. 32	Change of description, note, and caution in Figure 3-2 Memory Map (μPD79F7028MC, μPD79F7028GA)	(c)
p. 36	Change of Table 3-3 Vector Table	(c)

**Remark** "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(2/9)

Page	Description	Classification
p. 37	Change of 3.1.2 Mirror area	(a)
p. 39	Change of caution in Table 3-4 Internal RAM Capacity	(c)
p. 42	Change of description, note, and caution in Figure 3-4 Correspondence Between Data Memory and Addressing (μPD79F7027)	(c)
p. 43	Change of description, note, and caution in Figure 3-5 Correspondence Between Data Memory and Addressing (μPD79F7028)	(c)
p. 45	Addition of caution to Figure 3-8 Format of Stack Pointer	(c)
p. 47	Change of caution in 3.2.2 General-purpose registers	(c)
p. 52	Change of description and note in Table 3-6 SFR List (2/3)	(c)
p. 55	Change of description and note in Table 3-8 Extended SFR (2 <sup>nd</sup> SFR) List (1/5)	(c)
p. 58	Change of note in Table 3-11 Extended SFR (2 <sup>nd</sup> SFR) List (4/5)	(c)
p. 59	Change of note in Table 3-12 Extended SFR (2 <sup>nd</sup> SFR) List (5/5)	(c)
p. 61	Change of Figure 3-15 Outline of Table Indirect Addressing	(c)
<b>CHAPTER 4 PORT FUNCTIONS</b>		
p. 75	Change of 4.2.1 Port 0	(c)
p. 76	Change of Figure 4-1 Block Diagram of P00	(b)
p. 77	Change of Figure 4-2 Block Diagram of P01	(b)
p. 78	Change of 4.2.2 Port 1	(b)
p. 80	Change of Figure 4-3 Block Diagram of P10	(b)
p. 81	Change of Figure 4-4 Block Diagram of P11	(b)
p. 82	Change of Figure 4-5 Block Diagram of P12	(b)
p. 83	Change of Figure 4-6 Block Diagram of P13	(b)
p. 84	Change of Figure 4-7 Block Diagram of P14	(b)
p. 85	Change of Figure 4-8 Block Diagram of P15	(b)
p. 86	Change of Figure 4-9 Block Diagram of P16	(b)
p. 87	Change of Figure 4-10 Block Diagram of P17	(b)
p. 88	Change of 4.2.3 Port 2	(b)
p. 89	Change of Figure 4-11 Block Diagram of P20, P21, P22, P23	(b)
p. 89	Deletion of Figure 4-12 Block Diagram of P22 and P23	(c)
p. 90	Change of 4.2.4 Port 3	(b)
p. 91	Change of Figure 4-12 Block Diagram of P30	(b)
p. 92	Change of Figure 4-13 Block Diagram of P31	(b)
p. 93	Change of 4.2.5 Port 4	(b)
p. 94	Change of Figure 4-14 Block Diagram of P40	(b)
p. 95	Change of 4.2.6 Port 5	(b)
p. 96	Change of Figure 4-15 Block Diagram of P50	(b)
p. 97	Change of Figure 4-16 Block Diagram of P51	(b)
p. 98	Change of 4.2.7 Port 6	(b)
p. 99	Change of Figure 4-17 Block Diagram of P60 to P62	(b)
p. 100	Change of 4.2.8 Port 7	(b)
p. 101	Change of Figure 4-18 Block Diagram of P70	(b)

**Remark** "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(3/9)

Page	Description	Classification
p. 102	Change of 4.2.9 Port 12	(b)
p. 103	Change of Figure 4-19 Block Diagram of P120	(b)
p. 104	Change of Figure 4-20 Block Diagram of P121 and P122	(b)
p. 105	Change of 4.2.10 Port 13	(b)
p. 106	Change of Figure 4-21 Block Diagram of P137	(b)
p. 107	Change of 4.2.11 Port 14	(b)
p. 108	Change of Figure 4-22 Block Diagram of P147	(b)
p. 109	Change of 4.3 Registers Controlling Port Function	(b)
p. 109	Change of Table 4-16 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (30-pin products and 32-pin products) (1/3)	(b)
p. 110	Change of Table 4-17 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (30-pin products and 32-pin products) (2/3)	(b)
p. 115	Change of 4.3 (4) Port input mode registers (PIM0, PIM1, PIM3, PIM5)	(b)
p. 122 to 123	Change of 4.4.4 Connecting to external device with different potential (2.5 V, 3 V)	(b)
p. 124 to 127	Change of 4.5 Settings of Port Related Register When Using Alternate Function	(b)
<b>CHAPTER 5 CLOCK GENERATOR</b>		
p. 129	Change of note in 5.1 Functions of Clock Generator	(c)
p. 132 to 133	Change of description and note in Figure 5-1 Block Diagram of Clock Generator	(c)
p. 134	Change of caution in Figure 5-2 Format of Clock operation mode control register (CMC)	(c)
p. 135	Change of note in Figure 5-3 Format of System Clock Control Register (CKC)	(c)
p. 141	Change of Figure 5-6 Format of Oscillation Stabilization Time Select Register (OSTS)	(b)
p. 144	Change of note in Figure 5-8 Format of Peripheral Enable Register 1 (PER1)	(c)
p. 145	Change of 5.3 (7) Operation speed mode control register (OSMC)	(c)
p. 146	Change of 5.3 (8) High-speed on-chip oscillator frequency select register (HOCODIV)	(b), (c)
p. 147	Change of 5.3 (9) High-speed on-chip oscillator trimming register (HIOTRM)	(c)
p. 153	Change of Figure 5-15 Clock Generator Operation When Power Supply Voltage Is Turned On	(b)
p. 156	Change of 5.6.2 Example of setting X1 oscillation clock	(c)
p. 157	Change of Figure 5-16 CPU Clock Status Transition Diagram	(c)
p. 158	Change of Table 5-3 CPU Clock Transition and SFR Register Setting Examples (1/3)	(c)
p. 159	Change of Table 5-4 CPU Clock Transition and SFR Register Setting Examples (2/3)	(b)
p. 161	Change of Table 5-6 Changing CPU Clock	(c)
p. 162	Change of remark in Table 5-8 Maximum Number of Clocks Required for f <sub>IH</sub> ↔ f <sub>MX</sub>	(c)
p. 164 to 166	Addition of 5.7 Operation-Verified Resonators and Reference Oscillator Constants As of June 2012	(b)
<b>CHAPTER 6 TIMER ARRAY UNIT</b>		
p. 173	Change of title of Figure 6-1 Entire Configuration of Timer Array Unit 0	(c)
p. 174	Addition of description to 6.2 (1) Timer count register mn (TCRmn)	(c)
p. 178	Change of caution in Figure 6-6 Format of Peripheral enable register 0 (PER0)	(c)
p. 179	Change of 6.3 (2) Timer clock select register m (TPSm)	(c)
p. 180	Change of note and remark in Figure 6-7 Format of Timer clock select register m (TPSm) (1/2)	(c)
p. 181	Change of note in Figure 6-8 Format of Timer clock select register m (TPSm) (2/2)	(c)
p. 181	Addition of note to Table 6-4 Interval Times Available for Operation Clock CKSm2 or CKSm3	(c)

**Remark** "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(4/9)

Page	Description	Classification
p. 183 to 186	Change of Figures 6-9 to 6-12 Format of Timer mode register mn (TMRmn)	(c)
p. 191	Addition of caution to Figure 6-17 Format of Timer Input Select register 0 (TIS0)	(c)
p. 192	Change of Figure 6-18 Format of Timer Output Enable register m (TOEm)	(c)
p. 198	Change of 6.3 (14) Port mode registers 0, 1, 3 (PM0, PM1, PM3)	(b)
p. 200	Change of 6.4.1 Basic rules of simultaneous channel operation function	(c)
p. 203	Change of 6.5.1 (1) When operation clock (fmck) specified by the CKSmn0 and CKSmn1 bits is selected (CCSmn = 0)	(c)
p. 206	Change of Figure 6-26 Start Timing (In Interval Timer Mode)	(a)
p. 208	Change of Figure 6-28 Start Timing (In Capture Mode)	(a)
p. 209	Change of Figure 6-29 Start Timing (In One-count Mode)	(a)
p. 210	Change of Figure 6-30 Start Timing (In Capture & One-count Mode)	(a)
p. 214	Change of Figure 6-33 TOMn Pin Output Status at Toggle Output (TOMmn = 0)	(c)
p. 215	Change of Figure 6-34 TOMn Pin Output Status at PWM Output (TOMmn = 1)	(c)
p. 222	Change of note in Figure 6-40 Block Diagram of Operation as Interval Timer/Square Wave Output	(c)
p. 225	Change of Figure 6-44 Operation Procedure of Interval Timer/Square Wave Output Function (1/2)	(c)
p. 236	Addition of note to Figure 6-55 Block Diagram of Operation as Input Pulse Interval Measurement	(c)
p. 240	Addition of note to Figure 6-59 Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement	(c)
p. 244	Change of 6.7.6 Operation as delay counter	(c)
p. 244	Change of note in Figure 6-63 Block Diagram of Operation as Delay Counter	(c)
p. 263	Change of remark in 6.8.3 Operation as multiple PWM output function	(c)
p. 264	Change of remark in Figure 6-80 Block Diagram of Operation as Multiple PWM Output Function (output two types of PWMs)	(c)
p. 266	Change of remark in Figure 6-81 Example of Basic Timing of Operation as Multiple PWM Output Function (Output two types of PWMs) (1/2)	(c)
p. 270	Change of remark in Figure 6-85 Operation Procedure When Multiple PWM Output Function Is Used (output two types of PWMs)(2/2)	(c)
p. 271	Addition of 6.9 Cautions When Using Timer Array Unit	(c)
<b>CHAPTER 7 TIMER RJ</b>		
p. 273	Change of note in Figure 7-1 Timer RJ Block Diagram	(c)
p. 274	Addition of note to Table 7-3 Timer RJ Register Configuration	(c)
p. 276	Addition of 7.3.2 Operation speed mode control register (OSMC)	(c)
p. 277	Change of 7.3.3 Timer RJ Counter Register 0 (TRJ0), Timer RJ Reload Register	(c)
p. 280	Change of Figure 7-6 Format of Timer RJ I/O Control Register 0 (TRJIOC0)	(c)
p. 282	Addition of note to Figure 7-7 Format of Timer RJ Mode Register 0 (TRJMR0)	(c)
p. 283	Addition of note to Figure 7-8 Format of Timer RJ Event Pin Select Register 0 (TRJISR0)	(c)
p. 287	Change of Figure 7-12 Operation Example in Pulse Output Mode	(c)
p. 288	Addition of Figure 7-14 Operation Example 2 in Event Counter Mode	(c)
p. 291	Addition of 7.4.7 Coordination with Event Link Controller (ELC)	(c)
p. 291	Change of Table 7-7 TRJIO0 Pin Setting	(c)
p. 292	Addition of description to 7.5.1 Count Operation Start and Stop Control	(c)
p. 292	Change of 7.5.4 When Changing Mode	(c)

**Remark** "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(5/9)

Page	Description	Classification
p. 294	Addition of 7.5.11 Digital Filter	(c)
p. 294	Change of 7.5.12 When Selecting f <sub>IL</sub> as Count Source	(c)
<b>CHAPTER 8 TIMER RD</b>		
p. 297	Change of note in Table 8-2 Timer RD Register Configuration	(c)
p. 298	Addition of caution to Figure 8-2 Format of Peripheral Enable Register 1 (PER1)	(c)
p. 299 to 336	Change of note in Figures 8-3 to 8-37	(c)
p. 301	Change of Figure 8-5 Format of Timer RD Mode Register (TRDMR)	(b)
p. 302	Change of Figure 8-6 Format of Timer RD PWM Function Select Register (TRDPMR) [Timer Mode]	(b)
p. 306	Change of Figure 8-9 Format of Timer RD Output Master Enable Register 2 (TRDOER2) [PWM Function, Reset Synchronous PWM Mode, Complementary PWM Mode, and PWM3 Mode]	(b)
p. 310	Change of description and note in Figure 8-13 Format of Timer RD digital filter function select register i (TRDDFi) (i = 0 or 1) [Input Capture Function]	(c)
p. 311	Change of description and note in Figure 8-14 Format of Timer RD digital filter function select register i (TRDDFi) (i = 0 or 1) [PWM Function, Reset Synchronous PWM Mode, Complementary PWM Mode, and PWM3 Mode]	(c)
p. 322	Change of note in Figure 8-24 Format of Timer RD status register i (TRDSRi) (i = 0 or 1) [Input Capture Function]	(c)
p. 324	Change of note in Figure 8-25 Format of Timer RD status register i (TRDSRi) (i = 0 or 1) [Functions Other Than Input Capture Function]	(c)
p. 330	Change of description and remark in Table 8-3 TRDGR <sub>ji</sub> Register Functions in Input Capture Function	(c)
p. 331	Change of description and remark in Table 8-4 TRDGR <sub>ji</sub> Register Functions in Output Compare Function	(c)
p. 332	Change of description and remark in Table 8-5 TRDGR <sub>ji</sub> Register Functions in PWM Function	(c)
p. 339 to 340	Change of 8.3.1 Items Common to Multiple Modes	(c)
p. 341	Change of Figure 8-40 Buffer Operation in Input Capture Function	(c)
p. 341	Change of Figure 8-41 Buffer Operation in Output Compare Function	(c)
p. 345	Change of Figure 8-43 Pulse Output Forced Cutoff	(c)
p. 347	Change of note in Figure 8-44 Block Diagram of Input Capture Function	(c)
p. 348, 352, 357, 361, 364, 368	Change of note in Tables 8-12 to 8-17	(c)
p. 349	Change of note in Figure 8-45 Operation Example of Input Capture Function	(c)
p. 350	Change of description and note in Figure 8-46 Block Diagram of Digital Filter	(c)
p. 353	Change of Figure 8-48 Operation Example of Output Compare Function	(c)
p. 354	Change of Figure 8-49 Changing Output Pins in Registers TRDGRC <sub>i</sub> and TRDGRD <sub>i</sub>	(c)
p. 355	Change of Figure 8-50 Operation Example When TRDGRC <sub>i</sub> Register is Used for Output Control of TRDIOA <sub>i</sub> Pin and TRDGRD <sub>i</sub> Register is Used for Output Control of TRDIOB <sub>i</sub> Pin	(c)
p. 356	Change of Figure 8-51 Block Diagram of PWM Function	(c)
p. 358	Change of Figure 8-52 Operation Example in PWM Function	(c)
p. 370 to 371	Addition of 8.4 Timer RD Interrupt	(c)
p. 372	Change of 8.5.1 SFR Read/Write Access	(c)
p. 373	Change of 8.5.3 Count Source	(c)

**Remark** "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(6/9)

Page	Description	Classification
p. 373	Change of 8.5.5 Procedure for Setting Pins TRDIOAi, TRDIOBi, TRDIOCi, and TRDIODi (i = 0 or 1)	(c)
<b>CHAPTER 9 12-BIT INTERVAL TIMER</b>		
p. 380	Change of caution in Figure 9-2 Format of Peripheral enable register 0 (PER0)	(c)
p. 381	Change of Figure 9-3 Format of Operation Speed Mode Control Register (OSMC)	(c)
p. 382	Change of caution in Figure 9-4 Format of 12-bit Interval Timer Control Register (ITMC)	(c)
p. 383	Change of Figure 9-5 12-bit Interval Timer Operation Timing (ITCMP11 to ITCMP0 = 0FFH, count clock: f <sub>IL</sub> = 15 kHz)	(c)
<b>CHAPTER 10 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER</b>		
p. 384	Change of note in Figure 10-1 Block Diagram of Clock Output/Buzzer Output Controller	(c)
p. 386	Change of Figure 10-2 Format of Clock Output Select Register n (CKSn)	(b), (c)
p. 388	Addition of 10.5 Cautions of clock output/buzzer output controller	(c)
<b>CHAPTER 11 WATCHDOG TIMER</b>		
p. 389	Change of 11.1 Functions of Watchdog Timer	(c)
p. 391	Change of 11.3 (1) Watchdog timer enable register (WDTE)	(c)
p. 391	Change of caution in Figure 11-2 Format of Watchdog Timer Enable Register (WDTE)	(c)
p. 392	Change of caution in 11.4.1 Controlling operation of watchdog timer	(c)
<b>CHAPTER 12 A/D CONVERTER</b>		
p. 397	Change of Figure 12-1 Block Diagram of A/D Converter	(c)
p. 402	Change of description, note, and caution in Figure 12-3 Format of A/D converter mode register 0 (ADM0)	(c)
p. 403	Addition of note to Table 12-1 Settings of ADCS and ADCE Bits	(c)
p. 403	Change of Table 12-2 Setting and Clearing Conditions for ADCS Bit	(c)
p. 404	Change of description and note in Figure 12-4 Timing Chart When A/D Voltage Comparator Is Used	(b), (c)
p. 406 to 409	Change of Tables 12-3 to 12-6 A/D Conversion Time Selection	(b)
p. 411	Change of description and caution in Figure 12-6 Format of A/D converter mode register 1 (ADM1)	(c)
p. 412	Change of description in and addition of note to Figure 12 - 7 Format of A/D converter mode register 2 (ADM2) (1/2)	(c)
p. 413	Change of description in and addition of caution to Figure 12 - 8 Format of A/D converter mode register 2 (ADM2) (2/2)	(c)
p. 414	Change of 12.3 (6) 8-bit A/D conversion result register (ADCRH)	(c)
p. 416	Change of caution in Figure 12-13 Format of Analog input channel specification register (ADS) (2/2)	(c)
p. 418	Change of Figure 12-16 Format of A/D Test Register (ADTES)	(b)
p. 419	Change of caution in Figure 12-17 Format of A/D port configuration register (ADPC)	(c)
p. 420	Change of Figure 12-18 Formats of Port Mode Control Registers 0, 12, and 14 (PMC0, PMC12, PMC14)	(c)
p. 421	Addition of caution to Figure 12-19 Formats of Port mode registers 0, 2, 12, and 14 (PM0, PM2, PM12, PM14)	(c)
p. 423	Change of note in 12.4 A/D Converter Conversion Operations	(c)
p. 442	Change of 12.7.4 Setup when using temperature sensor (example for software trigger mode and one-shot conversion mode)	(c)
p. 444 to 445	Change of 12.8 SNOOZE Mode Function	(c)

**Remark** "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(7/9)

Page	Description	Classification
p. 449	Addition of description to 12.10 (2) Input range of ANI0 to ANI3 and ANI16 to ANI19 pins	(c)
p. 451	Change of 12.10 (5) Analog input (ANIn) pins	(c)
p. 452	Change of Table 12-9 Resistance and Capacitance Values of Equivalent Circuit (Reference Values)	(b)
<b>CHAPTER 13 SERIAL ARRAY UNIT</b>		
—	Change the entire chapter	(a), (c)
<b>CHAPTER 14 EVENT LINK CONTROLLER (ELC)</b>		
p. 642	Addition of note to Table 14-3 Correspondence Between Values Set to ELSELRn (n = 00 to 05, 08 to 13, 16 to 19) Registers and Operation of Link Destination Peripheral Functions at Reception	(c)
<b>CHAPTER 15 INTERRUPT FUNCTIONS</b>		
p. 645	Addition of note to Table 15-1 Interrupt Source List (1/2)	(c)
p. 646	Change of Table 15-2 Interrupt Source List (2/2)	(c)
p. 651	Change of caution in Figure 15-3 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2H) (2/2)	(c)
p. 657	Change of Table 15-5 Time from Generation of Maskable Interrupt Until Servicing	(b)
p. 659	Change of Figure 15-11 Interrupt Request Acknowledgment Timing (Maximum Time)	(b)
p. 664	Addition of 15.4.4 Interrupt servicing during division instruction	(c)
p. 665	Change of 15.4.5 Interrupt request hold	(c)
<b>CHAPTER 16 STANDBY FUNCTION</b>		
p. 666	Change of caution in 16.1.1 Standby function	(c)
p. 669	Change of Figure 16-2 Format of Oscillation Stabilization Time Select Register (OSTS)	(b)
p. 671	Change of Table 16-1 Operating Statuses in HALT Mode	(c)
p. 672	Addition of note to Figure 16-3 HALT Mode Release by Interrupt Request Generation	(b)
p. 673	Addition of note to Figure 16-4 HALT Mode Release by Reset	(b)
p. 675	Change of Table 16-2 Operating Statuses in STOP Mode	(c)
p. 676	Change of caution in Table 16-2 Operating Statuses in STOP Mode	(c)
p. 676 to 678	Change of note and caution in Figures 16-5 to 16-7	(b)
p. 679	Change of 16.2.3 SNOOZE mode	(c)
p. 680	Change of Table 16-3 Operating Statuses in SNOOZE Mode	(c)
<b>CHAPTER 17 RESET FUNCTION</b>		
p. 681	Change of caution in CHAPTER 17 RESET FUNCTION	(c)
p. 683	Change of Figure 17-2 Timing of Reset by $\overline{\text{RESET}}$ Input	(b)
p. 683	Change of Figure 17-3 Timing of Reset Due to Execution of Illegal Instruction or Watchdog Timer Overflow	(b)
p. 684	Change of Figure 17-4 Timing of Reset in STOP Mode by $\overline{\text{RESET}}$ Input	(b)
p. 685	Change of Table 17-1 Operation Statuses During Reset Period	(c)
p. 686 to 689	Change of Tables 17-2 to 17-5 Hardware Statuses After Reset Acknowledgment	(c)
p. 691	Change of caution in Figure 17-5 Format of Reset Control Flag Register (RESF)	(c)
<b>CHAPTER 18 POWER-ON-RESET CIRCUIT</b>		
p. 693	Change of 18.1 Functions of Power-on-reset Circuit	(c)
p. 694	Change of 18.3 Operation of Power-on-reset Circuit	(c)

**Remark** "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(8/9)

Page	Description	Classification
p. 695 to 696	Change of Figures 18-2 to 18-3 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector	(b), (c)
p. 697	Change of Figure 18-4 Example of Software Processing After Reset Release (1/2)	(c)
<b>CHAPTER 19 VOLTAGE DETECTOR</b>		
p. 699	Change of 19.1 Functions of Voltage Detector	(c)
p. 700	Change of Figure 19-1 Block Diagram of Voltage Detector	(c)
p. 701	Change of note in Figure 19-2 Format of Voltage detection register (LVIM)	(c)
p. 702	Change of description and caution in Figure 19-3 Format of Voltage detection level register (LVIS)	(c)
p. 703 to 705	Change of Table 19-1 LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H/010C1H)	(b)
p. 706	Change of 19.4.1 When used as reset mode	(c)
p. 707	Change of Figure 19-4 Timing of Voltage Detector Internal Reset Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 1)	(c)
p. 708	Change of 19.4.2 When used as interrupt mode	(c)
p. 709	Change of Figure 19-5 Timing of Voltage Detector Internal Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 0, 1)	(c)
p. 710	Change of 19.4.3 When used as interrupt and reset mode	(c)
p. 711 to 714	Change of Figures 19-6 to 19-7 Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0)	(c)
p. 714	Addition of Figure 19-8 Processing Procedure After an Interrupt Is Generated	(b)
p. 715	Addition of Figure 19-9 Initial Setting of Interrupt and Reset Mode	(b)
p. 717	Change of Figure 19-11 Delay from the time LVD reset source is generated until the time LVD reset has been generated or released	(b)
<b>CHAPTER 20 SAFETY FUNCTIONS</b>		
—	Change the entire chapter	(b), (c)
<b>CHAPTER 21 REGULATOR</b>		
p. 735	Change of description and note in Table 21-1 Regulator Output Voltage Conditions	(b)
<b>CHAPTER 22 OPTION BYTE</b>		
p. 736	Change of 22.1.1 (2) 000C1H/010C1H	(c)
p. 738	Change of Figure 22-1 Format of User Option Byte (000C0H/010C0H)	(c)
p. 739 to 742	Change of Figures 22-2 to 22-5 Format of User Option Byte (000C1H/010C1H)	(b)
p. 743	Change of Figure 22-6 Format of User Option Byte (000C2H/010C2H)	(c)
<b>CHAPTER 23 FLASH MEMORY</b>		
p. 748	Change of 23.1.2 Communication Mode	(c)
p. 750	Change of 23.2.2 Communication Mode	(c)
p. 754	Change of 23.4.2 Flash memory programming mode	(c)
p. 757	Addition of 23.4.5 Description of signature data	(b)
p. 760	Change of caution in 23.6 Flash Memory Programming by Self-Programming	(c)
<b>CHAPTER 24 ON-CHIP DEBUG FUNCTION</b>		
p. 767	Change of Figure 24-2 Memory Spaces Where Debug Monitor Programs Are Allocated	(c)
<b>CHAPTER 26 INSTRUCTION SET</b>		
p. 775 to 792	Change of 26.2 Operation List	(b), (c)

**Remark** "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(9/9)

Page	Description	Classification
<b>CHAPTER 27 ELECTRICAL SPECIFICATIONS</b>		
—	Change the entire chapter	(b), (c)

**Remark** "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

---

μPD79F7027, μPD79F7028 User's Manual: Hardware

Publication Date: Rev.0.01 Dec 16, 2011  
Rev. 1.00 Jun 20, 2012

Published by: Renesas Electronics Corporation

---

**SALES OFFICES**

Renesas Electronics Corporation

<http://www.renesas.com>Refer to "<http://www.renesas.com/>" for the latest and detailed information.

**Renesas Electronics America Inc.**  
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

**Renesas Electronics Canada Limited**  
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada  
Tel: +1-905-898-5441, Fax: +1-905-898-3220

**Renesas Electronics Europe Limited**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

**Renesas Electronics Europe GmbH**  
Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-65030, Fax: +49-211-6503-1327

**Renesas Electronics (China) Co., Ltd.**  
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

**Renesas Electronics (Shanghai) Co., Ltd.**  
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China  
Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

**Renesas Electronics Hong Kong Limited**  
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

**Renesas Electronics Taiwan Co., Ltd.**  
13F, No. 363, Fu Shing North Road, Taipei, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

**Renesas Electronics Singapore Pte. Ltd.**  
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632  
Tel: +65-6213-0200, Fax: +65-6278-8001

**Renesas Electronics Malaysia Sdn.Bhd.**  
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

**Renesas Electronics Korea Co., Ltd.**  
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141

μPD79F7027, μPD79F7028