



IDT™ 89EB-LOGAN-19

Evaluation Board Manual

(Evaluation Board: 18-692-000)

February 2011

6024 Silver Creek Valley Road, San Jose, California 95138
Telephone: (800) 345-7015 • (408) 284-8200 • FAX: (408) 284-2775
Printed in U.S.A.
©2011 Integrated Device Technology, Inc.

DISCLAIMER

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

Boards that fail to function should be returned to IDT for replacement. Credit will not be given for the failed boards nor will a Failure Analysis be performed.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



Table of Contents

Notes

Description of the EB-LOGAN-19 Evaluation Board

Introduction	1-1
Board Features	1-2
Hardware	1-2
Software	1-2
Other	1-2
Revision History	1-2

Installation of the EB-LOGAN-19 Evaluation Board

EB-LOGAN-19 Installation	2-1
PCI Express Mezzanine and Edge Adapters	2-1
Hardware Description	2-3
Reference Clocks	2-4
Global Reference Input Clocks	2-4
Local Port Input Clocks	2-6
Power Sources	2-7
PCI Express Analog Power Voltage Regulator	2-8
PCI Express Digital Power Voltage Converter	2-8
PCI Express Transmitter Analog Voltage Converter	2-8
Core Logic Voltage Converter	2-8
3.3V I/O Voltage Regulator	2-8
Power-up Sequence for PES24NT24G2	2-8
Heatsink Requirement	2-8
Reset	2-9
Fundamental Reset	2-9
Downstream Reset	2-9
Stack Configuration	2-9
Boot Configuration Vector	2-10
SMBus Interfaces	2-11
SMBus Slave Interface	2-11
SMBus Master Interface	2-12
JTAG Header	2-12
PCI Express Connectors	2-13
EB-LOGAN-19 Board Figure	2-15

Software for the EB-LOGAN-19 Eval Board

Introduction	3-1
Device Management Software	3-1
Device Drivers	3-1

Schematics

Schematics	4-1
------------------	-----

Notes



List of Tables

Notes	Table 2.1	EB-LOGAN-19 Global Clock Select	2-4
	Table 2.2	Clock Buffer Input Sources	2-5
	Table 2.3	Global Reference Input Clock Frequency Select	2-5
	Table 2.4	Onboard Clock Generator Frequency Select	2-6
	Table 2.5	Onboard Reference Clock Generator Access Points	2-6
	Table 2.6	EB24NT24G2 Port Clock Select	2-6
	Table 2.7	EB-LOGAN-19 Slot Clock Select	2-6
	Table 2.8	CLKMODE Selection PES24NT24G2	2-7
	Table 2.9	EPS12V 24-pin Power Connector - J6	2-7
	Table 2.10	EPS12V 8-Pin Connector - J5	2-8
	Table 2.11	Ports in Each Stack	2-10
	Table 2.12	Boot Configuration Vector Signals	2-10
	Table 2.13	Boot Configuration Vector Switches S5, SW8 - SW10	2-10
	Table 2.14	Slave SMBus Interface Connector	2-11
	Table 2.15	SMBus Slave Interface Address Configuration	2-12
	Table 2.16	JTAG Connector Pin Out	2-12
	Table 2.17	PCI Express x8 Connector Pinout	2-13

Notes



List of Figures

Notes

Figure 1.1	Function Block Diagram of the EB-LOGAN-19 Evaluation Board	1-1
Figure 2.1	Bifurcated and Merged Mezzanine Cards	2-1
Figure 2.2	MiniSAS Mezzanine Adapter	2-2
Figure 2.3	EB-LOGAN-19 iSAS-to-SATA Breakout Cable	2-2
Figure 2.4	PCIe x1 Edge-to-SATA Adapter	2-3
Figure 2.5	EB-LOGAN-19 Evaluation Main Board	2-3
Figure 2.6	12PACK PCIe Slots Breakout Daughter Board	2-4
Figure 2.7	Differential Jumper Arrangement	2-4
Figure 2.8	Reference Clock Configuration	2-5
Figure 2.9	EB24NT24G2 Evaluation Board	2-15

Notes



Description of the EB-LOGAN-19 Evaluation Board

Notes

Introduction

The 89HPES24NT24G2 switch is a member of the IDT PCI Express® Inter-Domain Switch family of products. It is a PCIe® Base Specification 2.1 compliant (Gen2) 24-lane, 24-port switch. The EB-LOGAN-19 Evaluation Board provides an evaluation platform for the PES24NT24G2 switch and for other members of this switch family including PES16NT16G2 and PES12NT12G2.

Detailed information related to configuration of number of ports and lanes in the switch device can be found in the Device User Manual and the Device Datasheet. The evaluation board, along with additional adapters and daughter boards provided by IDT, can be configured to test every possible combination of the number of lanes and ports offered by the switch. Advanced capabilities such as switch partitioning, NTB, DMA and local port clocking can be evaluated with the evaluation board.

The EB-LOGAN-19 brings out all 24 lanes of the device to two Mezzanine connectors and two SAS connectors (see Figure 1.1) located close to the device - one connector per stack of 4 lanes. Various types of daughter cards (provided by IDT) can then be plugged into the Mezzanine connectors to facilitate connectivity to one x8 or two x4 or four x2 or eight x1 link partners. Link partners may be plugged directly into these daughter cards or they can be connected to these daughter cards via SAS or SATA cables and a different board with PCIe slots known as the 12-PACK board (provided by IDT). Given that majority of the hosts / servers offer PCIe standard slots, IDT provides the necessary adapter cards that may be plugged into these host / server slots as well as the cables that connect such adapters to the daughter cards which in turn are plugged into the main evaluation board on which the IDT PCIe switch device is populated.

The EB-LOGAN-19 is also used by IDT to reproduce system-level hardware or software issues reported by customers. Figure 1.1 illustrates the functional block diagram representing the main parts of the EB-LOGAN-19 board.




Figure 1.1 Function Block Diagram of the EB-LOGAN-19 Evaluation Board

Notes	Board Features
<p>Hardware</p> <ul style="list-style-type: none"> ◆ PES24NT24G2 PCIe 24-port switch <ul style="list-style-type: none"> - Twenty four ports (each x1) - for port 8 and higher, adjacent ports may be combined to create x2, x4 or x8 ports - PCIe Base Specification Revision 2.1 compliant (Gen2 SerDes speeds of 5 GT/S) - Up to 2048 byte maximum Payload Size - Automatic lane reversal and polarity inversion supported on all lanes - Automatic per port link width negotiation to x8, x4, x2, x1 - Power on reconfiguration via optional serial EEPROM connected to the SMBUS Master interface ◆ Upstream, Downstream Ports <ul style="list-style-type: none"> - The EB-LOGAN-19 has minimum of one port configured as upstream port to be plugged into a host slot through an adaptor and a cable. - Up to 23 ports can be configured as downstream ports, for PCIe endpoint add-on cards to be plugged in. The slot connectors can be configured to be x1, x2, x4 or x8, but are mechanically open-ended on one side to allow card widths greater than x8 (e.g. x16) to be populated. - When used in multi-partition mode, the device can be programmed through the serial EEPROM to generate the appropriate number of upstream and downstream ports per partition. ◆ Numerous user selectable configurations set using onboard jumpers and DIP-switches <ul style="list-style-type: none"> - Source of clock - host clock or onboard clock generator - Two clock rates (100/125 MHz) from an onboard clock generator - Flexible clocking modes <ul style="list-style-type: none"> • Common clock • Non-common clock • Local port clocking on ports that support this feature - Boot mode selection ◆ SMBUS Slave Interface (4 pin header) ◆ SMBUS Master Interface connected to the Serial EEPROMs through I/O expander ◆ Push button for Warm Reset ◆ Many LEDs to display status, reset, power, hotplug, etc. ◆ JTAG connector to the PES24NT24G2 JTAG pins. <p>Software</p> <p>There is no software or firmware executed on the board. However, useful software is provided along with the Evaluation Board to facilitate configuration and evaluation of the PES24NT24G2 within host systems running popular operating systems.</p> <ul style="list-style-type: none"> ◆ Installation programs <ul style="list-style-type: none"> - Operating Systems Supported: Windows Server 200x, Windows XP, Vista, Linux ◆ GUI based application for Windows and Linux <ul style="list-style-type: none"> - Allows users to view and modify registers in the PES24NT24G2 - Binary file generator for programming the serial EEPROMs attached to the SMBUS. <p>Other</p> <ul style="list-style-type: none"> ◆ SMBUS cable may be required for certain evaluation exercises. ◆ SMA connectors are provided on the EB-LOGAN-19 board for clock outputs. <p>Revision History</p> <p>April 13, 2010: Initial publication of evaluation board manual.</p>	

Notes

April 23, 2010: Updated Schematics in Chapter 4.
February 16, 2011: Changed default settings from Off to On in Tables 2.3 and 2.4.

Notes



Installation of the EB-LOGAN-19 Evaluation Board

Notes

EB-LOGAN-19 Installation

This chapter discusses the steps required to configure and install the EB-LOGAN-19 evaluation board. All available DIP switches and jumper configurations are explained in detail.

The primary installation steps are:

1. Configure jumper/switch options suitable for the evaluation or application requirements.
2. Connect PCI Express endpoint cards to the downstream port PCIe slots on the evaluation board.
3. Make sure that the host system (motherboard with root complex chipset) is powered off.
4. Connect the evaluation board to the host system.
5. Apply power to the host system.

The EB-LOGAN-19 board is typically shipped with all jumpers and switches configured to their default settings. In most cases, the board does not require further modification or setup however please visit IDT website and fill out the Technical Support Request form at <http://www.idt.com/?app=TechSupport> for other configurations.

PCI Express Mezzanine and Edge Adapters

The PCI Express lanes are broken out to four Mezzanine connectors on EB-LOGAN-19 Evaluation Board. The adapter cards are used to convert Mezzanine connector into PCI Express slot connector(s) or Internal mini SAS (iSAS) connectors or both. A Bifurcated Mezzanine Card has two mechanical x8 PCIe Slots (x4 electrically) while a Merged Mezzanine Card has single x8 PCIe Slot. Pictured in Figure 2.1.




Figure 2.1 Bifurcated and Merged Mezzanine Cards

Notes

Pictured in Figure 2.2 is the mini-SAS Mezzanine card which consists of two iSAS and two SATA connectors. Each iSAS connector supports up to PCI Express x4 width and the SATA connectors are used for clock and reset signals of each x4 or less stack/port. An iSAS-to-SATA breakout cable shown in Figure 2.3 is used connect from iSAS to edge adapter and/or 12PACK.




Figure 2.2 MiniSAS Mezzanine Adapter




Figure 2.3 EB-LOGAN-19 iSAS-to-SATA Breakout Cable

The PCI Express Edge to SATA Adapter, pictured in Figure 2.4, can be inserted into any physical PCIe slot on a host system and in combination with mini-SAS Mezzanine Card, such as the one in Figure 2.2, to form a link between evaluation main board and the host system. There are 5 SATA connectors which one connector (J7) is for clock and reset, and the rest supports one PCIe lane per SATA connector. The edge adapters can be inserted into a mechanical x1 or greater slot.

Notes




Figure 2.4 PCIe x1 Edge-to-SATA Adapter

Hardware Description

The PES24NT24G2 is a 24-lane, 24-port PCI Express® switch. It is a peripheral chip that performs PCI Express based switching with a feature set optimized for high performance applications such as servers and storage. It provides fan-out and switching functions between a PCI Express upstream port and downstream ports or peer-to-peer switching between downstream ports. Furthermore, up to eight ports can be configured as NTB ports for multi-root application.

The EB-LOGAN-19 Main Board, shown in Figure 2.5, will support up to 4 PCI Express downstream ports and up to 23 ports when using two 12PACK Daughter Boards.

Basic requirements for the board to run are:

- *Host system with a PCI Express root complex supporting x1 configuration through a PCI Express x1 slot.*
- *x1, x2, x4, or x8 PCI Express Endpoint Cards.*




Figure 2.5 EB-LOGAN-19 Evaluation Main Board

Notes




Figure 2.6 12PACK PCIe Slots Breakout Daughter Board

Reference Clocks

Global Reference Input Clocks

The PES24NT24G2 requires two differential reference clocks. The EB-LOGAN-19 derives these clocks from SMA connectors (J17, J20, J66, J67), clock buffer (U50), or SATA connectors (J21, J22) as described in Table 2.1 and Figures 2.7 and 2.8.

Global Clock#	Jumper	Selection
0	J18	[1-3 / 2-4] SMA (J66/J67) [5-7 / 6-8] From Clock Buffer U51 (default) [7-9 / 8-10] SATA, J21
1	J19	[1-3 / 2-4] SMA (J17/J20) [5-7 / 6-8] From Clock Buffer U51 (default) [7-9 / 8-10] SATA, J22

Table 2.1 EB-LOGAN-19 Global Clock Select




Figure 2.7 Differential Jumper Arrangement

Notes




Figure 2.8 Reference Clock Configuration

By default the clock buffer derives its clock from a common source. The common source can be the host system's reference clock, the onboard clock generator, or SATA connector (J8). See Table 2.2.

Jumper	Selection
J6	[1-3 / 2-4] SMA (J5/J7) [5-7 / 6-8] Onboard Clock Generator (U49) [7-9 / 8-10] SATA (J8) (default)

Table 2.2 Clock Buffer Input Sources

The frequency of the global reference clock input may be selected by the Clock Frequency Select (GCLKFEL) pin to be either 100 MHz or 125 MHz as described in Table 2.3.

Global Clock Frequency Switch - SW10[2]	
SW10[2]	Clock Frequency
ON	100 MHz (Default)
OFF	125 MHz

Table 2.3 Global Reference Input Clock Frequency Select

The source for the onboard clock is the ICS841484 clock generator device (U49) connected to a 25MHz oscillator (X1). When using the onboard clock generator, the output frequency is fixed at 100MHz. Therefore, ICS_FS (S10, bit 1) is ON as the default setting. See Table 2.4.

Notes

Onboard Clock Frequency Switch - S10[1]	
S10[1]	Clock Frequency
ON	100 MHz (Default)
OFF	125 MHz

Table 2.4 Onboard Clock Generator Frequency Select

The output of the onboard clock generator is accessible through two yellow colored loop connectors located on the Evaluation Board. See Table 2.5. This can be used to connect a scope for probing or capturing purposes and cannot be used to drive the clock from an external source.

Onboard Reference Clock Output (Differential)	
J119	Positive Reference Clock
J120	Negative Reference Clock
J121	SATA Reference Clock

Table 2.5 Onboard Reference Clock Generator Access Points

Local Port Input Clocks

Associated with some ports is a port reference clock input (PxCLK). Depending on the port clocking mode, a differential reference clock is driven into the device on the corresponding PxCLKP and PxCLKN pins. The frequency of a port reference clock input is always 100 MHz. Table 2.6 lists the possible sources for the port reference clock input, and Table 2.7 lists the possible sources for the slot clock input.

Port #	Header	Selection
8	J13	[1-3 / 2-4] Onboard Clock Generator (U118) [5-7 / 6-8] Slot Clock Header (J31) [7-9 / 8-10] SATA (J62) (default)
16	J15	[1-3 / 2-4] Onboard Clock Generator (U120) [5-7 / 6-8] Slot Clock Header (J33) [7-9 / 8-10] SATA (J64) (default)

Table 2.6 EB24NT24G2 Port Clock Select

Slot/Port #	Header	Selection
8	J31	[1-3 / 2-4] Onboard Clock Generator (U118) [3-5 / 4-6] From Clock Buffer (default) [7-9 / 8-10] To P08CLK Clock Header (J13) [9-11 / 8-10] SATA (J35)

Table 2.7 EB-LOGAN-19 Slot Clock Select (Part 1 of 2)

Notes

Slot/Port #	Header	Selection
12	J32	[1-3 / 2-4] From Clock Buffer (default) [3-5 / 4-6] SATA (J36)
16	J33	[1-3 / 2-4] Onboard Clock Generator (U120) [3-5 / 4-6] From Clock Buffer (default) [7-9 / 8-10] To P16CLK Clock Header (J15) [9-11 / 8-10] SATA (J37)
20	J34	[1-3 / 2-4] From Clock Buffer (default) [3-5 / 4-6] SATA (J38)

Table 2.7 EB-LOGAN-19 Slot Clock Select (Part 2 of 2)

CLKMODE Selection

All ports in the PES24NT24G2 device (upstream and downstream) use global clocked mode. The port clocking mode of a port is determined by the state of the CLKMODE[1:0] pins in the boot configuration vector as shown in Table 2.8. This field determines the initial value of the Slot Clock Configuration (SCLK) field in each port's PCI Express Link Status (PCIELSTS) register. The SCLK field controls the advertisement of whether or not the port uses the same reference clock source as the link partner. A one in the SCLK field indicates that the port and its link partner use the same reference clock source. This is defined as Common Clock Configuration by the PCI Express Base Specification. A zero in the SCLK field indicates that the port and its link partner do not use the same reference clock source.

SW10[8] CLKMODE[0]	SW10[7] CLKMODE[1]	Port 0 SCLK	Port[23:1] SCLK
ON	ON	0	0
OFF	ON	1	0
ON	OFF	0	1
OFF	OFF	1	1

Table 2.8 CLKMODE Selection PES24NT24G2

Power Sources

Power for the PES24NT24G2 and all downstream ports will be generated from the 12V from an external power connector. See Table 2.9. A 12V to 3.3V DC-DC converter will be used to provide power to five switching regulators to generate V_{DDCORE} , V_{DDEA} , V_{DDETA} , V_{DDEHA} , and V_{DDIO} voltages. The 3.3V from the DC-DC converter will be used to power the clock buffers and circuitries.

The external power supply connectors are 24-pin (J69) and 8-pin (J68) molex connector as described in Tables 2.9 and 2.10. The +12V3 is used to power PES32NT24AG2 and downstream slots 16 and 20. The +12V2 is used to power downstream slots 8 and 12.

Pin	Signal	Pin	Signal
1	+3.3V	13	+3.3V
2	+3.3V	14	-12V
3	GND	15	GND
4	+5V	16	PS_ON
5	GND	17	GND

Table 2.9 EPS12V 24-pin Power Connector - J6 (Part 1 of 2)

Notes

Pin	Signal	Pin	Signal
6	+5V	18	GND
7	GND	19	GND
8	PWR_OK	20	NC
9	5VSB	21	+5V
10	+12V3	22	+5V
11	+12V3	23	+5V
12	+3.3V	24	GND

Table 2.9 EPS12V 24-pin Power Connector - J6 (Part 2 of 2)

Pin	Signal	Pin	Signal
1	GND	5	+12V1
2	GND	6	+12V1
3	GND	7	+12V2
4	GND	8	+12V2

Table 2.10 EPS12V 8-Pin Connector - J5

The power on switch located at S1 can be used to control the supply power from the external power supply connector. Add a shunt to W27 to enable power on switch.

PCI Express Analog Power Voltage Regulator

A voltage regulator (U65) provides a 2.5V PCI Express analog power voltage (shown as VDDPEHA) to the PES24NT24G2.

PCI Express Digital Power Voltage Converter

A separate voltage regulator (U62) provides a 1.0V PCI Express analog power voltage (shown as VDDPEA) to the PES24NT24G2.

PCI Express Transmitter Analog Voltage Converter

A separate voltage regulator (U68) provides a 1.0V PCI Express transmitter analog voltage (shown as VDDPETA) to the PES24NT24G2.

Core Logic Voltage Converter

A separate voltage regulator (U59) provides the 1.0V core voltage (VDDCORE) to the PES24NT24G2.

3.3V I/O Voltage Regulator

A separate voltage regulator (U56) provides the 3.3V I/O voltage (VDDIO) to the PES24NT24G2.

Power-up Sequence for PES24NT24G2

During power supply ramp-up, VDDCORE must remain at least 1.0V below VDDIO at all times. There are no other power-up sequence requirements for the various operating supply voltages.

Heatsink Requirement

The EB-LOGAN-19 evaluation board utilizes a heatsink with integrated fan.

Notes

Reset

The PES24NT24G2 supports two types of reset mechanisms as described in the PCI Express specification:

- *Fundamental Reset: This is a system-generated reset that propagates along the PCI Express tree through a single side-band signal PERST# which is connected to the Root Complex, the PES24NT24G2, and the endpoints.*
- *Hot Reset: This is an In-band Reset, communicated downstream via a link from one device to another. Hot Reset may be initiated by software. This is further discussed in the PES24NT24G2 User Manual. The EB-LOGAN-19 evaluation board provides seamless support for Hot Reset.*

Fundamental Reset

There are two types of Fundamental Resets which may occur on the EB-LOGAN-19 evaluation board:

- *Cold Reset: During initial power-on, the onboard voltage monitor (TLC7733D) will assert the PCI Express Reset (PERSTN) input pin of the PES24NT24G2.*
- *Warm Reset: This is triggered by hardware while the device is powered on. Warm Reset can be initiated by two methods:*
 - Pressing a push-button switch (S3) located on EB-LOGAN-19 board
 - The host system board IO Controller Hub asserting PERST# signal, which propagates through the PCIe upstream edge connector of the EB-LOGAN-19.

Both events cause the onboard voltage monitor (TLC7733D) to assert the PCI Express Reset (PERSTN) input of the PES24NT24G2 while power is on.

Downstream Reset

Single Partition Mode without Hot Plug:

When the evaluation board initially powers on it assumes the following:

- ◆ The switch is configured in single partition mode.
- ◆ Slot 0 is the root port and controls the downstream port resets.
- ◆ Ports 1-23 are downstream ports.
- ◆ Hot Plug is disabled.

The following behavior should be observed:

- ◆ The resets to slots 1-23 should initially be asserted and remain this way until after the fundamental reset is initially de-asserted.
- ◆ The assertion of slot 0 reset should propagate to slots 1-23.

Stack Configuration

The PES24NT24G2 contains four stack blocks labeled Stack 0, Stack 1, Stack 2, and Stack 3. Stacks 0 and 1 have four x1 ports each, and stacks 2 and 3 have eight x1 ports each. This provides a total of 24 ports in the device labeled port 0 through port 23. Table 2.11 lists the ports associated with each stack.

Stacks 0 and 1 have non-mergeable x1 ports. Stacks 2 and 3 may be configured as eight x1 ports, four x2 ports, two x4 ports, one x8 port, and any combinations in between. The configuration of each stack is controlled by the Stack Configuration (STK[3:2]CFG) registers. For possible configurations please refer to the device user manual.

Notes

Stack	Ports Associated with the Stack
Stack 0	0, 1, 2, 3
Stack 1	4, 5, 6, 7
Stack 2	8, 9, 10, 11, 12, 13, 14, 15
Stack 3	16, 17, 18, 19, 20, 21, 22, 23

Table 2.11 Ports in Each Stack

Boot Configuration Vector

A boot configuration vector consisting of the signals listed in Table 2.12 is sampled by the PES24NT24G2 during a fundamental reset (while PERSTN is active). The boot configuration vector defines the essential parameters for switch operation and is set using DIP switches S5, SW8, SW9 and SW10 as defined in Table 2.13.

Signal	Description
GCLKFSEL	Global Clock Frequency Select. This pin specifies the frequency of the GCLKP and GCLKN signals.. Default: low
CLKMODE[1:0]	Clock Mode. These pins specify the clocking mode used by switch ports. See Table 2.8 for a definition of the encoding of these signals. The value of these signals may be overridden by modifying the Port Clocking Mode (PCLKMODE) register.. Default: 0x3
RSTHALT	Reset Halt. When this pin is asserted during a switch fundamental reset sequence, the switch remains in a quasi-reset state with the Master and Slave SMBuses active. This allows software to read and write registers internal to the device before normal device operation begins. The device exits the quasi-reset state when the RSTHALT bit is cleared in the SWCTL register by an SMBus master. Refer to section Switch Fundamental Reset on page 3-2 for further details. Default: low
SSMBADDR[2:1]	Slave SMBus Address. SMBus address of the switch on the slave SMBus. Default: 0x3
SWMODE[3:0]	Switch Mode. These pins specify the switch operating mode. Default: 0x0
STK2CFG[4:0]	Stack 2 Configuration. These pins select the configuration of stack 2 during a switch fundamental reset. Default: 0x1
STK3CFG[4:0]	Stack 3 Configuration. These pins select the configuration of stack 3 during a switch fundamental reset. Default: 0x1

Table 2.12 Boot Configuration Vector Signals

Location	Signal	Default
S5[1]	SWMODE[0]	ON
S5[2]	SWMODE[1]	ON
S5[3]	SWMODE[2]	ON
S5[4]	SWMODE[3]	ON
SW8[1]	STK2CFG[0]	OFF
SW8[2]	STK2CFG[1]	ON

Table 2.13 Boot Configuration Vector Switches S5, SW8 - SW10 (Part 1 of 2)

Notes

Location	Signal	Default
SW8[3]	STK2CFG[2]	ON
SW8[4]	STK2CFG[3]	ON
SW8[5]	STK2CFG[4]	ON
SW9[1]	STK3CFG[0]	OFF
SW9[2]	STK3CFG[1]	ON
SW9[3]	STK3CFG[2]	ON
SW9[4]	STK3CFG[3]	ON
SW9[5]	STK3CFG[4]	ON
SW10[2]	GCLKFSEL	ON
SW10[4]	RSTHALT	ON
SW10[5]	SSMBADDR[2]	OFF
SW10[6]	SSMBADDR[1]	OFF
SW10[7]	CLKMODE[1]	OFF
SW10[8]	CLKMODE[0]	OFF

Table 2.13 Boot Configuration Vector Switches S5, SW8 - SW10 (Part 2 of 2)

SMBus Interfaces

The System Management Bus (SMBus) is a two-wire interface through which various system component chips can communicate. It is based on the principles of operation of I²C. Implementation of the SMBus signals in the PCI Express connector is optional and may not be present on the host system. The SMBus interface consists of an SMBus clock pin and an SMBus data pin.

The PES24NT24G2 contains two SMBus interfaces: a slave SMBus interface and a master SMBus interface. The slave SMBus interface allows a SMBus Master device full access to all software-visible registers. The Master SMBus interface provides a connection to the external serial EEPROM used for initialization and the I/O expanders used for hot-plug signals.

SMBus Slave Interface

On the PES24NT24G2 board, the slave SMBus interface is accessible through a 4-pin header as described in Table 2.14.

Slave SMBus Interface Connector J71	
Pin	Signal
1	SDA
2	GND
3	SCL
4	NC

Table 2.14 Slave SMBus Interface Connector

For a fixed address, the SMBus address of the PES24NT24G2 slave interface is **0b1110111** by default and is configurable using DIP Switches SW10[5] and SW10[6] as described in Table 2.15.

Notes

Slave Interface Address Configuration	
Address Bit	Signal
1	SSMBUSADDR[1]
2	SSMBUSADDR[2]
3	1
4	0
5	1
6	1
7	1

Table 2.15 SMBus Slave Interface Address Configuration

The slave SMBus interface responds to the following SMBus transactions initiated by an SMBus master. Initiation of any SMBus transaction other than those listed above produces undefined results. See the SMBus 2.0 specification for a detailed description of the following transactions:

- *Byte and Word Write/Read*
- *Block Write/Read*

SMBus Master Interface

Connected to the master SMBus interface are twenty-two 16-bit I/O Expanders (MAX7311AUG) and a serial EEPROM, U77 (24LC512). The I/O Expanders are used as the interface for the onboard hot-plug controllers (MIC2591B). The lower three bits of the bus address for the I/O Expander 0 through I/O Expander 20 are fixed through the stuffing resistor as 0x20, 0x22, 0x24, 0x26, 0x28, 0x2A, 0x2C, 0x2E, 0x50, 0x52, 0x54, 0x56, 0x58, 0x5A, 0x5C, 0x5E, 0xB0, 0xA2, 0xA4, 0xA6, 0xA8, and 0xAA, respectively.

Note: Hot-plug is not implemented when the PES24NT24G2 is installed.

The seven bits address for the selected EEPROM device is fixed at **0b1010_000** by default.

JTAG Header

The EB-LOGAN-19 provides a JTAG connector J73 for access to the PES24NT24G2 JTAG interface. The connector is a 2.54 x 2.54 mm pitch male 14-pin connector. Refer to Table 2.16 for the JTAG Connector J73 pin out.

JTAG Connector J73					
Pin	Signal	Direction	Pin	Signal	Direction
1	/TRST - Test reset	Input	2	GND	—
3	TDI - Test data	Input	4	GND	—
5	TDO - Test data	Output	6	GND	—
7	TMS - Test mode select	Input	8	GND	—
9	TCK - Test clock	Input	10	GND	—
11	3.3V	—	12	N/C	—
13	GND	—	14	3.3V	—

Table 2.16 JTAG Connector Pin Out

Notes

PCI Express Connectors

Pin	Side A		Side B	
1	+12V	12V power	PRSNT1#	Hot-Plug presence detect
2	+12V	12V power	+12V	12V power
3	RSVD	Reserved	+12V	12V power
4	GND	Ground	GND	Ground
5	SMCLK	SMBus clock	JTAG2	TCK (Test Clock) JTAG i/f clk i/p
6	SMDAT	SMBus Data	JTAG	TDI (Test Data Input)
7	GND	Ground	JTAG	TDO (Test Data Output)
8	+3.3V	3.3V power	JTAG	TMS (Test Mode Select)
9	JTAG1	TRST# (Test/Reset) resets JTAG i/f	+3.3V	3.3V power
10	3.3Vaux	3.3V auxiliary power	+3.3V	3.3V power
11	WAKE#	Signal for Link reactivation	PERST#	Fundamental Reset
Mechanical Key				
12	RSVD	Reserved	GND	Ground
13	GND	Ground	REFCLK+	REFCLK Reference clock
14	PETp0	Transmitter differential	REFCLK-	(differential pair)
15	PETn0	pair, Lane 0	GND	Ground
16	GND	Ground	PERp0	Receiver differential
17	PRSNT2#	Hot-Plug presence detect	PERn0	pair, Lane 0
18	GND	Ground	GND	Ground
19	PETp1	Transmitter differential	RSVD	Reserved
20	PETn1	pair, Lane 1	GND	Ground
21	GND	Ground	PERp1	Receiver differential
22	GND	Ground	PERn1	pair, Lane 1
23	PETp2	Transmitter differential	GND	Ground
24	PETn2	pair, Lane 2	GND	Ground
25	GND	Ground	PERp2	Receiver differential
26	GND	Ground	PERn2	pair, Lane 2
27	PETp3	Transmitter differential	GND	Ground
28	PETn3	pair, Lane 3	GND	Ground
29	GND	Ground	PERp3	Receiver differential
30	RSVD	Reserved	PERn3	pair, Lane 3
31	PRSNT2#	Hot-Plug presence detect	GND	Ground
32	GND	Ground	RSVD	Reserved
33	PETp4	Transmitter differential	RSVD	Reserved

Table 2.17 PCI Express x8 Connector Pinout (Part 1 of 2)

Notes

Pin	Side A		Side B	
34	PETn4	pair, Lane 4	GND	Ground
35	GND	Ground	PERp4	Receiver differential
36	GND	Ground	PERn4	pair, Lane 4
37	PETp5	Transmitter differential	GND	Ground
38	PETn5	pair, Lane 5	GND	Ground
39	GND	Ground	PERp5	Receiver differential
40	GND	Ground	PERn5	pair, Lane 5
41	PETp6	Transmitter differential	GND	Ground
42	PETn6	pair, Lane 6	GND	Ground
43	GND	Ground	PERp6	Receiver differential
44	GND	Ground	PERn6	pair, Lane 6
45	PETp7	Transmitter differential	GND	Ground
46	PETn7	pair, Lane 7	GND	Ground
47	GND	Ground	PERp7	Receiver differential
48	PRSNT2#	Hot-Plug presence detect	PERn7	pair, Lane 7
49	GND	Ground	GND	Ground

Table 2.17 PCI Express x8 Connector Pinout (Part 2 of 2)

Notes

EB-LOGAN-19 Board Figure




Figure 2.9 EB24NT24G2 Evaluation Board

Notes



Software for the EB-LOGAN-19 Eval Board

Notes

Introduction

This chapter discusses some of the main features of the available software to give users a better understanding of what can be achieved with the EB-LOGAN-19 evaluation board using the device management software.

Device management software and related user documentation are available on a CD which is included in the Evaluation Board Kit. This information is also available on IDT FTP site and also at my.idt.com. For more information, please go to: <http://www.idt.com/?app=TechSupport&prodFamily=PCIe%20Switches> or email IDT at ssdhelp@idt.com.

Device Management Software

The primary use of the Device Management Software package is to enable users of the evaluation board to access all the registers in the PES24NT24G2 device. This access can be achieved using the PCI Express in-band configuration cycles through the upstream port on the PES24NT24G2 or through the SMBUS slave interface available on the IDT PCIe switch.

This software also enables users to save a snapshot of the current register set into a dump file which can be used for debugging purposes. An export/import facility is also available to create and use "Configuration" files which can be used to initialize the switch device with specific values in specific registers.

A conversion utility is also provided to translate a configuration file into an EEPROM programmable data structure. This enables the user to program an appropriate serial EEPROM with desirable register settings for the PES24NT24G2, and then to populate that EEPROM onto the Evaluation Board. It is also possible to program the EEPROM directly on the Evaluation Board using a feature provided by the software package.

The front-end of the Device Management Software is a user-friendly Graphical User Interface which allows the user to quickly read or write the registers of interest. The GUI also permits the user to run the software in "simulation" mode with no real hardware attached, allowing the creation of configuration files for the PES24NT24G2 in the absence of the actual device.

Much of the Device Management Software is written with device-independent and OS-independent code. The software is expected to work on Linux (/sys interface) and MS Windows XP. It may function well on various flavors of MS Windows, but may not be validated on all. The fact that the software is device-independent assures its scalability to future PCIe parts from IDT. Once users are familiar with the GUI, they will be able to use the same GUI on all PCIe parts from IDT. This software is customized for each device through an XML device description file which includes information on the number of ports, registers, types of registers, information on bit-fields within each register, etc.

The actual program name of the Device Management Software is "PCIeBrowser" (an executable file under Windows or Linux). Revision 5.0.1 or later is required for devices in the PES24NT24G2 product family family.

Device Drivers

The PES24NT24G2 and other members of this switch family offer Non-Transparent Bridging and built-in DMA capability inside the device. Device drivers are needed to take advantage of these features. Sample code for these drivers is available from IDT for the Linux operating system. Additionally, there a few other software packages available from IDT. These packages are not related to the evaluation board per se, and therefore not listed here. However, several of these packages may prove to be useful for specific device or system functionality. For more information, please go to <http://www.idt.com/?app=TechSupport&prodFamily=PCIe%20Switches> or email IDT at ssdhelp@idt.com.

Notes



Schematics


Notes



Schematics

1. TITLE PAGE / TABLE OF CONTENTS

REVISIONS				
DCN	REV	DESCRIPTION	DATE	CHANGE BY
	1.0	INITIAL RELEASE	2009-12-05	T. TRAN

- | | |
|--|------------------------------------|
| 2. SAS CONNECTOR PORTS 0-7 | 22. POWER REGULATOR - VDDIO |
| 3. MEZZANINE CONNECTOR PORTS 8, 12 | 23. POWER REGULATOR - VDDCORE |
| 4. MEZZANINE CONNECTOR PORTS 16, 20 | 24. POWER REGULATOR - VDDPEA |
| 5. 24NT24AG2 - SERDES | 25. POWER REGULATOR - VDDPEHA |
| 6. 24NT24AG2 - CLK, CONFIG, GPIO | 26. POWER REGULATOR - VDDPETA |
| 7. 24NT24AG2 - POWER, GND | 27. RESET, SMBUS, EEPROM, JTAG |
| 8. IOEXPANDER 0-3 | 28. DIP SWITCHES |
| 9. IOEXPANDER 4-7 | 29. LED - PORT STATUS <1 OF 7> |
| 10. IOEXPANDER 8-11 | 30. LED - PORT STATUS <2 OF 7> |
| 11. IOEXPANDER 12-13 | 31. LED - PORT STATUS <3 OF 7> |
| 12. IOEXPANDER 16-19 | 32. LED - PORT STATUS <4 OF 7> |
| 13. IOEXPANDER 20-21 | 33. LED - PORT STATUS <5 OF 7> |
| 14. HOT PLUG CONTROL PORTS 8-12 | 34. LED - PORT STATUS <6 OF 7> |
| 15. HOT PLUG CONTROL PORTS 16-20 | 35. LED - PORT STATUS <7 OF 7> |
| 16. SLOT RESETS AND WAKE PULL-UPS | 36. MIN LOAD RESISTORS |
| 17. CLOCK | 37. 12PK RIBBON CONNECTORS |
| 18. CLOCK BUFFER - 1 | 38. PARTITION RESET SELECT HEADERS |
| 19. CLOCK SELECTOR - DUT PCLK 0-20, GCLK 1-2 | 39. SLOT RESET SELECT HEADERS |
| 20. CLOCK SELECTOR - SLOTS 0-20 | 40. PORT 8 CLOCK GENERATOR |
| 21. POWER CONNECTORS | 41. PORT 16 CLOCK GENERATOR |





CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT ©2010 IDT

TITLE EB-LOGAN-19			
SAS CONNECTOR PORTS 0-7			
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR	CHECKED BY		
Tony Tran	Derek Huang		
Tue Apr 20 12:38:25 2010			SHEET 2 OF 41

D

D

C



C

B



B

A

A





STK2CFG1 & STK2CFG0 SET BY MEZZ CARDS
X8 - STK2CFG1 = 0, STK2CFG0 = 0
X4 - STK2CFG1 = 0, STK2CFG0 = 1




TITLE EB-LOGAN-19			
MEZZANINE CONNECTOR PORTS 8/12		FAB P/N	REV.
SIZE	DRAWING NO.	18-692-000	1.1
AUTHOR	Tony Tran	CHECKED BY	Derek Huang
		Tue Apr 20 12:38:31 2010	SHEET 3 OF 41

D

D



STK3CFG1 & STK3CFG0 SET BY MEZZ CARDS
X8 - STK3CFG1 = 0, STK3CFG0 = 0
X4 - STK3CFG1 = 0, STK3CFG0 = 1




CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT ©2010 IDT


TITLE EB-LOGAN-19			
MEZZANINE CONNECTOR PORTS 16/20			
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR	CHECKED BY		
Tony Tran	Derek Huang		
Tue Apr 20 12:38:32 2010			SHEET 4 OF 41

D

D




U1



U1

C

C




U1

A

A

	TITLE EB-LOGAN-19		
	24NT24G2 - SERDES		
SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1.1
AUTHOR Tony Tran	CHECKED BY Derek Huang		
Tue Apr 20 12:38:33 2010			SHEET 5 OF 41
CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC. 6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138 COPYRIGHT (C)2010 IDT			



CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
50224 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT (C)2010 IDT

TITLE EB-LOGAN-19			
24NT24G2 - CLK, CONFIG, GPIO			
SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	
AUTHOR Tony Tran	CHECKED BY Derek Huang		
Tue Apr 20 12:38:32 2010		SHEET 6 OF	

8

7

6

5


4

3

2

1

LABEL: FAN
 1 GND
 2 NC
 3 12V/5V



+1V0_CORE

1.0UF C1
 47UF C5
 47UF C11
 47UF C15
 47UF C21

0.01UF C34
 0.1UF C39
 0.1UF C42
 0.1UF C47

0.1UF C57
 0.1UF C51
 0.1UF C55

0.1UF C74
 0.1UF C82
 0.1UF C87
 0.1UF C90

0.1UF C104
 0.1UF C107
 0.1UF C111
 0.1UF C115

0.1UF C81
 0.1UF C84
 0.1UF C87
 0.1UF C90

CP10


+1V0_CORE

+3V3_IO

89HPE24NT24G2 (8/8)

F7	VDDCORE1	VDDIO1	A6
F9	VDDCORE2	VDDIO2	A7
F11	VDDCORE3	VDDIO3	A17
G7	VDDCORE4	VDDIO4	A18
G9	VDDCORE5	VDDIO5	P14
G11	VDDCORE6	VDDIO6	P15
H7	VDDCORE7	VDDIO7	V1
H9	VDDCORE8	VDDIO8	V2
H11	VDDCORE9	VDDIO9	
H12	VDDCORE10	VDDIO10	
J7	VDDCORE11	VDDPEA1	E6
J9	VDDCORE12	VDDPEA2	E7
J11	VDDCORE13	VDDPEA3	E8
J12	VDDCORE14	VDDPEA4	E9
K7	VDDCORE15	VDDPEA5	E11
K9	VDDCORE16	VDDPEA6	E12
K11	VDDCORE17	VDDPEA7	E13
K12	VDDCORE18	VDDPEA8	F6
L7	VDDCORE19	VDDPEA9	F13
L9	VDDCORE20	VDDPEA10	G6
L11	VDDCORE21	VDDPEA11	G13
M7	VDDCORE22	VDDPEA12	M6
M9	VDDCORE23	VDDPEA13	M13
M11	VDDCORE24	VDDPEA14	N5
N7	VDDCORE25	VDDPEA15	N6
N9	VDDCORE26	VDDPEA16	N13
N11	VDDCORE27	VDDPEA17	P6
		VDDPEA18	P7
		VDDPEA19	P11
		VDDPEA20	P12
		VDDPEA21	P13

U1




+2V5_PEA

+1V0_PETA

89HPE24NT24G2 (7/8)


C11	VDDPEHA1	F9
D11	VDDPEHA2	F10
D12	VDDPEHA3	F10
F5	VDDPEHA4	H14
G5	VDDPEHA5	J5
H5	VDDPEHA6	J14
L13	VDDPEHA7	K5
L14	VDDPEHA8	K14
M14	VDDPEHA9	L5
R11	VDDPEHA10	L6
T11	VDDPEHA11	N10
T12	VDDPEHA12	P6
	VDDPEHA13	P9
	VDDPEHA14	P10

U1



+1V0_CORE

+3V3_IO



+1V0_PEA

1.0UF C3
 47UF C8
 47UF C13
 47UF C18
 47UF C23

0.01UF C27
 0.01UF C31

0.1UF CPS
 0.1UF CPS
 0.1UF CPS
 0.1UF CPS

+3V3_IO

1.0UF C2
 47UF C7
 47UF C12
 47UF C17
 47UF C22

0.01UF C25
 0.01UF C35
 0.01UF C40
 0.01UF C45

0.1UF CPS
 0.1UF CPS
 0.1UF CPS
 0.1UF CPS

+2V5_PEA

1.0UF C4
 47UF C9
 47UF C14
 47UF C19
 47UF C24

0.01UF C37
 0.01UF C41

0.1UF CPS
 0.1UF CPS
 0.1UF CPS
 0.1UF CPS

+1V0_PETA

1.0UF C5
 47UF C10
 47UF C15
 47UF C20
 47UF C25

0.01UF C29
 0.01UF C33
 0.01UF C44
 0.01UF C46
 0.01UF C51

0.1UF CPS
 0.1UF CPS
 0.1UF CPS
 0.1UF CPS
 0.1UF CPS



TITLE EB-LOGAN-19

24NT24G2 - POWER

SIZE	DRAWING NO.	FAB P/N
B	SCH-PESEB-002	18-692-000

AUTHOR	CHECKED BY
Tony Tran	Derek Huang

Tue Apr 20 12:38:33 2010 SHEET 7 OF 41

8

7

6

5

4



3

2

1


D

D

PLACE RESISTORS ON CLOSE AND
ON SAME SIDE OF BOARDPLACE RESISTORS ON CLOSE AND
ON SAME SIDE OF BOARD


B

B

PLACE RESISTORS ON CLOSE AND
ON SAME SIDE OF BOARD

A

A







TITLE EB-LOGAN-19

IOEXPANDER 0-3

SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR			CHECKED BY
Tony Tran			Derek Huang
Tue Apr 20 12:38:33 2010		SHEET 8 OF 41	

D

D

PLACE RESISTORS ON CLOSE AND
ON SAME SIDE OF BOARDPLACE RESISTORS ON CLOSE AND
ON SAME SIDE OF BOARDPLACE RESISTORS ON CLOSE AND
ON SAME SIDE OF BOARDPLACE RESISTORS ON CLOSE AND
ON SAME SIDE OF BOARD


TITLE EB-LOGAN-19

IOEXPANDER 4-7

SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR			CHECKED BY
Tony Tran			Derek Huang
Tue Apr 20 12:38:18 2010		SHEET 9 OF 41	


1

1




1

6




1

四



1

8



TITLE FB-LOGAN-19


IOEXPANDER 8-11

SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1. 1
AUTHOR Tony Tran	CHECKED BY Derek Huang		
Tue Apr 20 12:38:19 2010		SHEET 10 OF 41	


D

D


PLACE RESISTORS ON CLOSE AND
ON SAME SIDE OF BOARD




PLACE RESISTORS ON CLOSE AND
ON SAME SIDE OF BOARD



PLACE RESISTORS ON CLOSE AND
ON SAME SIDE OF BOARD



PLACE RESISTORS ON CLOSE AND
ON SAME SIDE OF BOARD



TITLE EB-LOGAN-19

IOEXPANDER 12-15


SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1

AUTHOR	CHECKED BY
Tony Tran	Derek Huang


Tue Apr 20 12:38:19 2010	SHEET 11 OF 41
--------------------------	----------------

D

D



TITLE EB-LOGAN-19			
IOEXPANDER 16-19			
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR		CHECKED BY	
Tony Tran		Derek Huang	
Tue Apr 20 12:38:20 2010			SHEET 12 OF 41



TITLE EB-LOGAN-19			
IOEXPANDER 20-21			
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR		CHECKED BY	
Tony Tran		Derek Huang	
Tue Apr 20 12:38:20 2010			SHEET 13 OF 41

8

7

6

5

4

3

2

1

D

C

B


A

D

C

B

A



TITLE EB-LOGAN-19

HOT PLUG CONTROL PORTS 8-12

SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1

AUTHOR	CHECKED BY
Tony Tran	Derek Huang

Tue Apr 20 12:38:20 2010

SHEET 14 OF 41

8

7

6

5

4

3

2

1

D

C

B


A

D

C

B

A



TITLE EB-LOGAN-19


HOT PLUG CONTROL PORTS 16-20

SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1

AUTHOR	CHECKED BY
Tony Tran	Derek Huang

Tue Apr 20 12:38:21 2010

SHEET 15 OF 41



TITLE EB-LOGAN-19


SLOT RESETS AND WAKE PULL-UPS

SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1

AUTHOR	CHECKED BY
Tony Tran	Derek Huang

Tue Apr 20 12:38:34 2010

SHEET 16 OF 41



CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT (C)2010 IDT

TITLE EB-LOGAN-19


CLOCK

SIZE	DRAWING NO.
B	SCH-PESEB-00

AUTHOR	CHECKED BY
• Tony Tran	Derek Huang

Tue Apr 20 12:38:21 2010

SHEET 17 OF 41







TITLE EB-LOGAN-19			
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR			CHECKED BY
Tony Tran			Derek Huang
Tue Apr 20 12:38:22 2010			SHEET 18 OF 41

PXXCLK - DUT CLK
 LPXXCLK - LOCAL CLOCK GEN. PORT CLK
 SHXXCLK - SLOT HDR. CLK

D

D





C

C

B

B



A

A



CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
 6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
 COPYRIGHT ©2010 IDT

TITLE EB-LOGAN-19
 CLOCK SELECTOR DUT PCLK 8 & 16









SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1.1
--------	---------------------------	--------------------	----------

AUTHOR Tony Tran	CHECKED BY Derek Huang
------------------	------------------------






Tue Apr 20 12:38:22 2010		SHEET 19 OF 41
--------------------------	--	----------------

SXCLK - SLOT CLK
 BXCLK - BUFFER SLOT CLK
 LXCLK - LOCAL CLOCK GEN. SLOT CLK
 SHCLK - SLOT HDR. CLK

D



TITLE EB-LOGAN-19			
CLOCK SELECTOR SLOTS 8-20			
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR		CHECKED BY	
Tony Tran		Derek Huang	
Tue Apr 20 12:38:34 2010			SHEET 20 OF 41



A

IDT TM

TITLE EB-LOGAN-19
POWER CONNECTORS

SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1.1
AUTHOR Tony Tran	CHECKED BY Derek Huang		
Tue Apr 20 12:38:22 2010		SHEET 21 OF 41	

CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT (C)2010 IDT

D

D

C

C


B

B


A

A

MARG1	MARG0	MODE
LOW	LOW	NO MARGIN
LOW	HIGH	MARGIN UP
HIGH	LOW	MARGIN DOWN
HIGH	HIGH	NO MARGIN



MARGINING CONTROL



ROUTE AS POWER NET OR ISLAND
REG_2V5_VDDIO

PLACE R526 & R527 CLOSE TO U57, NOISE-FREE ROUTING
PLACE R528 & R529 CLOSE TO U1, NOISE-FREE ROUTING

VDD_IO, 3.3V


CONN BANANA RED

J78

CONN BANANA BLK

J79

GND



CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT ©2010 IDT

TITLE EB-LOGAN-19

POWER REGULATOR - VDDIO

SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1.1
--------	---------------------------	--------------------	----------

AUTHOR Tony Tran	CHECKED BY Derek Huang
------------------	------------------------

Tue Apr 20 12:38:23 2010	SHEET 22 OF 41
--------------------------	----------------

D

D

C

C


B

B


A

A

MARG1	MARG0	MODE
LOW	LOW	NO MARGIN
LOW	HIGH	MARGIN UP
HIGH	LOW	MARGIN DOWN
HIGH	HIGH	NO MARGIN



MARGINING CONTROL



TITLE EB-LOGAN-19



POWER REGULATOR - VDDCORE

SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1.1
--------	---------------------------	--------------------	----------

AUTHOR Tony Tran	CHECKED BY Derek Huang
------------------	------------------------

Tue Apr 20 12:38:23 2010	SHEET 23 OF 41
--------------------------	----------------

CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT (C)2010 IDT



TITLE EB-LOGAN-19			
POWER REGULATOR - VDDPEA		FAB P/N	REV.
SIZE	DRAWING NO.	18-692-000	1.1
B	SCH-PESEB-002	AUTHOR	CHECKED BY
	Tony Tran		Derek Huang
		Tue Apr 20 12:38:24 2010	SHEET 24 OF 41

D

D

C

C


B

B



A

A

MARG1	MARG0	MODE
LOW	LOW	NO MARGIN
LOW	HIGH	MARGIN UP
HIGH	LOW	MARGIN DOWN
HIGH	HIGH	NO MARGIN



MARGINING CONTROL



PLACE R580 & R581 CLOSE TO U63, NOISE-FREE ROUTING
PLACE R582 & R583 CLOSE TO U1, NOISE-FREE ROUTING



TITLE EB-LOGAN-19

POWER REGULATOR - VDDPEHA

SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1.1
--------	---------------------------	--------------------	----------

AUTHOR Tony Tran	CHECKED BY Derek Huang
------------------	------------------------

Tue Apr 20 12:38:24 2010	SHEET 25 OF 41
--------------------------	----------------

D

D

C

C


B

B


A

A

MARG1	:	MARG0	:	MODE
LOW	:	LOW	:	NO MARGIN
LOW	:	HIGH	:	MARGIN UP
HIGH	:	LOW	:	MARGIN DOWN
HIGH	:	HIGH	:	NO MARGIN



MARGINING CONTROL



TITLE EB-LOGAN-19


POWER REGULATOR - VDDPETA

SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1.1
--------	---------------------------	--------------------	----------

AUTHOR Tony Tran	CHECKED BY Derek Huang
------------------	------------------------


Tue Apr 20 12:38:24 2010	SHEET 26 OF 41
--------------------------	----------------

CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT ©2010 IDT




TITLE EB-LOGAN-19			
RESET, SMBUS, EEPROM, JTAG			
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR			CHECKED BY
Tony Tran			Derek Huang
Tue Apr 20 12:38:25 2010			SHEET 27 OF 41


CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT (C)2010 IDT





<GREEN> ACTIVE HIGH - DIP STK12CFG




<GREEN> ACTIVE HIGH - DIP STK03CFG



<GREEN> ACTIVE HIGH - DIP MODE

**CLOCK**


<GREEN> ACTIVE HIGH - DIP CLOCK





TITLE EB-LOGAN-19

DIP SWITCHES

SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR			CHECKED BY
Tony Tran			Derek Huang
Tue Apr 20 12:38:26 2010		SHEET 28 OF 41	



GPIO	ALT0	ALT1
0	PART0PERSTN	P16LINKUPN
1	PART1PERSTN	P16ACTIVEN
2	PART2PERSTN	P4LINKUPN
3	PART3PERSTN	P4ACTIVEN
4	FAILOVER0	P0LINKUPN
5	GPEN	P0ACTIVEN
7	FAILOVER2	PBLINKUPN
8	IOEXPINTN	P8ACTIVEN



	TITLE EB-LOGAN-19		
	LED - PORT STATUS < 1 OF 7 >		
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR	CHECKED BY		
Tony Tran	Derek Huang		
Tue Apr 20 12:38:26 2010		SHEET 29 OF 41	

CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT (C)2010 IDT

D

D

C

C

B


B

A

A


+3V3

<RED> ACTIVE LOW - POWER FAULT



+3V3

<GREEN> ACTIVE LOW - POWER GOOD



TITLE EB-LOGAN-19

LED - PORT STATUS (2 OF 7)


SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1.1
--------	---------------------------	--------------------	----------

AUTHOR Tony Tran	CHECKED BY Derek Huang
------------------	------------------------

Tue Apr 20 12:38:27 2010	SHEET 30 OF 41
--------------------------	----------------

D

D




	TITLE EB-LOGAN-19		
	LED - PORT STATUS (3 OF 7)		
CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC. 6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138 COPYRIGHT (C)2010 IDT			
SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1.1
AUTHOR Tony Tran	CHECKED BY Derek Huang		
Tue Apr 20 12:38:27 2010			SHEET 31 OF 41


D

D

(GREEN) ACTIVE HIGH - POWER ENABLE



(RED) ACTIVE LOW - HP SLOT RST



TITLE EB-LOGAN-19

LED - PORT STATUS (4 OF 7)

SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1.1
--------	---------------------------	--------------------	----------

AUTHOR Tony Tran	CHECKED BY Derek Huang
------------------	------------------------

Tue Apr 20 12:38:28 2010	SHEET 32 OF 41
--------------------------	----------------


D

D


D

D

(GREEN) ACTIVE HIGH - INTERLOCK INPUT



(RED) ACTIVE LOW - MRL





TITLE EB-LOGAN-19


LED - PORT STATUS (5 OF 7)

SIZE DRAWING NO. FAB P/N REV.
B SCH-PESEB-002 18-692-000 1.1AUTHOR CHECKED BY
Tony Tran Derek Huang

Tue Apr 20 12:38:28 2010 SHEET 33 OF 41



(GREEN) ACTIVE HIGH - INTERLOCK OUTPUT




CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
5624 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT (C)2010 IDT

TITLE EB-LOGAN-19			
LED - PORT STATUS (6 OF 7)			
SIZE B	DRAWING NO. SCH-PESEB-002	FAB P/N 18-692-000	REV. 1.1
AUTHOR Tony Tran		CHECKED BY Derek Huang	
Tue Apr 20 12:38:28 2010		SHEET 34 OF 41	


D

D



TITLE EB-LOGAN-19			
LED - PORT STATUS (7 OF 7)			
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR		CHECKED BY	
Tony Tran		Derek Huang	
Tue Apr 20 12:38:29 2010			SHEET 35 OF 41

MINIMUM POWER SUPPLY LOADS






CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT ©2010 IDT

TITLE EB-LOGAN-19
MIN LOAD RESISTORS

SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1 . 1
AUTHOR	CHECKED BY		
Tony Tran	Derek Huang		
Tue Apr 20 12:38:35 2010		SHEET 36 OF 41	




SLOT_RESETN
CARD_PRESENTN
WAKEN
POWERGOOD
PWR_FLTN
PWR_ENABLE
CLOCK_ENABLEN

PS_ENABLEN
CABLE SENSE






SLOT_RESETN
CARD_PRESENTN
WAKEN
POWERGOOD
PWR_FLTN
PWR_ENABLE
CLOCK_ENABLEN

PS_ENABLEN
CABLE SENSE











PLACE SWITCHES NEAR J43-J48 CONNECTORS



TITLE EB-LOGAN-19			
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR			CHECKED BY
Tony Tran			Derek Huang
Tue Apr 20 12:38:30 2010			SHEET 37 OF 41

D

D









TITLE EB-LOGAN-19			
PARTITION RESET SELECT HEADERS			
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR	Tony Tran		
CHECKED BY	Derek Huang		
Tue Apr 20 12:38:35 2010			SHEET 38 OF 41

D


D

NOTE: DNP JUMPERS WHEN IOEXPANDER IS ENABLED



CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT ©2010 IDT

TITLE EB-LOGAN-19			
SLOT RESET SELECT HEADERS			
SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR		CHECKED BY	
Tony Tran		Derek Huang	
Tue Apr 20 12:38:36 2010			SHEET 39 OF 41



CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT (C)2010 IDT

TITLE EB-LOGAN-19

PORT 8 CLOCK GENERATOR

SIZE	DRAWING NO.
B	SCH-PESEB-002



FAB P/N
18-692-000

AUTHOR
Tony Tran

CHECKED BY
Derek Huang

Tue Apr 20 12:38:30 2010

SHEET 40 OF 41



CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.
6024 SILVER CREEK VALLEY ROAD, SAN JOSE, CA 95138
COPYRIGHT ©2010 IDT

TITLE EB-LOGAN-19
PORT 16 CLOCK GENERATOR

SIZE	DRAWING NO.	FAB P/N	REV.
B	SCH-PESEB-002	18-692-000	1.1
AUTHOR			CHECKED BY
Tony Tran			Derek Huang
Tue Apr 20 12:38:31 2010		SHEET 41 OF 41	