



Preliminary User's Manual

IMAPCAR2 Video I/F Board

Hardware

Legal Notes

The information in this document is current as of July 2009. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.

- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.

(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

Table of Contents

1	Introduction.....	5
2	Specification	5
3	General overview and block diagrams	6
3.1	Video Board IF overview	6
3.2	Power Supply block diagram	7
3.3	Reset block diagram	8
3.4	Clock block diagram.....	9
3.5	PCB overview.....	10
4	Board description	13
4.1	Switch description	13
4.1.1	SW1 – NTSC decoder	13
4.1.2	SW6 – user FPGA general purpose SW	14
4.1.3	SW7 - user FPGA general purpose SW	14
4.1.4	SW8 – NTSC encoder	15
4.1.5	SW9 – general purpose SW for graphic FPGA	15
4.1.6	SW10 – general purpose SW for graphic FPGA	16
4.1.7	SW_HRESET.....	16
4.1.8	SW_PRESET.....	16
4.2	Jumper description.....	17
4.3	LED description.....	18
4.4	Connector description	20
4.4.1	Video I/O connector (CN1/CN6)	20
4.4.2	Supervisor connector (CN2/CN7)	21
4.4.3	Video I/O connector 2 (CN3/CN9)	22
4.4.4	Plug-in phone jack for CH0 differential motion (J1)	23
4.4.5	Plug-in phone jack for CH0 differential motion (J2)	23
4.4.6	Plug-in phone jack for CH0 differential motion (J3)	24
4.4.7	Plug-in phone jack for CH0 differential motion (J4)	24
4.4.8	NTSC input RCA Jack (J5)	25
4.4.9	NTSC output RCA Jack (J6).....	25
4.4.10	JTAG connector	25
4.4.11	Power supply terminal stand (CN8).....	26
5	Hardware component.....	27
5.1	FPGA	27
5.1.1	Image System Block	27
5.1.2	Communication system block.....	31
5.1.3	Reset block	32
5.1.4	Pin assignment	33

5.2	FPGA ROM configuration	39
5.3	High speed status random access memory.....	39
5.4	LVDS.....	39
5.5	NTSC decoder/encoder	40
5.6	RS485 transceivers.....	41
5.7	Equipment connection cable.....	41
6	Revision history	42

1 Introduction

The Video I/F board is to interface external imagers and display with the IMAPCAR2 evaluation board.

2 Specification


The Video I/F board is composed by the following main components:

FPGA	Xilinx XC3S2000-4FGG676C (676pinBGA) Xilinx XCF08PV0G48C (48pinTSOP)	Spartan3 ROM for FPGA config
LVDS	THine THCV213 (48pinTQFP) Transmitter THine THCV214 (48pinTQFP) Receiver	•18 bits × 20MHz fixation use •18 bits × 20MHz fixation use
RS485	Linear Technology LTC2850MS8 (8pinSOP) Transceiver	•20M bps
NTSC/PAL	OKIML86V7655 (100pinTQFP) OKIML86V7666 (100pinTQFP)	•NTSC/PAL encoder •NTSC/PAL decoder
SRAM	NEC μ PD444016LG5-A8-7JF-A (44pinTSOP)	•4M bit (256K word × 16bit)
Dip SW	COPAL CHS-10TB (20pinTSOP) COPAL CHS-8TB (16pinTSOP)	•SW 1 •SW 6/7/8/9/10
Push SW	FUJISOKU SMT3-01-Z (SMD7X6)	•SW_HRESET/SW_PRESET
LED	ROHM SML-210VTT86 RED ROHM SML-210PTT86 GREEN	•LED 15 •LED 1~14, LED 16~23
Power supply	Input power supply	•12V (input range: 4.5V~14V) and +1A or more

3 General overview and block diagrams


3.1 Video Board IF overview

The following figure is the general overview on the IMAPCAR2 video IF board




3.2 Power Supply block diagram

The following figure describes the block diagram of the power supply.




3.3 Reset block diagram

The following system describes the reset management of the entire system (including the IMAPCAR2-300 evaluation board)




The following figure describes the reset schematic for the IMAPCAR2 video I/F board reset.




3.4 Clock block diagram


The following figure describes the block diagram of the system clock.




3.5 PCB overview

The following figure shows a PCB overview







VideoIO
connector

DC3.3V->
DC1.8V

VideoIO2
connector

SV connector

RS485

NTSC

LVDS LVDS LVDS LVDS

4 Board description


4.1 Switch description

4.1.1 SW1 – NTSC decoder




No	Name	Initial Configuration	Description
1	[3 :1] : GAINS 2-0	OFF	Amplifier gain setting SW1.3-1 is active only if SW1.8 : OFF [SW1.3-1] Gain values (x times) [OFF : OFF : OFF] 0.55
2		OFF	[OFF : OFF : ON] 0.70 [OFF : ON : OFF] 0.93 [OFF : ON : ON] 1.21
3		OFF	[ON : OFF : OFF] 1.60 [ON : OFF : ON] 2.09 [ON : ON : OFF] 2.65 [ON : ON : ON] 3.45 ※SW ON="1"、OFF="0"
4	[5-4] :MODE 1-0	OFF	Input mode - Register \$00/MRA[0]=0 (default value) SW1.5 : OFF•NTSC / ON•PAL
5		OFF	- Invalid when register \$02/MRC[7]=1(NTSC/PAL auto recognition) SW1.4: OFF ->ITU-R BT.601 / ON -> Square Pixel Setting for NTSC 4fsc is available only by register \$00/MRA[5:3]. ※SW ON="1"、OFF="0"
6	[7-6] : MODE3-2	OFF	External output pin configuration - Register \$00/MRA[0]=0 (default value) [SW1.7-6] [OFF : OFF] ITU-R BT.656(10bit Y/CbCr) [OFF : ON] 10bit Y/CbCr (10bit Y/CbCr+Sync.)
7		ON	[ON : OFF] 20bit Y/CbCr (10bit Y + 10bit CbCr+Sync.) [ON : ON] 24bit RGB/YCbCr (RGB orYCbCr 8+8+8bit+Sync.) - Register \$10/CHRCB[1]=0 : 24bitRGB / 1 : 24bitYCbCr ※SW ON="1"、OFF="0"
8	M[8]	OFF	Selecting method to set the amplifier gain and input terminal OFF: External pin mode Amplifier gain setting: use SW1.3-1 Input terminal setting: use pin92-94 INS[2:0] ON: Register mode Amplifier gain setting: use register \$1E/ADC2[6:4] Input terminal setting: use register \$1D/ADC1[2:0] ※SW ON="1"、OFF="0"
9	M[9]	OFF	I2C Slave address selection OFF : 1000 001X (X: 0=Write 1=Read) ON : 1000 011X (X: 0=Write 1=Read) ※SW ON="1"、OFF="0"
10	Not used	OFF	

4.1.2 SW6 – user FPGA general purpose SW




No	Name	Initial Configuration	Description
1	Not used	OFF	
2	Reserved	OFF	
3	Reserved	OFF	
4	Not used	OFF	
5	Not used	OFF	
6	Not used	OFF	
7	Not used	OFF	
8	Not used	OFF	

4.1.3 SW7 - user FPGA general purpose SW



No	Name	Initial Configuration	Description
1	Not used	OFF	
2	Not used	OFF	
3	Not used	OFF	
4	Not used	OFF	
5	Not used	OFF	
6	Not used	OFF	
7	Not used	OFF	
8	Not used	OFF	

4.1.4 SW8 – NTSC encoder




No	Name	Initial Configuration	Description
1	[3 :1] MOD2-0	OFF	Input mode control ※SW ON•"1"、 OFF•"0" For more data, please see ML86V7655 data-sheet
2		OFF	
3		OFF	
4	IPAL	OFF	PAL/NTSC mode select ※SW ON•"1"、 OFF•"0" ON : PAL、 OFF : NTSC
5	IRGB	OFF	RGB/YCbCr Input select ※SW ON•"1"、 OFF•"0" ON : RGB Input、 OFF : YCbCr input
6	IPRG	OFF	Progressive / Interlaced input select ※SW ON•"1"、 OFF•"0" ON : Progressive input, OFF : interlaced input
7	I444	OFF	4:2:2/4:4:4 input select ※SW ON•"1"、 OFF•"0" ON : 4:4:4 input、 OFF : 4:2:2 input
8	OPRD	OFF	Progressive / Interlaced output select ※SW ON•"1"、 OFF•"0" ON : Progressive output, OFF : interlaced output

4.1.5 SW9 – general purpose SW for graphic FPGA




No	Name	Initial Configuration	Description
1	Select Mode	OFF	[SW9.2-1] ※SW ON•"0"、 OFF•"1" [ON , ON] : Mode 0 [ON , OFF] : Mode 1 [OFF , ON] : Mode 2 [OFF , OFF] : Mode 3 For details of each mode, please refer to figure 5.1.1 to 5.1.4 When connecting 1394 board, mode is changed to mode 2 forcibly.
2		OFF	
3	Not used	OFF	
4	Not used	OFF	
5	Not used	OFF	
6	Not used	OFF	
7	Not used	OFF	
8	Not used	OFF	

4.1.6 SW10 – general purpose SW for graphic FPGA



No	Name	Initial Configuration	Description
1	reserved	OFF	
2	reserved	OFF	
3	reserved	OFF	
4	reserved	OFF	
5	Not used	OFF	
6	Not used	OFF	
7	Not used	OFF	
8	reserved	OFF	

4.1.7 SW_HRESET




It is a button switch for board reset.

By pushing this switch, the following device will be reset and the FPGA will be reconfigured as well.

- NTSC decoder,
- NTSC encoder, and
- FPGA internal circuit

4.1.8 SW_PRESET



It is a button switch for hard reset.

By pushing this switch, the following device will be reset.

- NTSC decoder,
- NTSC encoder, and
- FPGA internal circuit

4.2 Jumper description

- Power supply (12V) is supplied through the JP1: VideoIO connector.
Please make it to OPEN when it is unnecessary.
 - Initial condition (when the board is shipped by NEC): SHORT.

- Power supply (12V) is supplied through the JP2: VideoIO2 connector.
Please make it to OPEN when it is unnecessary.
 - Initial condition (when the board is shipped by NEC):SHORT.

- Power supply (12V) is supplied through the JP3: SV connector.
Please make it to OPEN when it is unnecessary.
 - Initial condition (when the board is shipped by NEC):SHORT.

- External connecting the I2C bus of JP4: IC13 (NTSC decoder) and IC14 (NTSC encoder) becomes possible.
 - Initial condition (when the board is shipped by NEC):OPEN.

4.3 LED description

The following table describes the LEDS related to user FPGA

No	Color	Name	State after reset	Features
LED1	Green	PLL Lock status	On	PLL Lock : ON PLL unlock : OFF
LED2	Green		Off	
LED3	Green		Off	
LED4	Green		Off	
LED5	Green		Off	
LED6	Green		Off	
LED7	Green		Off	
LED8	Green		Off	

The following table describes the LEDS related to user NTSC device

No	Color	Name	State after reset	Features
LED9	Green	LVDS RX (IC1) PLL LOCK ON : PLL locked OFF : PLL unlocked	Off	LED9 indicates the status of receiving from J1 connector.
LED10	Green	LVDS RX (IC4) PLL LOCK ON : PLL locked OFF : PLL unlocked	Off	LED10 indicates the status of receiving from J2 connector.
LED11	Green	LVDS RX (IC7) PLL LOCK ON : PLL locked OFF : PLL locked	Off	LED11 indicates the status of receiving from J3 connector.
LED12	Green	LVDS RX (IC8) PLL LOCK ON : PLL locked OFF : PLL unlocked	Off	LED12 indicates the status of receiving from J4 connector.
LED13	Green	NTSC decoder (ML86V7666) STATUS1 ON : PLL locked OFF : PLL unlocked	Off	For more details, please check ML86V7666 user's manual
LED14	Green	NTSC decoder (ML86V7667) STATUS2 ON : PAL OFF : NTSC	Off	For more details, please check ML86V7667 user's manual

The following table describes the LEDS related to graphic FPGA

No	Color	Name	State after reset	Features
LED15	Red	Not used	Off	
LED16	Green	Not used	Off	
LED17	Green	Not used	Off	
LED18	Green	Not used	Off	
LED19	Green	Not used	Off	
LED20	Green	Not used	Off	
LED21	Green	Not used	Off	
LED22	Green	Not used	Off	


The following table describes the LEDS related to FPGA reconfiguration completion

No	Color	Name	Normal State	Features
LED23	Red	FPGA configuration completion ON : config OK OFF : config not OK	ON	Check if the FPGA configuration is finished correctly

4.4 Connector description

4.4.1 Video I/O connector (CN1/CN6)


Manufacturer: SAMTEC
 Model: QTH-060-05-L-D-A/QSH-060-01-L-D-A



Meaning of the IO field value is seen from Video IF board side.

Description	SignalName	D	B	A	D	Signalname	Description	
	P_D_V D [4]	-	1	N	1	UART0 RX/P_D_V D [0]		
CAR2 V N Ch0	ODDEVEN[0]	0	2	P	2	UART0 TX/P_D_V D [2]		
	HSYNC[0]	0	3	N	3	VSYNC[0]		
	SCLK[0]	0	4	P	4	SCLK2[0]		
	ch0_data[0]/SR[0]	0	5	N	5	ch0_data[1]/SR[1]	CAR2 V N Ch0	
	ch0_data[2]/SR[2]	0	6	P	6	ch0_data[3]/SR[3]		
	ch0_data[4]/SR[4]	0	7	N	7	ch0_data[5]/SR[5]		
	ch0_data[6]/SR[6]	0	8	P	8	ch0_data[7]/SR[7]		
	ch0_data[8]/SR[8]	0	9	N	9	ch0_data[9]/SR[9]		
	ch0_data[10]/SR[10]	0	10	P	10	ch0_data[11]/SR[11]		
	ch0_data[12]	0	11	N	11	ch0_data[13]		
ch0_data[14]	0	12	P	12	ch0_data[15]			
	P_D_V D [5]	-	13	N	13	UART1 RX/P_D_V D [1]		
CAR2 V N ch1	ODDEVEN[1]	0	14	P	14	UART1 TX/P_D_V D [3]		
	HSYNC[1]	0	15	N	15	VSYNC[1]		
	SCLK[1]	0	16	P	16	SCLK2[1]		
	ch1_data[0]/SR[12]	0	17	N	17	ch1_data[1]/SR[13]	CAR2 V N ch1	
	ch1_data[2]/SR[14]	0	18	P	18	ch1_data[3]/SR[15]		
	ch1_data[4]/SR[16]	0	19	N	19	ch1_data[5]/SR[17]		
	ch1_data[6]/SR[18]	0	20	P	20	ch1_data[7]/SR[19]		
	ch1_data[8]/SR[20]	0	21	N	21	ch1_data[9]/SR[21]		
	ch1_data[10]/SR[22]	0	22	P	22	ch1_data[11]/SR[23]		
	ch1_data[12]	0	23	N	23	ch1_data[13]		
ch1_data[14]	0	24	P	24	ch1_data[15]			
	P_D_V D [10]	-	25	N	25	UART2 RX/P_D_V D [6]		
CAR2 V N ch2	ODDEVEN[2]	0	26	P	26	UART2 TX/P_D_V D [8]		
	HSYNC[2]	0	27	N	27	VSYNC[2]		
	SCLK[2]	0	28	P	28	SCLK2[2]		
	ch2_data[0]/SR[24]	0	29	N	29	ch2_data[1]/SR[25]	CAR2 V N ch2	
	ch2_data[2]/SR[26]	0	30	P	30	ch2_data[3]/SR[27]		
	ch2_data[4]/SR[28]	0	31	N	31	ch2_data[5]/SR[29]		
	ch2_data[6]/SR[30]	0	32	P	32	ch2_data[7]/SR[31]		
	ch2_data[8]/SR[32]	0	33	N	33	ch2_data[9]/SR[33]		
	ch2_data[10]/SR[34]	0	34	P	34	ch2_data[11]/SR[35]		
	ch2_data[12]/SR[36]	0	35	N	35	ch2_data[13]/SR[37]		
ch2_data[14]/SR[38]	0	36	P	36	ch2_data[15]/SR[39]			
	P_D_V D [11]	-	37	N	37	UART3 RX/P_D_V D [7]		
CAR2 VOUT com m o	ODDEVEN[0]	I	38	P	38	UART3 TX/P_D_V D [9]		
	HSYNCO0B	I	39	N	39	VSYNCO0B	AR2 VOUT com m o	
	SCLK00	I	40	P	40	SCLK200		
CAR2 VOUT ch0	ch0_odata[0]/SR0 [0]	I	41	N	41	ch0_odata[1]/SR0 [1]		CAR2 VOUT ch0
	ch0_odata[2]/SR0 [2]	I	42	P	42	ch0_odata[3]/SR0 [3]		
	ch0_odata[4]/SR0 [4]	I	43	N	43	ch0_odata[5]/SR0 [5]		
	ch0_odata[6]/SR0 [6]	I	44	P	44	ch0_odata[7]/SR0 [7]		
CAR2 VOUT ch1	ch1_odata[0]/SR0 [8]	-	45	N	45	ch1_odata[1]/SR0 [9]	CAR2 VOUT ch1	
	ch1_odata[2]/SR0 [10]	-	46	P	46	ch1_odata[3]/SR0 [11]		
	ch1_odata[4]/SR0 [12]	-	47	N	47	ch1_odata[5]/SR0 [13]		
	ch1_odata[6]/SR0 [14]	-	48	P	48	ch1_odata[7]/SR0 [15]		
CAR2 VOUT ch2	ch2_odata[0]/SR0 [16]	I	49	N	49	ch2_odata[1]/SR0 [17]	CAR2 VOUT ch2	
	ch2_odata[2]/SR0 [18]	I	50	P	50	ch2_odata[3]/SR0 [19]		
	ch2_odata[4]/SR0 [20]	I	51	N	51	ch2_odata[5]/SR0 [21]		
	ch2_odata[6]/SR0 [22]	I	52	P	52	ch2_odata[7]/SR0 [23]		
	CSD RX/P_D_V D [13]	-	53	N	53	CSD RX/P_D_V D [12]		
	CSD TX/P_D_V D [15]	-	54	P	54	CSD TX/P_D_V D [14]		
	CSD CLK/P_D_V D [17]	-	55	N	55	CSD CLK/P_D_V D [16]		
#7 EC_SDA	EC_SDA/P_D_V D [19]	D	56	P	56	Camera reset /P_D_V D [18]	generalpurpose port	
#7 EC_SCL	EC_SCL/P_D_V D [21]	D	57	N	57	NTSC decoder reset /P_D_V D [20]	generalpurpose port	
Power supply	12V	-	58	P	58	12V	Power supply	
	12V	-	59	N	59	12V		
	-	-	60	P	60	12V		


4.4.2 Supervisor connector (CN2/CN7)



Column B	Pin name	I/O	Description	Column A	Pin name	I/O	Description		
1	A[2]	I	CPU Bus :Address line	1	A[1]	I	CPU Bus :Address line		
2	A[4]	I							
3	A[6]	I							
4	A[8]	I							
5	A[10]	I							
6	A[12]	I							
7	A[14]	I							
8	A[16]	I							
9	A[18]	I							
10	A[20]	I							
11	A[22]	I							
12	A[24]	I							
13	A[26]	I							
14	A[28]	I							
15	D[0]	D	CPU Bus :data lines	15	D[1]	D	CPU Bus :data lines		
16	D[2]	D							
17	D[4]	D							
18	D[6]	D							
19	D[8]	D							
20	D[10]	D							
21	D[12]	D							
22	D[14]	D							
23	WR B	I	CPU bus :Write signal	23	RD B	I	CPU bus :Read signal		
24	CS0 B	-	Reserve (FPGA connectn)	24	WAIT0 B	-	Reserve (FPGA connectn)		
25	CS1 B	I	CPU Bus :chip select	25	WAIT1 B	0	CPU bus :Wait signal		
26	CS2 B	-	Reserve (FPGA connectn)	26	WAIT2 B	-	Reserve (FPGA connectn)		
27	YOBIBUSREQ	-	Reserve (FPGA connectn)	27	YOBIBUSBUSY	-	Reserve (FPGA connectn)		
28	SV BUSREQ	-	Reserve (FPGA connectn)	28	SV BUSBUSY	-	Reserve (FPGA connectn)		
29	SV BUSRESET	-	Reserve (FPGA connectn)	29	SV BUSSTAT	-	Reserve (FPGA connectn)		
30	YOBIPORT [3]	-	Reserve (FPGA connectn)	30	SV_BURST	I	N.C.		
31	GLOBAL_HRESET	D	Hard reset	31	GLOBAL_PRESET	D	Power reset		
32	P D V D [1]	-	Unused	32	P D V D [0]	-	Unused		
33	P D V D [3]	-							
34	P D V D [5]	-							
35	P D V D [7]	-							
36	P D V D [9]	-							
37	P D V D [11]	-							
38	P D V D [13]	-							
39	P D V D [15]	-							
40	P D V D [17]	-							
41	P D V D [19]	-							
42	P D V D [21]	-							
43	CAR2 PORT0 [1]	-	Spares (FPGA connections)	43	CAR2 PORT0 [0]	-	Spares (FPGA connections)		
44	CAR2 PORT0 [3]	-							
45	CAR2 PORT0 [5]	-							
46	CAR2 PORT0 [7]	-							
47	CAR2 PORT0 [9]	-							
48	CAR2 PORT1 [1]	-	Spares (FPGA connections)	46	CAR2 PORT0 [6]	-	Spares (FPGA connections)		
49	CAR2 PORT1 [3]	-							
50	CAR2 PORT1 [5]	-							
51	CAR2 NTP [1]	-		Spares (FPGA connections)	47	CAR2 PORT0 [8]		-	Spares (FPGA connections)
52	CAR2 CSICLK	-							
53	CAR2 CSITX	-							
54	CAR2 CSICS	-							
55	CAR2 DCON10	-							
56	CAR2 REGON25	-							
57	GLOBAL_SRESET	I	Soft reset		48	CAR2 PORT1 [0]	-		
58	YOBIPORT [2]	-	Spars (FPGA connections)	49	CAR2 PORT1 [2]	-			
59	12V	-	power supply	50	CAR2 PORT1 [4]	-			
60	-	-	Unused	51	CAR2 NTP [0]	-	Spares (FPGA connections)		
				52	CAR2 NTP [2]	-			
				53	CAR2 CSIRX	-			
				54	CAR2 ERROROUT	-			
				55	CAR2 HDRSTB	-			
				56	CAR2 DCON19	-			
				57	CAR2 FA LDC	-			
				58	YOBIPORT [1]	-	power supply		
				59	12V	-	power supply		
				60	12V	-	power supply		

4.4.3 Video I/O connector 2 (CN3/CN9)

Manufacturer: SAMTEC
 Model: QTH-060-05-L-D-A/QSH-060-01-L-D-A




Meaning of the IO field value is seen from 1394 board side.

Features	Signalnames	D	B	A	D	SignalNames	Features
Spare	Spare	D 1	N 1	I D		UART RX Pi	Reserved
	FRAME_VALID Pi	I 2	P 2	D		UART TX Pi	Reserved
	HSYNC Pi	I 3	N 3	I		VSYNC Pi	
	PCLK Pi	I 4	P 4	I		PCLK2 Pi	
MAPCAR2 image F Ch0	D0 Pi	I 5	N 5	I		D1 Pi	MAPCAR2 image F Ch0
	D2 Pi	I 6	P 6	I		D3 Pi	
	D4 Pi	I 7	N 7	I		D5 Pi	
	D6 Pi	I 8	P 8	I		D7 Pi	
	D8 Pi	I 9	N 9	I		D9 Pi	
Spare	Spare	D 10	P 10	D		Spare	Spare
Spare	Spare	D 11	N 11	D		Spare	Spare
Spare	Spare	D 12	P 12	D		Spare	Spare
Spare	Spare	D 13	N 13	D		Spare	Spare
ECU_S12 control	CAM_FRM_VALD	I 14	P 14	D		Spare	Spare
MAPCAR2 image input F: Ch1	NBDSYNC#	O 15	N 15	I		NBDEVNT#	MAPCAR2 image input F: Ch1
Assign the CPU signals of ECU/SV (reserved)	NBDCLK	O 16	P 16	O		NBDDOE#	Assign the CPU signals of ECU/SV (reserved)
	NBD D0	I 17	N 17	I		NBD D1	
	NBD D2	I 18	P 18	I		NBD D3	
	NBD D00	O 19	N 19	O		NBD D01	
	NBD D02	O 20	P 20	O		NBD D03	
Reserved	ECU D8	D 21	N 21	D		ECU D9	Reserved
Reserved	ECU D10	D 22	P 22	D		ECU D11	Reserved
Spare	Spare	D 23	N 23	D		Spare	Spare
Spare	Spare	D 24	P 24	D		Spare	Spare
Spare	Spare	D 25	N 25	D		UART RX Ni	Reserved
	FRAME_VALID Ni	I 26	P 26	D		UART TX Ni	Reserved
	HSYNC Ni	I 27	N 27	I		VSYNC Ni	
	PCLK Ni	I 28	P 28	I		PCLK2 Ni	
MAPCAR2 image F Ch2	D0 Ni	I 29	N 29	I		D1 Ni	MAPCAR2 image F Ch2
	D2 Ni	I 30	P 30	I		D3 Ni	
	D4 Ni	I 31	N 31	I		D5 Ni	
	D6 Ni	I 32	P 32	I		D7 Ni	
	D8 Ni	I 33	N 33	I		D9 Ni	
Spare	Spare	D 34	P 34	D		Spare	Spare
Spare	Spare	D 35	N 35	D		Spare	Spare
Spare	Spare	D 36	P 36	D		Spare	Spare
Spare	Spare	D 37	N 37	D		Spare	Spare
MAPCAR2 image output F sync signal Common for Ch0, 1, 2	FRAME_VALID Po	O 38	P 38	D		Spare	Spare
	HSYNC Po	O 39	N 39	O		VSYNC Po	MAPCAR2 image output F sync signal Common for Ch0, 1, 2
	PCLK Po	O 40	P 40	O		PCLK2 Po	
MAPCAR2 image output F: Ch2	D0 Po	O 41	N 41	O		D1 Po	MAPCAR2 image output F: Ch2
	D2 Po	O 42	P 42	O		D3 Po	
	D4 Po	O 43	N 43	O		D5 Po	
	D6 Po	O 44	P 44	O		D7 Po	
	D8 Po	O 45	N 45	O		D9 Po	
MAPCAR2 image output F sync signal Common for Ch0, 1, 2	FRAME_VALID No	O 46	P 46	O		Spare	Spare
	HSYNC No	O 47	N 47	O		VSYNC No	MAPCAR2 image output F sync signal Common for Ch0, 1, 2
	PCLK No	O 48	P 48	O		PCLK2 No	
MAPCAR2 F: Ch0	D0 No	O 49	N 49	O		D1 No	MAPCAR2 image F Ch0
	D2 No	O 50	P 50	O		D3 No	
	D4 No	O 51	N 51	O		D5 No	
	D6 No	O 52	P 52	O		D7 No	
	D8 No	O 53	N 53	O		D9 No	
Spare	Spare	D 54	P 54	O		Reserved (Reset signal for NTSC encoder/decoder C. dedicated signal to Video F board)	Reserved
1394board RESET output	1394_RESET_B	O 55	N 55	O		Reserved (CAMERA_RESET_B)	Reserved (Reset signal for parallel camera. dedicated signal to Video F board)
Reserved	EC_SDA	D 56	P 56	O		OE_Po	Control parallel output 0': 1394 board output 1': Video F board output
Reserved	EC_SCL	D 57	N 57	O		OE_No	Control NTSC output 0': 1394 board output 1': Video F board output

4.4.4 Plug-in phone jack for CH0 differential motion (J1)


Manufacturer: Hirose
 Model: TM24RSG-5A-88



Pin Number	Signal Name	Direction of the signal (from FPGA point of view)	Description
1	CN0_RX+	Input	LVDS differential motion reception line + side
2	CN0_RX-	Input	LVDS differential motion reception line - side
3	UART0A	Input/Output	RS485 differential signal + side
4	CN0_TX+	Input	LVDS differential motion transmission line + side
5	CN0_TX-	Input	LVDS differential motion transmission line + side
6	UART0B	Input/output	RS485 differential signal - side
7	DC12V	-	Power supply line (DC12V°)
8	GND	-	GND

4.4.5 Plug-in phone jack for CH1 differential motion (J2)


Manufacturer: Hirose
 Model: TM24RSG-5A-88



Pin Number	Signal Name	Direction of the signal (from FPGA point of view)	Description
1	CN1_RX+	Input	LVDS differential motion reception line + side
2	CN1_RX-	Input	LVDS differential motion reception line - side
3	UART1A	Input/Output	RS485 differential signal + side
4	CN1_TX+	Input	LVDS differential motion transmission line + side
5	CN1_TX-	Input	LVDS differential motion transmission line + side
6	UART1B	Input/output	RS485 differential signal - side
7	DC12V	-	Power supply line (DC12V°)
8	GND	-	GND

4.4.6 Plug-in phone jack for CH2 differential motion (J3)


Manufacturer: Hirose
 Model: TM24RSG-5A-88



Pin Number	Signal Name	Direction of the signal (from FPGA point of view)	Description
1	CN2_RX0+	Input	LVDS differential motion reception line + side
2	CN2_RX0-	Input	LVDS differential motion reception line - side
3	UART2A	Input/Output	RS485 differential signal + side
4	CN2_RX1+	Input	LVDS differential motion transmission line + side
5	CN2_RX1-	Input	LVDS differential motion transmission line + side
6	UART2B	Input/output	RS485 differential signal - side
7	DC12V	-	Power supply line (DC12C)
8	GND	-	GND

4.4.7 Plug-in phone jack for CH3 differential motion (J4)

Manufacturer: Hirose
 Model: TM24RSG-5A-88



Pin Number	Signal Name	Direction of the signal (from FPGA point of view)	Description
1	CN3_TX0+	Input	LVDS differential motion reception line + side
2	CN3_TX0-	Input	LVDS differential motion reception line - side
3	UART3A	Input/Output	RS485 differential signal + side
4	CN3_TX1+	Input	LVDS differential motion transmission line + side
5	CN3_TX1-	Input	LVDS differential motion transmission line + side
6	UART3B	Input/output	RS485 differential signal - side
7	DC12V	-	Power supply line (DC12C°)
8	GND	-	GND

4.4.8 NTSC input RCA Jack (J5)

Manufacturer: CUI INC
 Model: RCJ-013
 RCA Jack: White




4.4.9 NTSC output RCA Jack (J6)

Manufacturer: CUI INC
 Model: RCJ-011
 RCA Jack: Black



4.4.10 JTAG connector

Manufacturer: MOLEX
 Model: 87331-142



Pin Number	Signal Name	Description
1	GND	Ground
2	VCC_2.5V	Power supply (2.5V)
3	GND	Ground
4	TMS	Test Mode Select / 2.5V pull-up
5	GND	Ground
6	TCK	Test Clock / 2.5V pull-up
7	GND	Ground
8	TDO	Test Data Output / 2.5V pull-up
9	GND	Ground
10	TDI	Test Data Input / 2.5V pull-up
11	GND	Ground
12	N.C.	-
13	GND	Ground
13	N.C.	-

4.4.11 Power supply terminal stand (CN8)

Manufacturer: Sato
 Model: ML-950-2



Pin Number	Signal Name	Description
1	+12V	Power supply (+12V)
2	+12V	Power supply (+12V)
3	GND	Ground
4	GND	Ground

5 Hardware component

5.1 FPGA

Supplier: XILINX

Model XC3S2000-4FGG676C 676pinBGA


5.1.1 Image System Block

(1)Overview


Image System Block is based on Thine IF and NTSC decoder/encoder IF.

Six types of the configuration for the image can be selected by setting the DIP switch (SW9.1-3).


Mode	SW9			Description
	3	2	1	
Mode 0	OFF	OFF	OFF	Input 3ch images from the progressive camera to IMAPCAR2
Mode 1	OFF	OFF	ON	Input 2ch images from the progressive camera (2ch color images) to IMAPCAR2
Mode 2	OFF	ON	OFF	Input 2ch images from the progressive camera and the NTSC camera image to IMAPCAR2 Output the NTSC camera image from the NTSC encoder
Mode 3	OFF	ON	ON	Input 1ch images from the progressive camera and the NTSC camera image to IMAPCAR2. Output the NTSC camera image from the NTSC encoder.
Mode 4	ON	OFF	OFF	Output back the NTSC image for cascading the video interface boards (for transmission)
Mode 5	ON	OFF	ON	For cascading the video interface boards (for reception)



Internal composition of FPGA chart mode 0 (image system)




Internal composition of FPGA chart mode 1 (image system)




III


Internal composition of FPGA chart mode 2 (image system)



Internal composition of FPGA chart mode 3 (image system)



Internal composition of FPGA chart mode 4 (image system)




Internal composition of FPGA chart mode 5 (image system)

5.1.2 Communication system block

(1) Overview

- Another equipment connected with the plug-in phone jack can be controlled by the control and the I2C \leftrightarrow RS485 conversion function of NTSC encoder/decoder device by I2C.
(However, the RS485 \leftrightarrow I2C conversion function is needed on the connected equipment side.)
- It is possible to reset camera IF board by the port control by Host (SV microcomputer and 1394 boards). This reset is done via the RS485 communication.

Communication route outline is shown below.




Internal composition of FPGA chart (I2C/ RS485 communication system)

5.1.3 Reset block

The reset signal is generated in FPGA as follows.

- HRESET is an equivalent signal to DX_DONE.



5.1.4 Pin assignment

The following tables describes the user FPGA pin assign

A1	GND	C1	TDI	E1	NE_STANDBY	G1	ND_HVALD	J1	2.5V
A2	2.5V	C2	HSWAP_EN	E2	ND_RESET_L	G2	ND_VVALD	J2	LVR1_LOCK
A3	NE_SDA	C3	GND	E3	ND_SCL	G3	3.3V	J3	LVR0_LOCK
A4	NE_SCL	C4	NE_CD9	E4	ND_SDA	G4	ND_VSYNC_L	J4	LVR3_LOCK
A5	ND_CS_SYNC_SCALR	C5	NE_CD8	E5	ND_C9	G5	ND_HSYNC_L	J5	LVR2_LOCK
A6	ND_VHVAL_SCALW	C6	NE_CD7	E6	ND_C8	G6	ND_ODD_EVENB	J6	LVT1_SYNC0
A7	VDE02_B13	C7	3.3V	E7	ND_C7	G7	ND_CLKX0	J7	LVT3_SYNC1
A8	VDE02_B11	C8	NE_CD6	E8	ND_C6	G8	VDE02_B12	J8	3.3V
A9	2.5V	C9	NE_CD5	E9	ND_C5	G9	VDE02_B10	J9	1.2V
A10	VDE02_B1	C10	NE_CD4	E10	ND_C4	G10	VDE02_B23	J10	1.2V
A11	ND_STATUS1	C11	3.3V	E11	ND_C3	G11	ND_CLKX20	J11	3.3V
A12	NE_RESET_L	C12	NE_CD3	E12	ND_C2	G12	LVT0_SYNC0	J12	3.3V
A13	SYS_CLK_P	C13	NE_CD2	E13	ND_C1	G13	NE_CLK	J13	3.3V
A14	NE_VSYNC_L	C14	NE_CD1	E14	ND_C0	G14	GROBAL_SRESET	J14	3.3V
A15	VDE02_A38	C15	VDE02_A57	E15	NE_OLR	G15	P_TEST_LED8	J15	3.3V
A16	P_TEST_LED6	C16	3.3V	E16	P_TEST_LED4	G16	P_TEST_LED2	J16	3.3V
A17	P_TEST_SW16	C17	Reserved	E17	P_TEST_SW15	G17	P_TEST_SW13	J17	1.2V
A18	2.5V	C18	P_TEST_SW11	E18	RESERVED_B3	G18	VDE02_A46	J18	1.2V
A19	P_TEST_SW8	C19	P_TEST_SW6	E19	P_TEST_SW4	G19	Reserved	J19	3.3V
A20	P_TEST_SW2	C20	3.3V	E20	P_TEST_SW1	G20	Reserved	J20	Reserved
A21	VDE02_A55	C21	Reserved	E21	Reserved	G21	Reserved	J21	Reserved
A22	RESERVED_B0	C22	Reserved	E22	Reserved	G22	Reserved	J22	Reserved
A23	RESERVED_B1	C23	Reserved	E23	RESERVED_C1	G23	Reserved	J23	Reserved
A24	TMS	C24	GND	E24	RESERVED_C2	G24	3.3V	J24	Reserved
A25	2.5V	C25	RESERVED_C0	E25	RESERVED_C4	G25	Reserved	J25	Reserved
A26	GND	C26	VDE02_A36	E26	VDE02_A34	G26	VDE02_A23	J26	2.5V
B1	2.5V	D1	NE_CD0	F1	ND_B5	H1	LVT2_SYNC1	K1	LVR0_SYNC0
B2	GND	D2	NE_BD9	F2	ND_B4	H2	LVT2_SYNC2	K2	LVR0_SYNC1
B3	NE_HSYNC_L	D3	PROG_B	F3	ND_B3	H3	LVT1_SYNC2	K3	LVR0_SYNC2
B4	NE_BLANK_L	D4	GND	F4	ND_B2	H4	LVT2_SYNC0	K4	LVR1_SYNC0
B5	NE_YD9	D5	NE_BD8	F5	ND_Y0	H5	LVT1_SYNC1	K5	LVR1_SYNC1
B6	NE_YD8	D6	NE_BD7	F6	ND_Y1	H6	LVT0_SYNC1	K6	LVT3_SYNC2
B7	NE_YD7	D7	NE_BD6	F7	ND_Y2	H7	LVT0_SYNC2	K7	LVT3_SYNC0
B8	NE_YD6	D8	NE_BD5	F8	ND_Y3	H8	1.2V	K8	3.3V
B9	NE_YD5	D9	NE_BD4	F9	ND_Y4	H9	3.3V	K9	1.2V
B10	NE_YD4	D10	NE_BD3	F10	ND_Y5	H10	3.3V	K10	1.2V
B11	NE_YD3	D11	NE_BD2	F11	ND_Y6	H11	VDE02_B34	K11	GND
B12	NE_YD2	D12	GND	F12	ND_Y7	H12	VDE02_B24	K12	GND
B13	NE_YD1	D13	NE_BD1	F13	ND_Y8	H13	ND_CLK	K13	3.3V
B14	NE_YD0	D14	NE_BD0	F14	ND_Y9	H14	NE_OLB	K14	3.3V
B15	VDE02_A37	D15	GND	F15	NE_OLG	H15	NE_OLC	K15	GND
B16	P_TEST_LED7	D16	RESERVED_B2	F16	P_TEST_LED5	H16	P_TEST_LED3	K16	GND
B17	P_TEST_LED1	D17	P_TEST_SW14	F17	P_TEST_SW12	H17	3.3V	K17	1.2V
B18	P_TEST_SW10	D18	VDE02_A56	F18	VDE02_A54	H18	3.3V	K18	1.2V
B19	P_TEST_SW9	D19	P_TEST_SW7	F19	P_TEST_SW5	H19	1.2V	K19	3.3V
B20	P_TEST_SW3	D20	CAR2_CSITX	F20	RESERVED_B4	H20	Reserved	K20	Reserved
B21	CAR2_CSIRX	D21	CAR2_CSICLK	F21	Reserved	H21	Reserved	K21	Reserved
B22	Reserved	D22	Reserved	F22	N.C.	H22	Reserved	K22	Reserved
B23	Reserved	D23	GND	F23	Reserved	H23	Reserved	K23	Reserved
B24	TCK	D24	TDO	F24	Reserved	H24	Reserved	K24	Reserved
B25	GND	D25	RESERVED_C3	F25	Reserved	H25	Reserved	K25	Reserved
B26	2.5V	D26	VDE02_A35	F26	VDE02_A24	H26	VDE02_A14	K26	VDE02_A13

L1	LVR1_SYNC2	N1	LVT0_D13	R1	LVR0_D9	U1	LVT1_D2
L2	LVR2_SYNC0	N2	LVT0_D12	R2	LVR0_D10	U2	LVT1_D1
L3	3.3V	N3	LVT0_D11	R3	LVR0_D11	U3	LVT1_D0
L4	LVR2_SYNC1	N4	LVT0_D10	R4	GND	U4	LVT1_DE
L5	LVR2_SYNC2	N5	LVT0_D9	R5	LVR0_D12	U5	LVR0_DE
L6	LVR3_SYNC0	N6	LVT0_D8	R6	LVR0_D13	U6	LVR0_D0
L7	LVR3_SYNC1	N7	LVT0_D7	R7	LVR0_D14	U7	LVR0_D1
L8	LVR3_SYNC2	N8	LVT0_D6	R8	LVR0_D15	U8	3.3V
L9	3.3V	N9	3.3V	R9	3.3V	U9	1.2V
L10	GND	N10	3.3V	R10	GND	U10	1.2V
L11	GND	N11	GND	R11	GND	U11	GND
L12	GND	N12	GND	R12	GND	U12	GND
L13	GND	N13	GND	R13	GND	U13	3.3V
L14	GND	N14	GND	R14	GND	U14	3.3V
L15	GND	N15	GND	R15	GND	U15	GND
L16	GND	N16	GND	R16	GND	U16	GND
L17	GND	N17	3.3V	R17	GND	U17	1.2V
L18	3.3V	N18	3.3V	R18	3.3V	U18	1.2V
L19	<i>Reserved</i>	N19	VDE02_B54	R19	VDE02_A9	U19	3.3V
L20	<i>Reserved</i>	N20	VDE02_B37	R20	VDE02_B2	U20	VDE02_A20
L21	<i>Reserved</i>	N21	<i>Reserved</i>	R21	VDE02_B3	U21	VDE02_A21
L22	VDE02_A12	N22	VDE02_B36	R22	VDE02_B4	U22	VDE02_A22
L23	<i>Reserved</i>	N23	<i>Reserved</i>	R23	GND	U23	VDE02_B14
L24	3.3V	N24	<i>Reserved</i>	R24	VDE02_B5	U24	VDE02_B15
L25	<i>Reserved</i>	N25	<i>Reserved</i>	R25	VDE02_B6	U25	VDE02_B16
L26	VDE02_A11	N26	VDE02_B35	R26	VDE02_B7	U26	VDE02_B17
M1	LVT0_D5	P1	LVR0_D16	T1	LVR0_D2	V1	2.5V
M2	LVT0_D4	P2	LVR0_D17	T2	LVR0_D3	V2	LVT1_D8
M3	LVT0_D3	P3	LVR0_CLKOUT	T3	3.3V	V3	LVT1_D7
M4	GND	P4	LVT0_CLKN	T4	LVR0_D4	V4	LVT1_D6
M5	LVT0_D2	P5	LVT0_D17	T5	LVR0_D5	V5	LVT1_D5
M6	LVT0_D1	P6	LVT0_D16	T6	LVR0_D6	V6	LVT1_D4
M7	LVT0_D0	P7	LVT0_D15	T7	LVR0_D7	V7	LVT1_D3
M8	LVT0_DE	P8	LVT0_D14	T8	LVR0_D8	V8	3.3V
M9	3.3V	P9	3.3V	T9	3.3V	V9	1.2V
M10	GND	P10	3.3V	T10	GND	V10	1.2V
M11	GND	P11	GND	T11	GND	V11	3.3V
M12	GND	P12	GND	T12	GND	V12	3.3V
M13	GND	P13	GND	T13	GND	V13	3.3V
M14	GND	P14	GND	T14	GND	V14	3.3V
M15	GND	P15	GND	T15	GND	V15	3.3V
M16	GND	P16	GND	T16	GND	V16	3.3V
M17	GND	P17	3.3V	T17	GND	V17	1.2V
M18	3.3V	P18	3.3V	T18	3.3V	V18	1.2V
M19	<i>Reserved</i>	P19	VDE02_A1	T19	VDE02_B8	V19	3.3V
M20	<i>Reserved</i>	P20	VDE02_A2	T20	VDE02_B9	V20	VDE02_B18
M21	<i>Reserved</i>	P21	VDE02_A3	T21	VDE02_A15	V21	VDE02_B19
M22	VDE02_A10	P22	VDE02_A4	T22	VDE02_A16	V22	VDE02_B20
M23	GND	P23	VDE02_A5	T23	VDE02_A17	V23	VDE02_B21
M24	<i>Reserved</i>	P24	VDE02_A6	T24	3.3V	V24	VDE02_B22
M25	<i>Reserved</i>	P25	VDE02_A7	T25	VDE02_A18	V25	VDE02_A25
M26	VDE02_B55	P26	VDE02_A8	T26	VDE02_A19	V26	2.5V

W 1	LVT1 D15	AA1	LVR1 D12	AC1	LVR1 D4	AE1	2.5V
W 2	LVT1 D14	AA2	LVR1 D13	AC2	LVR1 D5	AE2	GND
W 3	LVT1 D13	AA3	LVR1 D14	AC3	M 1	AE3	M 0
W 4	LVT1 D12	AA4	LVR1 D15	AC4	GND	AE4	LVR1 D0
W 5	LVT1 D11	AA5	ND STATUS2	AC5	LVR1 D6	AE5	LVT2 D0
W 6	LVT1 D10	AA6	LVT2 D2	AC6	LVT2 D4	AE6	LVT2 D6
W 7	LVT1 D9	AA7	LVT2 D8	AC7	LVT2 D10	AE7	LVT2 D11
W 8	1.2V	AA8	LVT2 D14	AC8	LVT2 D16	AE8	LVT2 CLKN
W 9	3.3V	AA9	LVR2 D16	AC9	LVR2 D14	AE9	LVR2 D12
W 10	3.3V	AA10	LVR2 D10	AC10	LVR2 D8	AE10	LVR2 D6
W 11	LVR2 D4	AA11	LVR2 D2	AC11	LVR2 D0	AE11	LVR2 DE
W 12	LVT3 D0	AA12	LVT3 D2	AC12	GND	AE12	LVT3 D5
W 13	LVT3 D7	AA13	LVT3 D9	AC13	LVT3 D11	AE13	LVT3 D13
W 14	LVT3 D15	AA14	LVT3 D17	AC14	NT B/	AE14	LVR3 CLKOUT
W 15	LVR3 D16	AA15	LVR3 D15	AC15	GND	AE15	LVR3 D12
W 16	LVR3 D10	AA16	LVR3 D8	AC16	LVR3 D6	AE16	LVR3 D5
W 17	3.3V	AA17	LVR3 D2	AC17	LVR3 D0	AE17	UART3 EN
W 18	3.3V	AA18	UART1 EN	AC18	UART2 EN	AE18	UART3 DI
W 19	1.2V	AA19	UART0 EN	AC19	UART2 DI	AE19	V DE0 2 B51
W 20	V DE0 2 A26	AA20	V DE0 2 B30	AC20	V DE0 2 B41	AE20	V DE0 2 B52
W 21	V DE0 2 A27	AA21	V DE0 2 B31	AC21	V DE0 2 B42	AE21	V DE0 2 B53
W 22	V DE0 2 A28	AA22	V DE0 2 B32	AC22	V DE0 2 B43	AE22	V DE0 2 A47
W 23	V DE0 2 A29	AA23	V DE0 2 B33	AC23	GND	AE23	V DE0 2 A48
W 24	V DE0 2 A30	AA24	V DE0 2 A39	AC24	DONE	AE24	V DE0 2 A49
W 25	V DE0 2 A31	AA25	V DE0 2 A40	AC25	V DE0 2 B44	AE25	GND
W 26	V DE0 2 A32	AA26	V DE0 2 A41	AC26	V DE0 2 B45	AE26	2.5V
Y1	LVR1 D16	AB1	LVR1 D7	AD1	LVR1 D1	AF1	GND
Y2	LVR1 D17	AB2	LVR1 D8	AD2	LVR1 D2	AF2	2.5V
Y3	3.3V	AB3	LVR1 D9	AD3	GND	AF3	M 2
Y4	LVR1 CLKOUT	AB4	LVR1 D10	AD4	LVR1 D3	AF4	LVR1 DE
Y5	LVT1 CLKN	AB5	LVR1 D11	AD5	LVT2 DE	AF5	LVT2 D1
Y6	LVT1 D17	AB6	LVT2 D3	AD6	LVT2 D5	AF6	LVT2 D7
Y7	LVT1 D16	AB7	LVT2 D9	AD7	3.3V	AF7	LVT2 D12
Y8	LVT2 D13	AB8	LVT2 D15	AD8	LVT2 D17	AF8	LVR2 CLKOUT
Y9	LVR2 D17	AB9	LVR2 D15	AD9	LVR2 D13	AF9	2.5V
Y10	LVR2 D11	AB10	LVR2 D9	AD10	LVR2 D7	AF10	LVR2 D5
Y11	LVR2 D3	AB11	LVR2 D1	AD11	3.3V	AF11	LVT3 DE
Y12	LVT3 D1	AB12	LVT3 D3	AD12	LVT3 D4	AF12	LVT3 D6
Y13	LVT3 D8	AB13	LVT3 D10	AD13	LVT3 D12	AF13	LVT3 D14
Y14	LVT3 D16	AB14	LVT3 CLKN	AD14	DX DONE	AF14	LVR3 D17
Y15	DN/D0/	AB15	LVR3 D14	AD15	LVR3 D13	AF15	LVR3 D11
Y16	LVR3 D9	AB16	LVR3 D7	AD16	3.3V	AF16	LVR3 D4
Y17	LVR3 D3	AB17	LVR3 D1	AD17	LVR3 DE	AF17	UART3 R0
Y18	UART1 DI	AB18	UART1 R0	AD18	UART2 R0	AF18	2.5V
Y19	UART0 DI	AB19	UART0 R0	AD19	V DE0 2 B46	AF19	V DE0 2 A50
Y20	V DE0 2 A33	AB20	V DE0 2 A42	AD20	3.3V	AF20	V DE0 2 A51
Y21	V DE0 2 B25	AB21	V DE0 2 A43	AD21	V DE0 2 B47	AF21	V DE0 2 A52
Y22	V DE0 2 B26	AB22	V DE0 2 A44	AD22	V DE0 2 B48	AF22	V DE0 2 A53
Y23	V DE0 2 B27	AB23	V DE0 2 A45	AD23	V DE0 2 B49	AF23	V DE0 2 B56
Y24	3.3V	AB24	V DE0 2 B38	AD24	GND	AF24	V DE0 2 B57
Y25	V DE0 2 B28	AB25	V DE0 2 B39	AD25	V DE0 2 B50	AF25	2.5V
Y26	V DE0 2 B29	AB26	V DE0 2 B40	AD26	CCLK	AF26	GND

IMAPCAR2 Video I/F Board

A1	GND	C1	TDI	E1	A2	G1	VIDEO2_B1	J1	2.5V
A2	2.5V	C2	HSWAP_EN	E2	A6	G2	A4	J2	VIDEO2_B5
A3	A11	C3	GND	E3	A9	G3	3.3V	J3	VIDEO2_A5
A4	A17	C4	A15	E4	A14	G4	A12	J4	VIDEO2_B6
A5	A24	C5	A22	E5	A20	G5	A18	J5	VIDEO2_A6
A6	D3	C6	D1	E6	A27	G6	A25	J6	VIDEO2_B7
A7	D9	C7	3.3V	E7	D4	G7	D2	J7	VIDEO2_A7
A8	D14	C8	D12	E8	D10	G8	D8	J8	3.3V
A9	2.5V	C9	WAIT_B1	E9	WAIT_B0	G9	RDB	J9	1.2V
A10	CAR2_PORT01	C10	YOBI_PORT3	E10	YOBI_BUSBUSY	G10	WAIT_B2	J10	1.2V
A11	CAR2_PORT08	C11	3.3V	E11	CAR2_PORT05	G11	CAR2_PORT03	J11	3.3V
A12	CAR2_PORT05	C12	CAR2_PORT0B	E12	CAR2_PORT0E	G12	CAR2_PORT0D	J12	3.3V
A13	SYS_CLK	C13	CAR2_CSITX	E13	CAR2_CSICLK	G13	CAR2_NTP1	J13	3.3V
A14	YOBI_PORT2	C14	RESERVED_B1	E14	GROBAL_SRESET	G14	CAR2_ERROROUT	J14	3.3V
A15	PD_VD0	C15	PD_VD4	E15	ODDEVEN0	G15	HSYNCIB0	J15	3.3V
A16	CH0_D1	C16	3.3V	E16	CH0_D2	G16	CH0_D4	J16	3.3V
A17	CH0_D6	C17	CH0_D8	E17	CH0_D10	G17	CH0_D12	J17	1.2V
A18	2.5V	C18	CH0_D14	E18	ODDEVEN1	G18	PD_VD3	J18	1.2V
A19	VSYNCIB1	C19	SCLK2H	E19	CH1_D1	G19	CH1_D3	J19	3.3V
A20	CH1_D2	C20	3.3V	E20	CH1_D7	G20	CH1_D9	J20	CH1_D11
A21	PD_VD8	C21	VSYNCIB2	E21	SCLK2E	G21	CH2_D1	J21	CH2_D3
A22	CH2_D6	C22	CH2_D8	E22	CH2_D10	G22	CH2_D13	J22	CH2_D15
A23	ODDEVEN00	C23	HSYNC00_B	E23	SCLK200	G23	CH0_OD1	J23	CH0_OD3
A24	TMS	C24	GND	E24	CH0_OD7	G24	3.3V	J24	CH1_OD0
A25	2.5V	C25	CH1_OD4	E25	CH1_OD6	G25	CH2_OD0	J25	CH2_OD2
A26	GND	C26	PD_VD12	E26	PD_VD14	G26	PD_VD16	J26	2.5V
B1	2.5V	D1	A3	F1	A1	H1	VIDEO2_A1	K1	VIDEO2_B8
B2	GND	D2	A7	F2	A5	H2	VIDEO2_B2	K2	VIDEO2_A8
B3	A10	D3	PROG_B	F3	A8	H3	VIDEO2_A2	K3	VIDEO2_B9
B4	A16	D4	GND	F4	A13	H4	VIDEO2_B3	K4	VIDEO2_A9
B5	A23	D5	A21	F5	A19	H5	VIDEO2_A3	K5	VIDEO2_B10
B6	D0	D6	A28	F6	A26	H6	VIDEO2_B4	K6	VIDEO2_A10
B7	D6	D7	D7	F7	D5	H7	VIDEO2_A4	K7	VIDEO2_B11
B8	D15	D8	D13	F8	D11	H8	1.2V	K8	3.3V
B9	CS_B1	D9	CS_B0	F9	WR_B	H9	3.3V	K9	1.2V
B10	CAR2_PORT00	D10	YOBI_BUSREQ	F10	CS_B2	H10	3.3V	K10	1.2V
B11	CAR2_PORT07	D11	CAR2_PORT06	F11	CAR2_PORT04	H11	CAR2_PORT02	K11	GND
B12	CAR2_PORT04	D12	GND	F12	CAR2_PORT0H	H12	CAR2_PORT09	K12	GND
B13	RESERVED_A0	D13	CAR2_CSIRX	F13	CAR2_NTP2	H13	CAR2_NTP0	K13	3.3V
B14	RESERVED_B0	D14	YOBI_PORT1	F14	CAR2_CSICS	H14	SCLK0	K14	3.3V
B15	PD_VD2	D15	GND	F15	VSYNCIB0	H15	SCLK2D	K15	GND
B16	CH0_D0	D16	CH0_D3	F16	CH0_D5	H16	CH0_D7	K16	GND
B17	CH0_D9	D17	CH0_D11	F17	CH0_D13	H17	3.3V	K17	1.2V
B18	CH0_D15	D18	PD_VD5	F18	PD_VD1	H18	3.3V	K18	1.2V
B19	HSYNCIB1	D19	SCLKH	F19	CH1_D0	H19	1.2V	K19	3.3V
B20	CH1_D5	D20	CH1_D4	F20	CH1_D6	H20	CH1_D8	K20	CH1_D10
B21	ODDEVEN2	D21	HSYNCIB2	F21	SCLK2	H21	CH2_D0	K21	CH2_D2
B22	CH2_D9	D22	CH2_D11	F22	RESERVED_C0	H22	CH2_D12	K22	CH2_D14
B23	VSYNC00_B	D23	GND	F23	SCLK00	H23	CH0_OD0	K23	CH0_OD2
B24	TCK	D24	TDO	F24	CH0_OD6	H24	CH1_OD1	K24	CH1_OD3
B25	GND	D25	CH1_OD7	F25	CH2_OD1	H25	CH2_OD3	K25	CH2_OD5
B26	2.5V	D26	PD_VD13	F26	PD_VD15	H26	PD_VD17	K26	PD_VD18

L1	VDEO2_A11	N1	VDEO2_A18	R1	VDEO2_A26	U1	VDEO2_A33
L2	VDEO2_B12	N2	VDEO2_B19	R2	VDEO2_B27	U2	VDEO2_B34
L3	3.3V	N3	VDEO2_A19	R3	VDEO2_A27	U3	VDEO2_A34
L4	VDEO2_A12	N4	VDEO2_B20	R4	GND	U4	VDEO2_B35
L5	VDEO2_B13	N5	VDEO2_A20	R5	VDEO2_B28	U5	VDEO2_A35
L6	VDEO2_A13	N6	VDEO2_B21	R6	VDEO2_A28	U6	VDEO2_B36
L7	VDEO2_B14	N7	VDEO2_A21	R7	VDEO2_B29	U7	VDEO2_A36
L8	VDEO2_A14	N8	VDEO2_B22	R8	VDEO2_A29	U8	3.3V
L9	3.3V	N9	3.3V	R9	3.3V	U9	1.2V
L10	GND	N10	3.3V	R10	GND	U10	1.2V
L11	GND	N11	GND	R11	GND	U11	GND
L12	GND	N12	GND	R12	GND	U12	GND
L13	GND	N13	GND	R13	GND	U13	3.3V
L14	GND	N14	GND	R14	GND	U14	3.3V
L15	GND	N15	GND	R15	GND	U15	GND
L16	GND	N16	GND	R16	GND	U16	GND
L17	GND	N17	3.3V	R17	GND	U17	1.2V
L18	3.3V	N18	3.3V	R18	3.3V	U18	1.2V
L19	CH1_D12	N19	PD_VD10	R19	TEST_LED1	U19	3.3V
L20	CH1_D13	N20	PD_VD6	R20	TEST_LED2	U20	TEST_LED8
L21	CH2_D5	N21	CH2_D7	R21	TEST_LED3	U21	SV_BUSBUSY
L22	PD_VD7	N22	PD_VD9	R22	TEST_LED4	U22	SV_BUSREQ
L23	CH0_OD5	N23	CH0_OD4	R23	GND	U23	SV_BUSSTAT
L24	3.3V	N24	CH1_OD5	R24	TEST_LED5	U24	SV_BUSRESET
L25	CH2_OD4	N25	CH2_OD6	R25	TEST_LED6	U25	DX_DONE
L26	PD_VD19	N26	PD_VD21	R26	TEST_LED7	U26	SV_BURST
M1	VDEO2_B15	P1	VDEO2_A22	T1	VDEO2_B30	V1	2.5V
M2	VDEO2_A15	P2	VDEO2_B23	T2	VDEO2_A30	V2	VDEO2_B37
M3	VDEO2_B16	P3	VDEO2_A23	T3	3.3V	V3	VDEO2_A37
M4	GND	P4	VDEO2_B24	T4	VDEO2_B31	V4	VDEO2_B38
M5	VDEO2_A16	P5	VDEO2_A24	T5	VDEO2_A31	V5	VDEO2_A38
M6	VDEO2_B17	P6	VDEO2_B25	T6	VDEO2_B32	V6	VDEO2_B39
M7	VDEO2_A17	P7	VDEO2_A25	T7	VDEO2_A32	V7	VDEO2_A39
M8	VDEO2_B18	P8	VDEO2_B26	T8	VDEO2_B33	V8	3.3V
M9	3.3V	P9	3.3V	T9	3.3V	V9	1.2V
M10	GND	P10	3.3V	T10	GND	V10	1.2V
M11	GND	P11	GND	T11	GND	V11	3.3V
M12	GND	P12	GND	T12	GND	V12	3.3V
M13	GND	P13	GND	T13	GND	V13	3.3V
M14	GND	P14	GND	T14	GND	V14	3.3V
M15	GND	P15	GND	T15	GND	V15	3.3V
M16	GND	P16	GND	T16	GND	V16	3.3V
M17	GND	P17	3.3V	T17	GND	V17	1.2V
M18	3.3V	P18	3.3V	T18	3.3V	V18	1.2V
M19	CH1_D14	P19	TEST_SW1	T19	TEST_SW9	V19	3.3V
M20	CH1_D15	P20	TEST_SW2	T20	TEST_SW10	V20	TEST_SW16
M21	CH2_D4	P21	TEST_SW3	T21	TEST_SW11	V21	TP48
M22	PD_VD11	P22	TEST_SW4	T22	TEST_SW12	V22	TP50
M23	GND	P23	TEST_SW5	T23	TEST_SW13	V23	TP49
M24	CH1_OD2	P24	TEST_SW6	T24	3.3V	V24	TP52
M25	CH2_OD7	P25	TEST_SW7	T25	TEST_SW14	V25	<i>RESERVED_D10</i>
M26	PD_VD20	P26	TEST_SW8	T26	TEST_SW15	V26	2.5V

W 1	V D E O 2 _ B 4 0	AA 1	V D E O 2 _ B 4 8	AC 1	V D E O 2 _ A 5 6	AE 1	2.5V
W 2	V D E O 2 _ A 4 0	AA 2	V D E O 2 _ A 4 8	AC 2	V D E O 2 _ B 5 7	AE 2	GND
W 3	V D E O 2 _ B 4 1	AA 3	V D E O 2 _ B 4 9	AC 3	M 1	AE 3	M 0
W 4	V D E O 2 _ A 4 1	AA 4	V D E O 2 _ A 4 9	AC 4	GND	AE 4	S R 0 _ A 6
W 5	V D E O 2 _ B 4 2	AA 5	<i>RESERVED_G0</i>	AC 5	V D E O 2 _ A 5 7	AE 5	S R 0 _ D 8
W 6	V D E O 2 _ A 4 2	AA 6	V D E O 2 _ B 5 0	AC 6	S R 0 _ D 6	AE 6	S R 0 _ D 4
W 7	V D E O 2 _ B 4 3	AA 7	V D E O 2 _ A 5 0	AC 7	S R 0 _ D 2	AE 7	S R 0 _ D 1
W 8	1.2V	AA 8	V D E O 2 _ B 5 1	AC 8	S R 0 _ A 4	AE 8	S R 0 _ A 2
W 9	3.3V	AA 9	V D E O 2 _ A 5 1	AC 9	S R 0 _ A 0	AE 9	S R 0 _ A 1 6
W 10	3.3V	AA 10	S R 0 _ A 1 5	AC 10	S R A M 0 _ U B B	AE 10	S R 0 _ D 1 6
W 11	S R 0 _ D 1 4	AA 11	S R 0 _ D 1 2	AC 11	S R 0 _ D 1 0	AE 11	S R 0 _ D 9
W 12	S R 0 _ A 1 3	AA 12	S R 0 _ A 1 1	AC 12	GND	AE 12	S R 1 _ A 8
W 13	S R 1 _ A 6	AA 13	S R A M 1 _ W E B	AC 13	S R 1 _ D 7	AE 13	S R 1 _ D 5
W 14	S R 1 _ D 3	AA 14	S R 1 _ D 1	AC 14	X _ N T	AE 14	S R 1 _ A 4
W 15	S R 1 _ A 2	AA 15	S R 1 _ A 1	AC 15	GND	AE 15	S R 1 _ A 1 6
W 16	S R A M 1 _ O E B	AA 16	S R A M 1 _ L B B	AC 16	S R 1 _ D 1 5	AE 16	S R 1 _ D 1 4
W 17	3.3V	AA 17	S R 1 _ D 1 1	AC 17	S R 1 _ D 9	AE 17	S R 1 _ A 1 3
W 18	3.3V	AA 18	S R 1 _ A 1 0	AC 18	S R 2 _ A 8	AE 18	S R 2 _ A 6
W 19	1.2V	AA 19	S R A M 2 _ W E B	AC 19	S R 2 _ D 7	AE 19	S R 2 _ D 5
W 20	<i>RESERVED_D7</i>	AA 20	S R 1 _ D 2	AC 20	S R A M 2 _ C S B	AE 20	S R 2 _ A 4
W 21	<i>RESERVED_D6</i>	AA 21	S R 2 _ A 1	AC 21	S R 2 _ A 1 7	AE 21	S R 2 _ A 1 5
W 22	C A R 2 _ H D R S T B	AA 22	S R A M 2 _ L B B	AC 22	S R 2 _ D 1 5	AE 22	S R 2 _ D 1 3
W 23	C A R 2 _ D C O N D	AA 23	S R 2 _ D 1 0	AC 23	GND	AE 23	S R 2 _ A 1 3
W 24	C A R 2 _ D C O N D	AA 24	S R 2 _ A 1 1	AC 24	D O N E	AE 24	<i>RESERVED_E1</i>
W 25	C A R 2 _ F A I L D C	AA 25	<i>RESERVED_D5</i>	AC 25	<i>RESERVED_D1</i>	AE 25	GND
W 26	C A R 2 _ R E G O N 2 5	AA 26	<i>RESERVED_D4</i>	AC 26	<i>RESERVED_D0</i>	AE 26	2.5V
Y 1	V D E O 2 _ A 4 3	AB 1	V D E O 2 _ B 5 2	AD 1	S R 0 _ A 9	AF 1	GND
Y 2	V D E O 2 _ B 4 4	AB 2	V D E O 2 _ A 5 2	AD 2	S R 0 _ A 8	AF 2	2.5V
Y 3	3.3V	AB 3	V D E O 2 _ B 5 3	AD 3	GND	AF 3	M 2
Y 4	V D E O 2 _ A 4 4	AB 4	V D E O 2 _ A 5 3	AD 4	S R 0 _ A 7	AF 4	S R 0 _ A 5
Y 5	V D E O 2 _ B 4 5	AB 5	V D E O 2 _ B 5 4	AD 5	S R A M 0 _ W E B	AF 5	S R 0 _ D 7
Y 6	V D E O 2 _ A 4 5	AB 6	V D E O 2 _ A 5 4	AD 6	S R 0 _ D 5	AF 6	S R 0 _ D 3
Y 7	V D E O 2 _ B 4 6	AB 7	V D E O 2 _ B 5 5	AD 7	3.3V	AF 7	S R A M 0 _ C S B
Y 8	V D E O 2 _ A 4 6	AB 8	V D E O 2 _ A 5 5	AD 8	S R 0 _ A 3	AF 8	S R 0 _ A 1
Y 9	V D E O 2 _ B 4 7	AB 9	V D E O 2 _ B 5 6	AD 9	S R 0 _ A 1 7	AF 9	2.5V
Y 10	V D E O 2 _ A 4 7	AB 10	S R A M 0 _ O E B	AD 10	S R A M 0 _ L B B	AF 10	S R 0 _ D 1 5
Y 11	S R 0 _ D 1 3	AB 11	S R 0 _ D 1 1	AD 11	3.3V	AF 11	S R 0 _ A 1 4
Y 12	S R 0 _ A 1 2	AB 12	S R 0 _ A 1 0	AD 12	S R 1 _ A 9	AF 12	S R 1 _ A 7
Y 13	S R 1 _ A 5	AB 13	S R 1 _ D 8	AD 13	S R 1 _ D 6	AF 13	S R 1 _ D 4
Y 14	S R 2 _ D 2	AB 14	S R A M 1 _ C S B	AD 14	<i>RESERVED_E3</i>	AF 14	S R 1 _ A 3
Y 15	O P _ D 0	AB 15	S R 1 _ A 0	AD 15	S R 1 _ A 1 7	AF 15	S R 1 _ A 1 5
Y 16	S R A M 1 _ U B B	AB 16	S R 1 _ D 1 6	AD 16	3.3V	AF 16	S R 1 _ D 1 3
Y 17	S R 1 _ D 1 2	AB 17	S R 1 _ D 1 0	AD 17	S R 1 _ A 1 4	AF 17	S R 1 _ A 1 2
Y 18	S R 1 _ A 1 1	AB 18	S R 2 _ A 9	AD 18	S R 2 _ A 7	AF 18	2.5V
Y 19	S R 2 _ A 5	AB 19	S R 2 _ D 8	AD 19	S R 2 _ D 6	AF 19	S R 2 _ D 4
Y 20	S R 2 _ D 3	AB 20	S R 2 _ D 1	AD 20	3.3V	AF 20	S R 2 _ A 3
Y 21	S R 2 _ A 2	AB 21	S R 2 _ A 0	AD 21	S R 2 _ A 1 6	AF 21	S R A M 2 _ O E B
Y 22	S R A M 2 _ U B B	AB 22	S R 2 _ D 1 6	AD 22	S R 2 _ D 1 4	AF 22	S R 2 _ D 1 2
Y 23	S R 2 _ D 1 1	AB 23	S R 2 _ D 9	AD 23	S R 2 _ A 1 4	AF 23	S R 2 _ A 1 2
Y 24	3.3V	AB 24	S R 2 _ A 1 0	AD 24	GND	AF 24	<i>RESERVED_E2</i>
Y 25	<i>RESERVED_D9</i>	AB 25	<i>RESERVED_D3</i>	AD 25	<i>RESERVED_E0</i>	AF 25	2.5V
Y 26	<i>RESERVED_D8</i>	AB 26	<i>RESERVED_D2</i>	AD 26	C C L K	AF 26	GND

5.2 FPGA ROM configuration

Supplier : Xilinx

Model : XCF08PVOG48C 48pinTSOP

For more information, please refer to the Platform Flash In-System Programmable Configuration PROMS data sheet.

5.3 High speed status random access memory

Supplier : NEC

Model : ML86V7655 μ PD444016LG5-A8-7JF-A 44pinTSOP

Features

- 262,144 words by 16 bits organization
- Fast access time : 8, 10, 12 ns (MAX.)
- Byte data control : /LB (I/O1 – I/O8), /UB (I/O9 – I/O16)
- Output Enable input for easy application
- 3.3 V single power supply

For more information, please refer to the uPD444016L data sheet.

5.4 LVDS

Supplier : Thine

Model : THC213 48pinTQFP / THC214 48pinTQFP

Features

- Transmit 18bit data and 4bit control data through a
- single differential cable
- Wide frequency range: 5MHz to 40MHz
- Support INIT pattern and LOCK indicator
- Pre Emphasis Mode
- Clock Edge Selectable
- Dual Display Mode
- Power Down Mode
- Low power single 3.3V CMOS design
- 48pin TQFP/QFN

For more information, please refer to the THC213/THC214 data sheet.

5.5 NTSC decoder/encoder

Supplier : OKI

Model : ML86V7655 / ML86V7656 100pinTQFP

Features

- Supported video type: NTSC/PAL
- Scanning method: Interlace/Progressive/Single-field signals
- Input data format
 - ITU-R BT.656-4 type (Y/CbCr 4:2:2 10-bit multiplexing, synchronization signal information added)
 - ITU-R BT.601 (Y/CbCr 4:2:2 20-bit non-multiplexing (Y/CbCr 4:1:1 20-bit non-multiplexing))
 - Y/CbCr 4:2:2 10-bit multiplexing, without synchronization signal
 - YCbCr 4:2:2 20-bit non-multiplexing (progressive)
 - YCbCr 4:4:4 30-bit/24-bit non-multiplexing (interlaced/progressive)
 - RGB 4:4:4 30-bit/24-bit non-multiplexing (interlaced/progressive)
- Input pixel frequency (Input double-speed clock frequency)
 - 12.272727 MHz (24.545454 MHz): NTSC Square Pixel
 - 13.5 MHz (27 MHz): NTSC/PAL ITU-R BT.601
 - 14.318182 MHz (28.636364 MHz): NTSC 4fsc
 - 14.75 MHz (29.5 MHz): PAL Square Pixel
 - 18 MHz (36 MHz): NTSC/PAL ITU-R BT.601 wide
- Output format
 - Composite (CVBS)
 - S-Video (Y/C separate signals)
 - RGB (Interlace/Progressive)
 - YCbCr component (Interlace/Progressive)
- Scan type conversion function / Color space conversion function
 - Interlace to Progressive / Progressive to Interlace
 - YCbCr to RGB / RGB to YCbCr
- Built-in 6ch 11-bit DAC: Capable of simultaneous output of composite, S-video, YCbCr or RGB
- Output load resistance: 300 Ohm (A video amp is required when a TV monitor is connected.)
- Master/Slave operation (Slave only for ITU-R BT.656 mode)
- Color bar output
- 3-bit title graphic input interface
- Luminance adjustment
- RGB gain adjustment
- Expanded luminance range mode

- Synchronization signal level adjustment
- CGMS/WSS information adding function
- Supports Macrovision copyguard function (only available in the ML86V7656)
 - Conforms to version 7.1.L1 for interlace
 - Conforms to version 1.2 for progressive
- I2C-bus type serial interface
- Supply voltage: 3.3 V (I/O supply)/2.5 V (core supply) (SCL and SDA pins only, 5 V tolerant)
- Package: 100-pin plastic TQFP (TQFP100-P-1414-0.5-K) (ML86V7655TB/ML86V7656TB)

For more information, please refer to the ML86V7666/ ML86V7665 data sheet.

5.6 RS485 transceivers

Supplier : Linear Technology

Model : LTC2850CS8 8-LEAD PLASTIC MSOP

Features

- 3.3V Supply Voltage
- 20Mbps Maximum Data Rate
- No Damage or Latchup Up to $\pm 15\text{kV}$ HBM
- High Input Impedance Supports 256 Nodes (C, I-Grade)
- Operation Up to 125°C (H-Grade)
- Current Limited Drivers and Thermal Shutdown
- Delayed Micropower Shutdown: $5\mu\text{A}$ Maximum (C, I-Grade)
- Power Up/Down Glitch-Free Driver Outputs
- Low Operating Current: $370\mu\text{A}$ Typical in Receive Mode
- Compatible with TIA/EIA-485-A Specifications

For more information, please refer to the LTC2850 data sheet.

5.7 Equipment connection cable

NEC recommends using a category 7 Ethernet cable 7(600MHz/10GBASE-T)

6 Revision history

Version	Date	Document Number	Description
1.0	July 2009	U19880EE1V0UM00	First version

The following revision list shows all functional changes compared to the previous version.

Chapter	Page	Description