RL78 Development Environment Migration Guide

Migration between RL78 family (IDE ed.) (CA78K0R to CC-RL)

December 28, 2016 R20UT3415EJ0102

Software Business Division Renesas System Design Co., Ltd



Introduction

- This document describes how to manipulate projects in CS+ to migrate projects created for the CA78K0R C compiler for the RL78 family of MCUs to the CC-RL C compiler for the RL78 family of MCUs.
- This document describes the CS+ integrated development environment, the CA78K0R C compiler for the RL78 family of MCUs, and the CC-RL C compiler for the RL78 family of MCUs. The applicable versions are as follows.
 - •CS+ V4.01.00
 - CA78K0R V1.20 and later
 - •CC-RL V1.03.00



Agenda

 Introduction 	Page 2
 Porting Projects to CS+ for CC-RL 	Page 4
- Starting up CS+	Page 5
- Creating a New Project	Page 7
- Utilizing an Existing Project	Page 8
 Differences from CA78K0R Projects 	Page 9
- Generated Files	Page 10
- Startup Files	Page 11
- iodefine.h	Page 13
- Section Allocation	Page 15
- Optimization Options	Page 18



Porting Projects to CS+ for CC-RL



Porting Projects to CS+ for CC-RL

CA78K0R projects that have been created using CS+ or CubeSuite+ can be ported to the CS+ environment for CC-RL in either of the following two ways.

Method 1 : Create a new project with CS+.

Create a new project in CS+ for RL78 and register existing source files that you have.

Method 2 : Utilize an existing project.

Utilize a CA78K0R CS+ or CubeSuite+ project to create a new project with CS+ for CC-RL.

Process	Method 1	Method 2
Source file registration	Manual	Automatic
Option setting	Manual	(Partially) automatic
Source file folder location	No care needs to be taken regarding the file registration location.	The folder structure should be the same as that of the existing project. ^(Note)
Conflict between source files and automatically generated files	Care should be taken regarding conflict at manual file registration.	Files should be modified after a project is created.
(Note): If you do not convert the course	files a build error may acour if the structures	s of folders differ and the naths to the folders are

(Note): If you do not convert the source files, a build error may occur if the structures of folders differ and the paths to the folders are not specified.

Creating a New Project

After creating a new project, register and use the existing source files for CA78K0R.





Utilizing an Existing Project (1/2)

During the process of creating a new project, select [Pass the file composition of an existing project to the new project]. Then select a project that was created using CA78K0R.





Remark:

Utilizing an Existing Project (2/2)

When you create a new project, you can convert the existing source files of CA78K0R compiler to the source files of CC-RL.

Source Con	rt Settings	x			
	You can convert the project composition files like source files for the build tool of the new project. Do you really want to convert source files? * Original source files are overwritten by conversion.	N			
	 e Yes c No 				
Backup of project before conversion. Image: C:\sample_backup Browse					
	OK Cancel Hel	P			



Differences from CA78K0R Projects



Generated Files

When a new project is created for CC-RL, the following files necessary for development will be generated.

Note:

- Startup file (cstart.asm)
- •hdwinit initial-setting function file (hdwinit.asm)
- stkinit stack initial-setting function (stkinit.asm) (This is not output for an MCU with the RL78-S1 core.)
- •main function file (main.c)
- SFR file (iodefine.h)





Startup File (1/2)

The following shows the contents of the startup file registered in the project tree.



KENESAS



When the main function and hdwinit function are registered in the existing project, use either of the following two ways to exclude the files that are automatically generated during project creation from the target of build.

- Delete the files from the project tree.
- Select [No] for "Set as build-target" in the property of the main.c and hdwinit.asm files registered in the project tree.

<u>e</u> _	main.c Property		a p -+
4	Build		
	Set as build-target	No	•
	File type	C source file	



iodefine.h (1/2)

The declarations in this file can be used in a C source file to access SFRs in the RL78.



RENESAS

iodefine.h (2/2)

It's possible by the next one of ways for inclusion iodefine.h to source files.

- •Write #include "iodefine.h" in each source file.
 - Description is needed every each source file.

- It's necessary to do inclusion before an interrupt request name of vector table designation(#pragma interrupt) and a description of SFR access.

- Specify -preinclude=iodefine.h by a compilation option.
 - -It's applied to all source files.
 - When SFR name and an interrupt request name are used by the different use, #define is replaced by a definition

in iodefine.h.	<example c="" file="" of="" source=""> #include "iodefine.h"</example>	CC-RL Property	a p -+
		Outputs additional information for inter-module optimization No	*
	void main(void) {	Preprocess Additional include paths Additional include paths[2]	
	ADM2 = 0x12; P0_bit.no2 = 1;	Include files at head of compiling units Include files at head of compiling units	
	<pre>} #pragma interrupt inter (vect=INTP0)</pre>	Macro definition Macro undefinition[0] Macro undefinition[0]	
	<pre>voidnear inter (void) { /*Interrupt processing*/ }</pre>	Include files at head of compiling units Specifies include files at head of compiling units. This option corresponds to the -preinclude option of the ccrl command	
		Common Options Compile Options Assemble Options Link Options Hex Output Options I/O Header File G	eneration Options

RENESAS

Section Allocation (1/3)

Specify allocation of program and data sections on the Link Options tabbed page of the Property panel.

✓ CC-RL Property			₽ -+	
▷ List			A	
Variables/functions information				
4 Section				
Layout sections automatically No Section start address .const,.text,.RLIB,.SLIB,.textf,.constf,.data,.sdata/03 Section that outputs external defined symbols to the file Section that outputs external defined symbols to the file	000,.dataR,.b	ss/F9F00,.sdi	ataR , . sbss/FFE 20	
ROM to RAM mapped section ROM to RAM mapped section[2]				
Verify	-		E	
▷ Message	Section Setting	s		×
> Others		0		
Layout sections automatically Specifies whether to automatically layout sections.	Address	Section		<u>A</u> dd
This option corresponds to the -AUTO_SECTION_LAYOUT option of the rlink command.	0x02000	.const		Modify
,		.text		<u></u>
Common Options / Compile Options / Assemble Options / Link Options / Hex Output Options / I/O H		.data		New <u>O</u> verlay
For soction allocation, specify the		.sdata		<u>R</u> emove
For section allocation, specify the		.textf		
section names generated by the		.constf		Up Down
compiler.	0xFEF00	.dataR		
complier.		.bss		
		.stack_bss		
Refer to the link directive file created for	0xFFE20	.sdataR		Import
		.sbss		Export
CA78K0R and modify section allocation.				
			OK Cancel	Help

Any section can be allocated to a desired address.



Section Allocation (2/3)

CC-RL generates sections with default section names.

Default Section Name	Relocation Attribute	Description
.callt0	CALLT0	Section for the callt function call table
.text	TEXT	Section for code (allocated to near area)
.textf	TEXTF	Section for code (allocated to far area)
.textf_unit64kp	TEXTF_UNIT64KP	Section for code (the section is allocated so that the start address is an even number and the section does not extend over a 64-KB - 1 boundary)
.const	CONST	ROM data (allocated to near area) (in mirror area)
.constf	CONSTF	ROM data (allocated to far area)
.data	DATA	Section for initialized data (with initial values, allocated to near area)
.dataf	DATAF	Section for initialized data (with initial values, allocated to far area)
.sdata	SDATA	Section for initialized data (with initial values, variables allocated to saddr)



Section Allocation (3/3)

(Note) : The section name cannot be modified through #pragma section.

Default Section Name	Relocation Attribute	Description
.sbss_bit	SBSS_BIT	Section for bit data area (uninitialized, variables allocated to saddr)
.bss_bit	BSS_BIT	Section for bit data area (uninitialized, allocated to near area)
.bss	BSS	Section for data area (uninitialized, allocated to near area)
.bssf	BSSF	Section for data area (uninitialized, allocated to far area)
.sbss	SBSS	Section for data area (uninitialized, variables allocated to saddr)
.option_byte	OPT_BYTE	Section dedicated for user option byte and on-chip debug settings
.security_id	SECUR_ID	Section dedicated for security ID setting
.vect ^(Note)	AT	interrupt vector table
.dataR	DATA	Section for initialized data RAM (initialized, allocated to near area) Defined in the startup file.
.sdataR	DATA	Section for initialized data RAM (initialized, allocated to saddr area) Defined in the startup file.
.RLIB ^(Note)	TEXTF	Section for code of runtime libraries.
.SLIB ^(Note)	TEXTF	Section for code of standard libraries.
sas System Design Co., Ltd. All rights reserved.		Page 17 RENESAS

Optimization Options (1/4)

- The optimization techniques of the Renesas compilers and linkage editors have been enhanced to a higher level that matches the RL78 MCUs (optimum register assignment, optimum instruction selection, instruction scheduling, etc.) to generate compact codes.
 - Optimization by the compiler
 - Easy selection of optimization mode
 - Selection of size or speed precedence
 - Wide-range optimization at compilation
 - Inline expansion of functions in multiple files
 - Detailed optimization settings
 - Loop expansion, inline function expansion, replacement of a function call at the end of a function with a br instruction, etc.
 - Optimization by the optimizing linkage editor
 - Inter-module optimization
 - Branch instruction optimization
 - Detailed settings for disabling optimization

Optimization Options (2/4)

Specify options on the Compile Options tabbed page in the CC-RL (build tool) Property panel.

X,	CC-RL Property	a p -+
	Add debug information	Yes(-g)
2	Optimization Level of optimization	Default Optimization(None)
4	Optimization(Details)	
	Maximum number of loop expansions Remove unused static functions	Yes(To adjust the level of optimization)(None)
	Perform inline expansion	Yes(To adjust the level of optimization)(None)
	Use br instruction to call a function at the end of the function	Yes(To adjust the level of optimization)(None)
	Perform inter-module optimization	No
	Perform optimization considering type of data indicated by pointer	No
	Outputs additional information for inter-module optimization	No
4	··Preprocess·····	
Se	evel of optimization elects the level of the optimization for compiling. is option corresponds to the -O option of the ccrl command.	
(Common Options \lambda Compile Options 🖌 Assemble Options 🖌 I	Link Options 🖌 Hex Output Options 🤺 I/O Header File Generation Options / 🖛



Optimization Options (3/4)

Optimization options can be specified as follows through the selection of ROM size precedence or execution speed precedence. In addition, optimization can be fine-tuned through detailed setting items.

Optimization	Description		Optimization Level			
Item			-Ospeed	-Odefault	-Onothing	
unroll	Loop expansion (the maximum rate of increase in code size after loop expansion)	1	2	1	1	
delete_static_func	Deletion of unused static functions	on	on	on	off	
inline_level	Inline expansion of functions (level of expansion)*1	3	2	3	-	
inline_size	Size of inline expansion *2	0	100	0	-	
tail_call	Replacement of a function call at the end of a function with a br instruction	On	On	On	Off	

*1 Level of expansion

0: Suppresses all inline expansion including the function for which #pragma inline is specified.

1: Performs inline expansion for only a function for which #pragma inline is specified.

2: Distinguishes a function that is the target of expansion automatically and expands it.

3: Distinguishes the function that is the target of expansion automatically and expands it, while minimizing the increase in code size.

However, even if 1 to 3 is specified, the function specified by #pragma inline may not be expanded depending on the contents of the function and the status of compilation.

*2 Size of inline expansion : This specifies the maximum increasing rate (%) of the code size up to which inline expansion is performed.

Optimization Options (4/4)

The RL78 build environment provides optimization by the linkage editor in addition to optimization by the compiler. The information, such as allocation addresses, obtained at linkage is used for optimization to generate more efficient codes.





Revision History

Revision	Description	Page
Rev.1.00	First revision	-
Rev.1.01	Modification of version number of CS+	P2
	Addition of method including iodefine.h file	P12
Rev.1.02	Modification of version number of CS+ and CC-RL	-



Renesas System Design Co., Ltd.

