

Introduction

The DeCAPitator is designed to reduce the number of bulk capacitors required at the output of a switching DC/DC converter powering a microprocessor in a portable computer. It contains two high-speed linear regulators which are only active if the processor core voltage is disturbed by a fast moving load transient. Figure 1 shows the HIP6200 in its typical application. Refer to the HIP6200 data sheet [1] for detailed specifications.




FIGURE 1. DeCAPitator IN A TYPICAL APPLICATION - PORTABLE CPU DYNAMIC REGULATOR

DeCAPitator Evaluation Tool

The HIP6200EVAL1 is an evaluation board which demonstrates the DeCAPitator’s effectiveness in dealing with high-speed load transients. The board consists of a DC/DC converter with two different output stages: (1) a simple L-C filter containing eleven 220µF low-ESR tantalums, and (2) an L-C filter with only five 100µF low-ESR tantalums and the HIP6200 and its associated circuitry. On each output stage is a high edge-rate transient generator capable of producing 8A (or higher) transients. A block diagram of the evaluation board is shown in Figure 2 and the complete schematic, bill-of-materials, and board description is contained in the appendix.

Supporting Circuitry on the HIP6200EVAL1

The evaluation board has peripheral circuitry to enable the user to easily verify the performance and value of the HIP6200.




FIGURE 2. BLOCK DIAGRAM OF HIP6200EVAL1

DC/DC Converter

The DC/DC converter uses a Intersil HIP6004 PWM controller, which is suited for desktop applications. It contains a 5-bit DAC for output voltage programmability and uses voltage mode control. The evaluation board uses four of the five bits to allow the user to select outputs from 1.3V to 2.05V. Refer to Table 1 for the programming code. The evaluation board accepts 12V for its input power source; the HIP6004 can down convert 5V or less, but requires 12V for internal bias.

TABLE 1. DC/DC CONVERTER VOLTAGE PROGRAMMING

JUMPER SETTING				NOMINAL OUTPUT VOLTAGE
JP3	JP2	JP1	JP0	
1	1	1	1	1.30
1	1	1	0	1.35
1	1	0	1	1.40
1	1	0	0	1.45
1	0	1	1	1.50
1	0	1	0	1.55
1	0	0	1	1.60
1	0	0	0	1.65
0	1	1	5	1.70
0	1	1	0	1.75
0	1	0	1	1.80
0	1	0	0	1.85
0	0	1	1	1.90
0	0	1	0	1.95
0	0	0	1	2.00
0	0	0	0	2.05

NOTE: 1 = jumper open, 0 = jumper closed

Linear Regulator

The HIP6200 uses 5V for bias and also for its high-side device power source. For this reason, a Intersil ICL7663 linear regulator is included on board to provide a 5V source. Though this 5V source supplies up to 8A of current for short periods of time when the HIP6200 turns on its upper amplifier, its average current is small due to the low frequency of the transient events and the low duty-cycle of the current being sourced from the 5V rail.

The linear regulator is included on the evaluation board for user convenience only. It allows the HIP6200EVAL1 to be powered from a single 12V supply voltage.

Transient Generator

The HIP6200EVAL1 includes a high di/dt transient load generator for each output stage. The transient generator is set for approximately an 8A load step when the converter output voltage is 1.7V and the edge-rates are set for about 40A/μs. The load pulse is about 350μs at a 70Hz repetition rate.

The load step size can be modified by adding or removing load resistors (R₆₋₁₇ and R₂₄₋₃₅ in [Figure 7](#)). This process is necessary to maintain an approximately 8A step size with a V_{OUT} other than 1.7V. The number of load resistors required as a function of V_{OUT} and load transient step size (I_{STEP}) can be approximated by:

$$N = \frac{2}{\left(\frac{V_{OUT}}{I_{STEP}} - r_{DS(ON)} \right)} \quad (\text{EQ. 1})$$

where:

N = number of 2Ω load resistors

r_{DS(ON)} = on-resistance of MOSFET (Q₃ or Q₅)

After calculating N, the number should be rounded to the nearest integer.

Operational Modes

The HIP6200EVAL1 allows the user to verify the DeCAPitator's value by comparing the output response to a load transient under three different situations. Two switches (S₁ and S₂) provide the user with the ability to exercise the evaluation board in all three operational modes. [Table 2](#) details the switch positions required for each mode. Refer to the board description in the appendix for the board orientation in reference to the up/down switch position. In addition, there is a third switch provided (S₃) to disable the DC/DC converter.

Always disable the converter before changing operational mode.

TABLE 2. HIP6200EVAL1 SWITCH POSITIONS

SWITCH POSITION		OPERATIONAL MODE	OUTPUT VOLTAGE	HIP6200 POWERED
S ₁	S ₂			
Up	Up	1	V _{OUT1}	No
Up	Down	2	V _{OUT1}	Yes
Down	Don't Care	3	V _{OUT2}	No

Switch 1 selects which output is regulated and dynamically loaded by routing the correct output voltage to feedback and also selecting the correct transient generator to receive bias power. S₂ simply enables or disables the HIP6200.

DeCAPitator Performance


The DeCAPitator allows equivalent converter transient response with much less bulk output capacitance. This is witnessed in [Figure 3](#), which displays the results which are attained by exercising the evaluation board in its three different modes of operation. The top row of oscilloscope photos show the peak-to-peak voltage excursion resulting from both the 0 to 8A and 8 to 0A load transients. Both the leading and falling edges of the transient step are approximately 40A/μs. The middle row details the leading edge and the bottom row shows the falling edge.

The HIP6200's effectiveness is readily seen by comparing column 2 vs. column 1 and its value is better judged by comparing column 2 vs. column 3. The output voltage response is equivalent or better for mode 2 in comparison to mode 3. Mode 2 uses 600μF of capacitance (including +5V cap) versus 2420μF for mode 3.

The HIP6200EVAL1 has component locations available for up to three 1μF ceramic capacitors on V_{OUT1}. As evidenced by [Figure 3](#), the DeCAPitator does an excellent job of handling the edges of the load transient without any ceramic capacitors on the output. With some ceramics, it is able to reduce the voltage deviation further. [Figure 4](#) shows the leading edge of the transient with no ceramic caps, with (1) 1μF ceramic, and with (3) 1μF ceramics. The three additional ceramic capacitors reduce the leading-edge voltage deviation by about 14mV.

OPERATIONAL MODE 1


$C_{OUT} = (5) 100\mu\text{F}$,
No DeCAPitator



TIME (50 μs /DIV)

OPERATIONAL MODE 2


$C_{OUT} = (5) 100\mu\text{F}$
DeCAPitator (with (1) 100 μF +5V Cap)




TIME (50 μs /DIV)

OPERATIONAL MODE 3


$C_{OUT} = (11) 220\mu\text{F}$,
No DeCAPitator




TIME (50 μs /DIV)




TIME (2.5 μs /DIV)




TIME (2.5 μs /DIV)




TIME (2.5 μs /DIV)



TIME (10 μs /DIV)




TIME (10 μs /DIV)



TIME (10 μs /DIV)

NOTE: $V_{OUT} = 1.7\text{V}$, Load Transient = 8A with $di/dt = 40\text{A}/\mu\text{s}$.

FIGURE 3. TRANSIENT RESPONSE WAVEFORMS



NOTE: Ceramic capacitors enhance the HIP6200's ability to handle fast edge-rate transients.

FIGURE 4. EXPANDED VIEW OF LEADING EDGE OF LOAD TRANSIENT




FIGURE 5. COMPARISON OF V_{OUT1} RESPONSE WITH AND WITHOUT V_{OUT2} OUTPUT STAGE PHYSICALLY CONNECTED

Because the evaluation board uses two output stages, there is some cross conduction between the two outputs unless the unloaded output is physically disconnected from the circuit. A good way to do this is by unsoldering one lead of the current looker wires of the unloaded side. [Figure 5](#) shows how the unloaded output can affect the output under test if the unloaded output is connected. The HIP6200 remains off due to this cross-conduction because the output voltage deviation is slow moving.

The evaluation board is shipped with the output stages physically connected for user convenience in comparing performance of the different operational modes of the board. It is important to note that the board provides the important information if the unloaded output is connected. The user should be aware that the loaded output may look like it is misbehaving if the unloaded output is not disconnected.

+5V Bus

Since the DeCAPitator supplies current from a 5V source when its upper amplifier is on, it is important to verify that the 5V bus is not disturbed greatly. [Figure 6](#) shows both V_{CC} and P_{VCC} in response to the 0-8A load transient. In a system implementation, V_{CC} will be tied to the system 5V bus and P_{VCC} will remain local to the HIP6200. P_{VCC} and V_{CC} are connected through an on-chip 10Ω (typical) resistor.




FIGURE 6. DeCAPitator DISTURBS +5V BUS (V_{CC}) MINIMALLY

Power Dissipation/Thermal

Measuring the power dissipation of the HIP6200 in its intended application is very difficult. The output current of the DeCAPitator must be monitored to measure its power. However, most current sensing elements will dramatically affect the performance of the part, and hence the power dissipation. We can monitor the case temperature of the IC with reasonable accuracy, providing us some indication of the power dissipation.

Figure 7 plots the measured DeCAPitator case temperature and a predicted junction temperature versus transient frequency. The measured data was taken on the HIP6200EVAL1 at room temperature at five distinct transient frequencies by varying the value of C₃₆ and R₂₂. The 10°C temperature rise at low transient frequencies is attributed to the PC board self-heating due to the transient load resistors.




FIGURE 7. PREDICTED AND MEASURED DECAPITATOR TEMPERATURE RISE

The predicted junction temperature is based on an approximation of power dissipation (Equations 3-7 in the HIP6200 datasheet) and the parameters of the evaluation board:

$$I_{STEP} = 8.3A$$

$$T_{R1} = 6.5\mu s$$

$$T_{R2} = 24\mu s$$

$$\theta_{JA} = 85^{\circ}C/W$$

The above parameters were measured on the evaluation board. The thermal impedance was derived in a separate experiment where the DeCAPitator was biased 'on' with a small DC load. No external airflow was provided to achieve the 85°C/W number.

In most microprocessor applications, severe load transient excursions will take place at frequencies well below 1kHz, thus rendering thermal considerations a non-issue.

Conclusion

The Intersil HIP6200 DeCAPitator is a very high-speed device containing two part-time linear regulators. It can reduce DC/DC converter output capacitor requirements in microprocessor applications where the core voltage is 2V or less. The HIP6200EVAL1 is an evaluation vehicle which demonstrates the value of the DeCAPitator in a simulated processor application.

Reference

For Intersil documents available on the web, see <http://www.intersil.com>.

[1] [HIP6200, HIP6201 Datasheet](#), Intersil Corporation.




FIGURE 8.

Application Note 9763

Parts List for HIP6200EVAL1

ITEM #	PART NUMBER	DESCRIPTION	PACKAGE	QTY	REF	VENDOR
1	ICL7663SACBA	CMOS Voltage Regulator	SOIC-8	1	U1	Intersil
2	HIP6004CB	Sync-Buck PWM Controller	SOIC-20	1	U2	Intersil
3	HIP6200	DeCAPitator Dynamic Regulator	SOIC-8	1	U3	Intersil
4	HIP2100IB	Half-Bridge Driver	SOIC-8	2	U4-5	Intersil
5	RF1K49157	MOSFET, 30M Ω , 30V	SOIC-8	4	Q ₁₋₃ , Q ₅	Intersil
6	MMBT2222ALT	Transistor, NPN, 40V	SOT-23	3	Q ₄ , Q ₆₋₇	Motorola
7	GT21MSCKE	Switch, double-pole, double-throw		1	S ₁	C&K
8	GT11MSCKE	Switch, single-pole, double-throw		1	S ₂	C&K
9	GT12MSCKE	Switch, single-pole, single-throw		1	S ₃	C&K
10	1N4148	Rectifier 75V	DO35	1	CR ₅	Various
11	MBRS360T3	Rectifier, Schottky, 3A, 60V	DO-214AB	1	CR ₆	Motorola
12	MBRS0520T1	Rectifier, Schottky, 0.5A, 20V	SOD-123	2	CR ₇₋₈	Motorola
13	PO520	3uH, 8A Inductor	LCI-37	2	L ₁₋₂	Pulse
14	0.47 μ Ceramic	Cap, Ceramic, Y5V, 0.47 μ , 16V	1206	1	C ₁	AVX
15	0.1 μ Ceramic	Cap, Ceramic, X7R, 0.1 μ , 25V	0805	5	C ₁₁ , C ₁₅ , C ₃₅ , C ₃₈ , C ₅₂	Various
16	TPSE107M016	Cap, TPS Tantalum, 16V, 100 μ	E Case	4	C ₆₋₉	AVX
17	0.047 μ Ceramic	Cap, Ceramic, X7R, 0.047 μ	0805	1	C ₁₀	various
18	1206YZ105MAT1A	Cap, Ceramic, X7S, 1 μ , 16V	1206	2	C ₁₂₋₁₃	AVX
19	22p Ceramic	Cap, Ceramic, X7R, 22p	0805	1	C ₁₆	Various
20	1000p Ceramic	Cap, Ceramic, X7R, 1000p	0805	1	C ₁₄	Various
21	4700p Ceramic	Cap, Ceramic, X7R, 4700p	0805	1	C ₁₇	Various
22	TPSD107M010	Cap, TPS Tantalum, 10V, 100 μ	D Case	6	C ₁₉₋₂₃ , C ₃₇	AVX
23	6800p Ceramic	Cap, Ceramic, X7R, 6800p	0805	2	C ₃₄ , C ₅₁	Various
24	TAJC685M016	Cap, Tantalum, 6.8 μ , 16V	C Case	2	C ₃₆ , C ₅₃	AVX
25	8200p Ceramic	Cap, Ceramic, X7R, 8200p	0805	1	C ₃₉	Various
26	TPSE227M010	Cap, TPS Tantalum, 10V, 220 μ	E Case	12	C ₂ , C ₄₀₋₅₀	AVX
27	49.9k Ω	Resistor, 49.9k Ω , 1% 0.1W	0805	1	R ₁	Various
28	6.04k Ω	Resistor, 4.02k Ω , 1% 0.1W	0805	1	R ₂	Various
29	1k Ω	Resistor, 1k Ω , 1% 0.1W	0805	3	R ₅ , R ₂₀ , R ₃₈	Various
30	2 Ω	Resistor, 2 Ω , 1% 0.125W	1206	23	R ₆₋₁₆ , R ₂₄₋₃₄ , R ₅₂	Various
31	20 Ω	Resistor, 20 Ω , 5% 0.25W	1210	2	R ₂₃ , R ₄₁	Various
32	100 Ω	Resistor, 100 Ω , 1% 0.1W	0805	3	R ₁₈ , R ₃₆ , R ₅₁	Various
33	64.9 Ω	Resistor, 64.9 Ω , 1% 0.1W	0805	2	R ₁₉ , R ₃₇	Various
34	20k Ω	Resistor, 20k Ω , 1% 0.1W	0805	3	R ₃ , R ₂₁ , R ₃₉	Various
35	499 Ω	Resistor, 499 Ω , 1% 0.1W	0805	2	R ₂₂ , R ₄₀	Various
36	604k Ω	Resistor, 604k Ω , 1%, 0.1W	0805	1	R ₅₃	Various
37	210k Ω	Resistor, 210k Ω , 1%, 0.1W	0805	1	R ₅₄	Various
38	10k Ω	Resistor, 10k Ω , 5%, 0.1W	0805	1	R ₅₅	Various
39	1514-2	Terminal Post		6	+12V _{IN} , V _{OUT1} , V _{OUT2} , RTN	Keystone
40	1314353-00	Scope Probe Test Point		2	V _{OUT1} , V _{OUT2}	Tektronix
41	SPCJ-123-01	Test Point		6	CAP, P5VB, Q _{3D} , Q _{5D} , COMP, P _{VCC}	Jolo

Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding.

For information regarding Intersil Corporation and its products, see www.intersil.com




FIGURE 9. TOP - SILK SCREEN




FIGURE 10. INTERNAL ONE




FIGURE 11. GND




FIGURE 12. SOLDER SIDE