

# Design tip: Clocking Architecture in IDT PCIe<sup>®</sup> Gen2 Switches

# **Description**

The PCI Express<sup>®</sup> (PCIe<sup>®</sup>) Base Specification states that the reference clocks for ports at the two ends of a PCI Express Link must be modulated such that they never exceed a total of 600 ppm (parts per million) difference. PCI Express specifications also permit use of SSC (Spread Spectrum Clocking) with +0 to -5000 ppm modulation of clock frequency at a modulation rate not to exceed 33 kHz.

Let's take a quick look at the clocking architecture in the IDT PCIe Gen2 switches.

The clocking architecture within the IDT Gen2 PCIe system interconnect switches has two differential Global Reference Clock inputs (GCLKP[1:0]/GCLKN[1:0]) and differential Port Reference Clock inputs (PxCLK) for ports that support local port clocking. For the Global Reference Clock inputs, none must be left unconnected and both must be connected to the same source. Unused Port Reference Clock inputs must be connected to Vss.



IDT® Design tip: CLOCKING ARCHITECTURE IN IDT PCIe® GEN2 SWITCHES

The Global Reference Clock inputs to the PLL are used to generate all of the clocks required by the internal switch logic and the SerDes. The Local Port Reference Clock input associated with a port (or a group of ports in the Gen2 Inter-Domain Switches) is used by the SerDes only when a port (or a group of ports in the Gen2 Inter-Domain Switches) is configured to function in local port clocked mode. Local Port Clock refers to the clock that a port uses to receive and transmit serial data.

The differential clock inputs require the signal source to drive OV common-mode, and the REFCLK signal must meet the electrical specifications defined in the PCI Express Base 2.0 specification and the IDT device datasheet.

The Port Reference Clock inputs support Spread Spectrum Clocking (SSC) for reduced EMI and allow isolation of this SSC from the rest of the switch. The PCI Express Base 2.0 specification permits an SSC down-spread technique, which only allows from +0% to -0.5% (+0 to -5000 ppm) of the nominal data rate frequency at a modulation rate not to exceed 30 kHz - 33 kHz while still meeting  $\pm$ 300 ppm requirement (link partners cannot exceed a total of 600 ppm difference).

If SSC is used by the global reference clock, the same clock source or generator must be used for all link partners of the switch, both upstream and downstream.

There are no skew requirements between the Global Clock input and a Port Reference Clock input or between any of the Port Reference Clock inputs. A constant phase difference is acceptable.

The switch supports both 100 MHz and 125 MHz reference Global Clock inputs and the frequency selection is made via the Global Clock Frequency Select (GCLKFSEL) pin.

## Conclusion

A large variety of server, storage, communication and other embedded applications can be realized using IDT PCIe switches. For more information, visit http://www.idt.com/go/PCIe-Clocks.

### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.