



**Specific Changes: Applies to the ICS810251AGILF.**

**1.) Tables 4A & 4B:**

*From:*

**Table 4A. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{REF}$	Input Reference Frequency			25		MHz
				125		MHz
$f_{VCO}$	VCXO-PLL Frequency			25		MHz
$f_{OUT}$	Output Frequency			25		MHz
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter; NOTE 1				45	ps
$t_{jit}(\theta)$	RMS Phase Jitter (Random); NOTE 2	$f_{OUT} = 25MHz$ , Integration Range: 1kHz – 1MHz		0.22		ps
$t_{JIT(PER)}$	Period jitter				5	ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	500		1200	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 616Hz bandwidth filter.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Please refer to the Phase Noise Plot.

**Table 4B. AC Characteristics,  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{REF}$	Input Reference Frequency			25		MHz
				125		MHz
$f_{VCO}$	VCXO-PLL Frequency			25		MHz
$f_{OUT}$	Output Frequency			25		MHz
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter; NOTE 1				35	ps
$t_{jit}$	RMS Phase Jitter (Random); NOTE 2	$f_{OUT} = 25MHz$ , Integration Range: 1kHz – 1MHz		0.24		ps
$t_{JIT(PER)}$	Period jitter				10	ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	700		2200	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 616Hz bandwidth filter.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Please refer to the Phase Noise Plot.

To:

**Table 4A. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{REF}$	Input Reference Frequency			25		MHz
				125		MHz
$f_{VCO}$	VCXO-PLL Frequency			25		MHz
$f_{OUT}$	Output Frequency			25		MHz
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter; NOTE 1				45	ps
$t_{jit}(\theta)$	RMS Phase Jitter (Random); NOTE 2	$f_{OUT} = 25\text{MHz}$ , Integration Range: 1kHz – 1MHz		0.22		ps
$t_{JIT(PER)}$	Period jitter				5	ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	500		1200	ps
odc	Output Duty Cycle; NOTE 3		48		52	%
odc	Output Duty Cycle; NOTE 4		45		55	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 616Hz bandwidth filter.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: Specified with the VCXO-PLL free running.

NOTE 4: Specified with the VCXO-PLL locked.

**Table 4B. AC Characteristics,  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{REF}$	Input Reference Frequency			25		MHz
				125		MHz
$f_{VCO}$	VCXO-PLL Frequency			25		MHz
$f_{OUT}$	Output Frequency			25		MHz
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter; NOTE 1				35	ps
$t_{jit}$	RMS Phase Jitter (Random); NOTE 2	$f_{OUT} = 25\text{MHz}$ , Integration Range: 1kHz – 1MHz		0.24		ps
$t_{JIT(PER)}$	Period jitter				10	ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	700		2200	ps
odc	Output Duty Cycle; NOTE 3		48		52	%
odc	Output Duty Cycle; NOTE 4		44		56	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lpm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 616Hz bandwidth filter.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: Specified with the VCXO-PLL free running.

NOTE 4: Specified with the VCXO-PLL locked.