RENESAS

ZSSC3281

Advanced Dual Channel ARM based Resistive Sensor Signal Conditioner IC

The ZSSC3281 is a dual path sensor signal conditioning IC (SSC) for highly accurate amplification, digitization, and sensor-specific correction of sensor signals. The ZSSC3281 is suitable for bridge and half-bridge sensors, as well as external voltage-source element and single-element sensors (for example, Pt100 and external temperature sensor diodes) powered by an on-chip current source. Digital compensation of the sensor offset, sensitivity, temperature drift, and non-linearity is accomplished via a 32-bit ARM M3 based math core running a correction algorithm with calibration coefficients stored in a non-volatile, reprogrammable memory. The programmable, integrated sensor frontend allows optimally applying various sensors for a broad range of applications.

The ZSSC3281 provides measurement value readouts and programming capabilities via an I2C, SPI, or one-wire interface (OWI). Absolute and ratiometric voltage, current-loop, or interrupt outputs are supported by the ZSSC3281.

Applications

- Calibrated, continuously operating sensors with digital interface and/or analog output: (absolute or ratiometric) voltage or current loop output
- Enables smart, digital sensors for energy-efficient solutions
- (Dual/Diff.) pressure, flow and level sensing
- Industrial applications; for example, process/factory automation
- Consumer / white goods, for example, HVAC, weight scales
- Medical applications, for example, blood pressure, continuous smart health monitors

Features

- Digital communication and calibration interfaces: SPI up to 10MHz
 - $_{\circ}$ $\,$ I2C (Standard, Fast, Fast+) and I3C SDR $\,$
 - One-wire-interface (OWI), up to 100kBit/s
- Accommodates nearly all resistive bridge sensor types (signal spans from 1mV/V up to 500mV/V)
- Supports different sensor element configurations:
 - Resistive bridge or half-bridge
 - Resistive divider string
 - Voltage source
- On-chip temperature sensor
- External temperature sensing supported, for example, sensor-bridge as temperature detector, external diode, etc.
- Programmable 16-bit digital-to-analog-converter and output (supporting "True-0Volt"-output):
 - (0V to 1V) or (0V to 5V) absolute voltage output
 - V_{DD}-ratiometric voltage output
 - 4mA to 20mA current-loop output supported
 - 0V to 10V absolute-voltage output supported
- Wide operational temperature and supply range
- On-chip voltage regulators for sensor supply, and IC operation
- Support for extra regulation by external transistor, for example, JFET (especially for industrial supply voltages >5.5VDC)
- Programmable sensor-signal-conditioning math core
- Reprogrammable, nonvolatile memory (NVM)
- On-chip diagnostics:
- Sensor connection
- 。 AFE self-test
- Memory integrity



Figure 1. Typical Application Diagram

Contents

1.	Over	view	7
	1.1	Block Diagram	7
	1.2	Ordering Information	7
	1.3	Pin Configuration	8
	1.4	Pin Descriptions	9
2.	Spec	ifications	. 10
	2.1	Absolute Maximum Ratings	. 10
	2.2	Thermal Information	. 10
	2.3	Recommended Operating Conditions	. 10
	2.4	Electrical Specifications	. 11
3.	Basi	System Configuration	. 17
	3.1	System Modes/System Start	
	3.2	System Clocks	. 18
		3.2.1. Internal Oscillators and Specifications	. 18
		3.2.2. Main System Clock	. 18
		3.2.3. Always-On Clock	. 19
	3.3	System Reset	. 19
4.	Anal	og Front End (AFE)	. 20
	4.1	AFE Signal Path	. 20
	4.2	Bridge Sensor Inputs	. 21
		4.2.1. Resistive Bridge Sensors	. 21
	4.3	Auxiliary Temperature Sensor Inputs	. 23
		4.3.1. Internal PTAT Temperature Sensor	. 23
		4.3.2. External Temperature Sensors	. 23
	4.4	Programmable Gain Amplifier (PGA)	. 25
	4.5	Analog-to-Digital Converter (ADC)	. 27
	4.6	AFE Sequencer	. 28
		4.6.1. Bridge Sensor Measurement Configuration	. 29
		4.6.2. Auxiliary Measurement Configuration	. 30
		4.6.3. Deterministic Input Step Response with SM+/SM- Configuration	. 30
		4.6.4. Deterministic Input Step Response with SM+/AZ Configuration	. 31
		4.6.5. Accelerated Bridge Measurements with Sparsely Inserted Auxiliary Measurements	. 32
	4.7	AFE Dual Speed Mode	. 33
5.	Sens	or Signal Conditioning	. 35
	5.1	Signal Conditioning Data Path	. 35
	5.2	Main Sensor Signal Correction	. 35
		5.2.1. Pre-calculation	. 36
		5.2.2. SOT Curve-0 (Parabolic Compensation)	. 37
		5.2.3. SOT Curve-1 (S-shaped Compensation)	. 37
	5.3	Temperature Signal Correction	. 38
	5.4	Bridge Output Scaling	. 39
	5.5	IIR Filter	. 40
	5.6	Third Logic Channel Combination	. 40

6.	Post	Process	ing Options for Conditioned Sensor Signals	. 41
	6.1	Signal P	ost Processing Flow Chart	. 41
	6.2	LSB Zer	oing	. 41
	6.3	SSC Pro	ocess Image	. 42
	6.4	EOB/EC	OC/Alarm Functions	. 43
		6.4.1.	EOB Function	. 43
		6.4.2.	EOC Function	. 44
		6.4.3.	ALARM Function	. 44
	6.5		Data Clipping	
	6.6	FOUT C	scillator Compensation	. 47
7.	Sens	or and S	ystem Diagnosis	. 48
	7.1	Sensor a	and AFE Diagnostic Features	. 48
	7.2	Sensor a	and System Diagnosis Status	. 50
8.	Anal	og Outpu	ıt	. 52
	8.1	Analog (Output Driver Modes	. 52
	8.2	Analog (Dutput Configuration	. 52
		8.2.1.	Negative Voltage Generation for AOUT	. 52
		8.2.2.	Ratiometric Voltage Mode	. 53
		8.2.3.	5V Absolute Voltage Mode	. 54
		8.2.4.	10V Absolute Voltage Mode	. 54
		8.2.5.	1V Absolute Output Voltage Mode	. 55
		8.2.6.	2-Wire Current Loop Mode	. 55
		8.2.7.	3- Wire Current Loop Mode	. 56
9.	Digit	al Output	s/Output Modulation	. 57
	9.1	Frequen	cy Modulation	. 57
	9.2	Pulse W	idth Modulation	. 57
10.	Digit	al Interfa	ces	. 58
	•		terfaces	
			Command/Response Format	
			I2C/I3C	
		10.1.3.	SPI	. 62
		10.1.4.	One-Wire-Interface	. 64
	10.2	Comma	nd Interpreter	. 69
		10.2.1.	Command List	. 69
11.	Firm	ware Upo	late	. 72
		-	onfiguration	
12.			ration and Calibration Page (CCP) Memory Map	
	12.1	-	Serial Interfaces	
		12.1.1.		
		12.1.2.		
		12.1.3.		
		12.1.4.	External Temperature Sensor	
		12.1.6.	PTAT Sensor	
			AFE Sequencer	
		· _ · · · · ·	· · ·	

		1010	Diagnosia	00
			Diagnosis	
			Temperature Channel Mapping	
			SSC Algorithm Selection	
			EOC / Alarm	
			Analog Output (AOUT)	
			System Startup	
			IIR Filter	
			General AFE Configuration	
			Output Modulation	
			. Output Clipping, Diagnostic Range Assignment and Watchdog	
		12.1.18.	SSC Coefficients	
		12.1.19.	Customer ID	
		12.1.20.	CCP Version	
13.	Appl	ication Ir	nformation	
	13.1	2-Bridge	e Application 1.8V to 5.5V Supply	
	13.2	2-Bridge	e Application 7V to 48V Supply	100
	13.3	2-Wire C	Current Loop Application	101
	13.4	3-Wire C	Current Loop Application	102
	13.5	Power S	Supply	102
		13.5.1.	Power Supply Modes	102
		13.5.2.	Direct VDD Supply	103
		13.5.3.	Pre-Regulated High Voltage Supply	103
		13.5.4.	Negative Voltage Supply for AOUT	
14.	Pack	age Outl	ine Drawings	
15.	Mark	ing Diag	ram	
16.	Glos	sary		105
17.	Firm	ware Rev	/ision History	
18.	Revi	sion Hist	ory	
			· · · · · · · · · · · · · · · · · · ·	

Figures

Figure 1. Typical Application Diagram	1
Figure 2. Pin Layout QFN40	8
Figure 3. Pad Layout on Die	8
Figure 4: Main Operating Modes	18
Figure 5: Block diagram Analog Front End	20
Figure 6: Bridge Sensor Type 1	21
Figure 7: Bridge Sensor Type 2	21
Figure 8: Bridge Sensor Type 3	21
Figure 9: Resistive Bridge Bias Configurations	22
Figure 10: PTAT Sensor Configuration	23
Figure 11: PTC, Diode Sensor Bias Configurations	24
Figure 12: TC Bridge Sensor Bias Configurations	24
Figure 13: PGA Architecture	25



Figure 14: PGA Input Offset Compensation	26
Figure 15: Measurement Slot Configuration with Two Example Configurations	28
Figure 16: Auxiliary Measurement Configuration, and Corresponding Measurement Flow	29
Figure 17: SM+/SM- (or SM-/SM+) Measurement	29
Figure 18: SM+/AZ Measurement	29
Figure 19: SM+ without AZ Measurement	29
Figure 20: SM+/SM- Configuration	30
Figure 21: Measurement Flow and Latency for SM+/SM- Configuration	31
Figure 22: SM+/AZ Configuration	31
Figure 23: Measurement Flow and Latency for SM+/AZ Configuration	32
Figure 24: Auxiliary Measurement Executed after Every Second Measurement Cycle	32
Figure 25: Sequencer Setup for Highest Update Rate on Bridge Sensor	32
Figure 26: Schematic in AFE Dual Speed Mode	33
Figure 27: Sequencer Illustration for AFE1 and AFE2	33
Figure 28: Step Response in Dual Speed Mode for a Significant Single Input Step	34
Figure 29: Sensor Signal Flow Chart from Input to Conditioned Data	35
Figure 30: Example: Bridge Output Scaling Function for Scaling 25% - 75%, to final 0% - 100%	39
Figure 31: Sensor Signal Flow Chart from Input to Output	41
Figure 32: SSC Process Image, System Diagnosis Status and Fault Memory Map	
Figure 33: EOB Behavior - Signalization of End-of-Busy	43
Figure 34: EOC Behavior - Signalization of End-of-Conversion	
Figure 35: Behaviour of ALARM Feature in Four Different Modes	45
Figure 36: AOUT and PWM/FOUT Output Ranges with Active Diagnostic State Signalization	46
Figure 36: AOUT and PWM/FOUT Output Ranges with Active Diagnostic State Signalization Figure 37: Block Schematic AOUT Driver	
Figure 37: Block Schematic AOUT Driver	52
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT	52 53
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT	52 53 54
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT	52 53 54 54
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT	52 53 54 54 55
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT	52 53 54 54 55 55
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT	52 53 54 54 55 55 56
 Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 44: I2C/I3C Command Request 	52 53 54 54 55 55 56 60
 Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 44: I2C/I3C Command Request Figure 45: I2C / I3C Response Request 	52 53 54 55 55 56 60 61
 Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 44: I2C/I3C Command Request 	52 53 54 55 55 56 60 61 62
 Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 44: I2C/I3C Command Request Figure 45: I2C / I3C Response Request Figure 46: SPI Configuration CPHA=0 	52 53 54 55 55 60 61 62 62
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 44: 12C/I3C Command Request Figure 45: 12C / I3C Response Request Figure 46: SPI Configuration CPHA=0 Figure 48: SPI Configuration CPHA=1 Figure 48: SPI Command Request	52 53 54 55 55 56 60 61 62 62 63
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 44: 12C/I3C Command Request Figure 45: 12C / I3C Response Request Figure 46: SPI Configuration CPHA=0 Figure 48: SPI Configuration CPHA=1 Figure 49: SPI Read Data	52 53 54 55 55 56 60 61 62 62 62 63 64
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 44: 12C/I3C Command Request Figure 45: 12C / I3C Response Request Figure 46: SPI Configuration CPHA=0 Figure 47: SPI Configuration CPHA=1 Figure 48: SPI Command Request Figure 49: SPI Read Data Figure 50: General Block Schematic of the OWI Interface	52 53 54 55 55 56 60 61 62 62 63 64 64
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 44: 12C/13C Command Request Figure 45: 12C / 13C Response Request Figure 46: SPI Configuration CPHA=0 Figure 47: SPI Configuration CPHA=1 Figure 48: SPI Command Request Figure 49: SPI Read Data Figure 50: General Block Schematic of the OWI Interface Figure 51: OWI Write Operation/Command Request	52 53 54 55 55 56 60 61 62 62 62 63 64 64 65
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 44: I2C/I3C Command Request Figure 45: I2C / I3C Response Request Figure 46: SPI Configuration CPHA=0 Figure 47: SPI Configuration CPHA=1 Figure 48: SPI Command Request Figure 49: SPI Read Data Figure 50: General Block Schematic of the OWI Interface Figure 51: OWI Write Operation/Command Request Figure 52: OWI Read Operation	52 53 54 55 55 56 60 61 62 62 62 63 64 64 65 66
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 44: 12C/13C Command Request Figure 45: 12C / 13C Response Request Figure 46: SPI Configuration CPHA=0 Figure 47: SPI Configuration CPHA=1 Figure 48: SPI Command Request Figure 49: SPI Read Data Figure 50: General Block Schematic of the OWI Interface Figure 51: OWI Write Operation/Command Request Figure 52: OWI Read Operation Figure 53: OWI Telegram	52 53 54 55 55 56 60 61 62 62 62 63 64 64 65 66 67
Figure 37: Block Schematic AOUT Driver	52 53 54 55 55 56 60 61 62 62 63 64 64 65 65 67
Figure 37: Block Schematic AOUT Driver Figure 38: Ratiometric Output Mode Configuration at AOUT Figure 39: 5V Absolute Output Voltage Configuration at AOUT Figure 40: 10V Absolute Output Voltage Configuration at AOUT Figure 41: 1V Absolute Output Voltage Configuration at AOUT Figure 42: 2-Wire Current Loop Configuration at AOUT Figure 43: 3-wire NPN Current Loop Configuration at AOUT Figure 44: 12C/13C Command Request Figure 45: 12C / 13C Response Request Figure 46: SPI Configuration CPHA=0 Figure 47: SPI Configuration CPHA=1 Figure 48: SPI Command Request Figure 49: SPI Read Data Figure 50: General Block Schematic of the OWI Interface Figure 51: OWI Write Operation/Command Request Figure 52: OWI Read Operation Figure 53: OWI Telegram	52 53 54 55 55 56 60 61 62 62 62 62 63 64 65 66 67 72

Tables

Table 1: Electrical Operating Specifications	11
Table 2: VDDD Power-On-Reset Specifications	19
Table 3: Resistive Bridge Parameters	21
Table 4: Resistive Bridge Application Configurations	21
Table 5: Resistive Bridge Supply Parameters	22
Table 6: Internal PTAT Parameters	23
Table 7: External Temperature Sensor Parameters	25
Table 8: PGA Gain Steps	25
Table 9: PGA Input Offset Compensation Steps	26
Table 10: PGA Parameters	26
Table 11: ADC Configuration Parameters	
Table 12: ADC Input Offset Shift Steps	27
Table 13: ADC Configuration Parameters for Dual Speed Mode	33
Table 14: Data Format of Raw ADC Readings	36
Table 15: Data Format of 24-bit SSC Coefficients	36
Table 16: Data Format of Corrected SSC Results (S and T)	36
Table 17: Examples for Bridge Output Scaling	39
Table 18: Data Format of Output Scaling Coefficients in CCP	39
Table 19: Data Format of Logic Output Channel Ch3 at Serial Interface	40
Table 20: Data Format of Alarm Thresholds and Hysteresis	45
Table 21: Data Format of Raw ADC Readings	47
Table 22: Data Format of Corrected SSC Results	47
Table 23: Data Format of 32-bit SSC Coefficients	47
Table 24: Sensor and AFE Diagnosis Functions	48
Table 25: Self Diagnostic Measurement Command	49
Table 26: System Diagnosis Status Mapping to Status Byte	50
Table 27: Parameter Negative Voltage for AOUT	53
Table 28: External Components in 2-Wire Current Loop Mode	55
Table 29: External Components in 3-Wire Current Loop Mode	56
Table 30: FOUT Parameters	57
Table 31: PWM Parameters	57
Table 32: Command Request Format	58
Table 33: Command Response Format	58
Table 34: I2C/I3C Interface Parameter	60
Table 35: SPI Interface Parameter	63
Table 36: OWI Dimensioning Examples	66
Table 37: OWI Timing Parameters	67
Table 38: Command List	69
Table 39: Power Supply Specifications	
Table 40: Supported JFET Devices	103
Table 41: JFET Assisted VDD Pre-Regulator Parameters	104

1. Overview

1.1 Block Diagram



1.2 Ordering Information

Orderable Part Number	Description and Package	MSL Rating	Carrier Type	Temperature	
ZSSC3281BC1B	DICE on 304µm wafer no inking		Wafer Box	-40 to 85°C	
ZSSC3281BC2B	DICE on 725µm wafer no inking		Wafer Box	-40 to 85°C	
ZSSC3281BC5B	DICE on 304µm wafer with inking		Wafer Box	-40 to 85°C	
ZSSC3281BC6B	DICE on 725µm wafer with inking		Wafer Box	-40 to 85°C	
ZSSC3281BC3R	$5 \times 5 \text{ mm}^2 40\text{-}QFN$	MSL1	13 inch Reel	-40 to 85°C	
ZSSC3281BI1B	DICE on 304µm wafer no inking		Wafer Box	-40 to 125°C	
ZSSC3281BI2B	DICE on 725µm wafer no inking		Wafer Box	-40 to 125°C	
ZSSC3281BI5B	DICE on 304µm wafer with inking		Wafer Box	-40 to 125°C	
ZSSC3281BI6B	DICE on 725µm wafer with inking		Wafer Box	-40 to 125°C	
ZSSC3281BI3R	$5 \times 5 \text{ mm}^2 40\text{-}QFN$	MSL1	13 inch Reel	-40 to 125°C	
ZSSC3281KIT	ZSSC3281KIT Modular ZSSC3281 SSC Evaluation Kit including three interconnecting boards, five ZSSC3281 VFPQFN samples, and cable. Software is available for download on <u>www.renesas.com/ZSSC3281</u> .				



1.3 Pin Configuration





RENESAS

1.4 Pin Descriptions

QFN40 Pin Number	Name	Туре	Description
1	EOC/ALARM_2	Digital Input/Output	GPIO3: mapped to EOC2 function
2	EOC/ALARM_1	Digital Input/Output	GPIO2: mapped to EOC1 function
3	PWM/FOUT_1	Digital Input/Output	GPIO1: mapped to TIMER2 function
4	WAKEUP	Digital Input/Output	GPIO0: mapped to WAKEUP function
5	TOP1	Analog Input/Output	Positive sensor (bridge 1) supply or sensor-signal input
6	T1	Analog Input/Output	External temperature sensor
7	INP1	Analog Input/Output	Positive sensor (bridge 1) signal
8	BOT1	Analog Input/Output	Sensor (bridge 1) ground or sensor-signal input
9	INN1	Analog Input/Output	Negative sensor (bridge 1) signal
10	T3_G1	Analog Input/Output	External temperature sensor 3
11	TOP2	Analog Input/Output	Positive sensor (bridge 2) supply or sensor-signal input
12	T2_G1	Analog Input/Output	External temperature sensor 2
13	INP2	Analog Input/Output	Positive sensor (bridge 2) signal
14	BOT2	Analog Input/Output	Sensor (bridge 2) ground or sensor-signal input
15	INN2	Analog Input/Output	Negative sensor (bridge 2) signal
16	VSS	Ground	Power supply ground
17	FB	Analog Output	Current-loop application feedback output (level below VSS). No connection if not used.
18	AOUT/OWI	Analog Output; Digital Input/Output	Analog smart-sensor output signal and/or OWI interface input/output line.
19	VDDN	Analog Output	Negative voltage output, charge pump buffer cap
20	VSSD	Ground	Digital power supply ground
21	VSSD	Ground	Digital power supply ground
22	VDD	Supply	Power supply
23	LDOctrl	Analog Output	Control output (reference signal) for (optional) external regulator / supply control loop
24	RESN	Digital Input	Digital IC reset (low active); internal pull-up
25	OWI-IN2	Digital Input/Output	GPIO15: mapped to OWI-IN2 function
26	CLOCK_OUT	Digital Input/Output	GPIO14: mapped to CLOCK_OUT function
27	N.C.	Digital Input/Output	GPIO13: not mapped
28	N.C.	Digital Input/Output	GPIO12: not mapped
29	VDDD	analog I/O	Buffer cap connection for internal VDDD
30	VSSD	Ground	Digital power supply ground
31	VSSD	Ground	Digital power supply ground
32	TESTEN	_	Renesas internal use only. Connect to VSSD
33	SPI SS	Digital Input/Output	GPIO11: mapped to SPI SS
34	SPI MISO	Digital Input/Output	GPIO10: mapped to SPI MISO
35	SPI SCLK / I2C SCL	Digital Input/Output	GPIO9: mapped to SPI SCLK / I2C SCL
36	SPI MOSI / I2C SDA	Digital Input/Output	GPIO8: mapped to SPI MOSI / I2C SDA
37	PWM/FOUT_2	Digital Input/Output	GPIO7: mapped to TIMER 1
38	N.C.	Digital Input/Output	GPIO6: not mapped
39	N.C.	Digital Input/Output	GPIO5: not mapped
40	N.C.	Digital Input/Output	GPIO4: not mapped
	Exposed PAD	-	QFN-bottom plate, leave pin floating.

2. Specifications

2.1 Absolute Maximum Ratings

Symbol	Parameter	Conditions	Minimum	Maximum	Units
TJ	Junction temperature			135	°C
Ts	Storage temperature		-45	150	°C
	ESD: Human Body Model	Pins: INPx, INNx, TOPx, BOTx, Tx, VDDD		2000	V
	Tested per JS-001-2017	Pins: GPIOx, VDD, VDDN, VSS, VSSD, LDOctrl, AOUT/OWI, FB, RESN, NC		4000	V
	ESD: Charged Device Model Tested per JS-002-2014	All Pins		750	V
	Latch-up	Tested per JESD78E; Class 2, Level A	-100	+100	mA
V_{DD_max}	Maximum allowed for voltage supply	Referenced to VSS	-0.3	6.5	V
V_{IF_max}	Voltage at digital I/O	Referenced to VSSD	-0.3	5.5	V
V_{FB_max}	Voltage at FB pin	2-wire Current Loop Mode	-2	2	V

1. CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

2.2 Thermal Information

Symbol	Parameter	Conditions	Typical	Units
θ_{JA}	Theta JA	40Ld 5x5 QFN Package, 0 m/s air flow	25.8	°C/W
		40Ld 5×5 QFN Package, 1 m/s air flow	22.4	°C/W
		40Ld 5x5 QFN Package, 2 m/s air flow	20.8	°C/W
θ_{JB}	Theta JB	40Ld 5×5 QFN Package	1.3	°C/W
θ _{JC}	Theta JC	40Ld 5×5 QFN Package	24.4	°C/W

2.3 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Units
	Power supply voltage	1.8			
V _{DD}	Flash write/erase	2.7	—	5.5	V
	With optional "True-0V" at analog output	2.7			
TJ	Junction temperature (depending on the ordered device, see section 1.2 for details.)	-40	-	125	°C
CVDD	External capacitance between VDD and VSS, without external supply transistor regulation	10 -20%		22 +20%	μF
CVDD	External capacitance between VDD and VSS, with (optional) external supply transistor regulation	10 -20%		10 +20%	μΓ
C _{V3D}	External capacitance between VDDD and VSS	1 -20%		1 +20%	μF
C_{VDDN}	External capacitance between VDDN and VSS, with optional "True-0V" at analog output	1 -20%		1 +20%	μF
$C_{\text{TOP},\text{EMC}}$	Recommended, external capacitance between TOP and VSS for electro-magnetic immunity (EMI)	0	6.8	8	nF
$C_{\text{AOUT,EMC}}$	Recommended, external capacitance between AOUT versus VDD and VSS for EMI suppression ¹	0	22	33	nF
Sensor	Load current through external sensor element ¹	0.005	0.5	2	mA
V _{DioDrop}	External temperature diode and RTD input range, drop over external element referenced to T1, T2_G2, T3_G1 pin	0.2	_	1.2	V
$V_{\text{Sens}_{in}}$	Absolute sensor signal input level, INN, INP pins	0.2	_	1.2	V
I _{max_AOUT_V}	Maximum current load at AOUT pin for voltage outputs	0	5	-	mA

Symbol	Parameter	Minimum	Typical	Maximum	Units
SR_{VDD_POR}	Recommended V_{DD} rise slew rate for power-on-reset (POR)	1.5	_	-	V/ms
I _{max_GPIO}	Maximum overall GPIO driver strength			120	mA

1. For applications with OWI interface or analog voltage-output.

2. With ratiometric sensor supply configuration; for example, a ratiometric bridge or bridge as temperature sensor with internal or external temperature sensitive resistor

2.4 Electrical Specifications

All parameter values are valid only under operating conditions specified in section 2.3. All voltages are referenced to Vss.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
IC Supply						
I _{IC}	Current consumption, active mode:	-				
	 low power (current loop) 	Excluding connected sensor elements (external LDO enabled)	-	3.3	3.5	mA
	 high power (depending on settings) 		-	8	15	
$V_{DD,LDO}$	VDD generated with external depletion -	Programmable in 4 steps: • 3V	2.85	3	3.15	
	NMOS	• 4V	3.80	4	4.20	V
		• 5V	4.75	5	5.25	
		• 5.25V	5.00	5.25	5.50	
VDDA	Internally generated analog supply		1.6	1.65	1.85	V
Sensor Supply	•				•	
TOP	Sensor bias voltage in ratiometric supply mode	Ratiometric sensor voltage supply		VDDA		
I _{bias_TOP}	Sensor bias current used in Source Mode	Programmable in 10 steps: 0µA, 5µA, 10µA, 20µA, 40µA, 80µA, 100µA, 160µA, 200µA, 500µA	0		500	μΑ
I _{biasN_BOT}	Sensor current used in sink mode	Programmable in 2 steps: 20μΑ, 100μΑ	20		100	μA
I _{ERR}	Relative bias	Overall	-10		10	%
	current (I _{bias_TOP} and I _{biasN_BOT}) error	Over-temperature	-1		1	%
R _{th} , R _{tl}	TOP/BOT bias resistor	Programmable in 12 steps: open, 1kΩ.33kΩ, 2kΩ, 4kΩ, 8kΩ, 10kΩ, 14kΩ, 18kΩ, 20kΩ, 24kΩ, 28kΩ, 40kΩ	1.3		40	kΩ
dR_{TH} , dR_{TL}	TOP/BOT bias resistor process variation		-30		30	%
TK of R_{TH} , R_{TL}	TOP/BOT bias resistor temperature variation	T = -55°C to125°C			1.3	%

Table 1: Electrical Operating Specifications

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
Analog-to-Digital	Converter (ADC, A2D)					•
r _{ADC}	Resolution		10	16	24	Bit
V _{ADCmid} (AGND)	Differential ADC input Common Mode	With internal regulator supplying TOP pin, typical: $V_{TOP}/2 = 875mV$ (=PGA output Common Mode level)	_	0.5	_	V _{TOP}
$\Delta_{\text{ADC},c}$	Differential input offset shift	Sensor signal offset versus maximum sensor signal. Programmable in 8 steps.	0	_	7/8	V _{shift} /V _{fs}
	Effective number of bits, $3\sigma_{Noise}$ based	Gain = 1.32, r _{ADC} = 24-bit, no oversampling	_	17	-	Bit
		Gain = 28, r _{ADC} = 16-bit, no oversampling	_	12	-	Bit
		Gain = 495, r _{ADC} = 24-bit, no oversampling	_	11	-	Bit
Digital-to-Analog	Converter (DAC) and An	alog Output				
VDD	VDD operating	AOUT modes using 1V buffer	1.8		5.5	
	range	AOUT modes using 5V buffer	2.7		5.5	V
$t_{\text{AOUTsettle}}$	Time from digital value applied at DAC and voltage at VOUT	10% to 90% input step: V_{AOUT} at 90% of final value			100	μs
$V_{\text{OUT}_\text{START}}$	voltage at AOUT during startup			0		V
V _{AOUT}	Output voltage at	Ratiometric Voltage Mode	0		VDD	V
	pin AOUT	1V absolute Voltage Mode	0		1	
		5V absolute Voltage Mode			5 ²	v
		10V absolute Voltage Mode			5 ²	
I _{OUTMAX}	Short current limit at pin AOUT	AOUT modes using 5V Buffer • short to VDD or VSS • programmable in 4 steps	3 8 15 20	5 12 19 25	9 20 23 30	mA mA mA mA
Cload	Load capacitance at AOUT	 2-Wire Current Loop Mode 			2	
		 all other modes (for example. cap for EMC: 33nF, ECU load: 10nF) 			50	nF
r _{DAC}	Resolution		_	16	_	Bit

¹ ENOB = LOG2(2 ^{r ADC} / $3\sigma_{Noise}$) with for example, $r_{ADC}[Bit]$ = 24.

² VDD must be \geq 5.25V

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
Programmable-Ga	ain Amplifier (PGA)		•			
G_{amp}	Gain	120 steps	1.32	_	495	V/V
G _{err}	Gain error	Referenced to nominal gain Gain = 1.325 Gain = 6125 Gain = 126495	-2.5 -5 -10	0	2.5 5 10	%
G_{errTemp}	Gain error over- temperature	Temperature compensated sensors do not require calibration over-temperature.	-0.2		0.2	%
V _{CMin}	Supported input common mode		0.2	0.5	0.7	V _{TOP}
Vioffsc	Differential input offset shift	Programmable in 30 steps Gain1 ≤ 223 Gain1 = 275	-28.1 -22.5	0 0	28.1 22.5	mV
Sensor Signal Co	nditioning (SSC) Perform	nance				
		 3 measurements: signal+, signal-, diagnosis r_{ADC} = 16bit SSC-corrected digital output 	_	1.3	-	kHz
f _{SSCout}	Output (update) rate	 3 measurements: signal+, signal-, diagnosis r_{ADC} = 14bit SSC-corrected digital output 	_	2.245	_	kHz
		 2 measurements: signal+, diagnosis r_{ADC} = 14bit SSC-corrected digital output 	-	3.36	-	kHz
t _{stepresp}	Step response	 3 measurements: signal+, signal-, diagnosis r_{ADC} = 16bit SSC-corrected digital output 		1.38		ms
		 3 measurements: signal+, signal-, diagnosis r_{ADC} = 14bit SSC-corrected digital output 		0.84		ms
Analog Inputs	·					
V _{INP1} , V _{INN1,} V _{INP2} , V _{INN2,}	Absolute sensor input	Voltages at INPx and INNx pin; resulting minimum/maximum differential voltages: -800mV < V _{INdiff} < 800mV	0.2	_	1.2	V
V _{TEXT}	External temperature diode or RTD input range	at T1, T2_G2, T3_G1 pin (see Sensor Supply section of this table and ExtTempBrdglBias for available configuration options)	0.3	_	1.2	V
5	External sensor	TOP = 1.65V	0.825	_	60	kΩ
R_{SENSOR}	(bridge) resistance	2-wire Current Loop Mode	3.3	_	60	kΩ
V _{DIFFin}	Differential input signal range	Referenced to sensor supply (VDDA _{int})	-	_	800	mV

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
Diagnostics						
R _{open}	Broken sensor: values >R _{open} set a failure flag	INP1 vs. INN1INP2 vs. INN2	100	120	150	kΩ
R _{short}	Shorted sensor: values <r<sub>short set a failure flag</r<sub>	 INP1 vs. INN1 INP2 vs. INN2 INP1 vs. INP2 INP2 vs. INN1 	120	-	220	Ω
		 open TOP or BOT short INP or INN to TOP or BOT 				
V _{drift}	AFE gain check, run measurement with dedicated gain, compare with stored values	Input value from RDAC is applied	_	-	_	_
V _{RDAC}	RDAC differential	VDDAx = 1.65V:				
	output voltage	• S = 00		2	-	
		• S = 01		10	- 1	mV
		• S = 10		100	1	
		• S = 11		200	1	
R_{T_OPEN}	_OPEN T1, T2_G2, T3_G1 connection check: open SROPEN set a failure flag: • 3 level can be configured • INN is drawn to VSS!> is not applicable in sensor configuration with one bridge at both frontends!		1.6	2	3	
			0.4	0.5	0.6	MΩ
		configuration with one	0.07	0.1	0.13	
t _{T_OPEN}	Diagnosis time; depends on C_{ts} and R_{T_OPEN}	Time from diagnose enable to valid output	0.1		10	ms
R_{T_SHORT}	T1, T2_G2, T3_G1 connection check:	Shorted Tx sensor: values <r<sub>T_SHORT set a failure flag:</r<sub>				Ω
	short to TOP, BOT, INP, INN	configuration for Pt1000	320	500	650	52
VDD	 Programmed (expected) VDD level VDD drop below the programmed level signalizes a VDD drop 	Programmable in 6 steps: 2.2V, 2.7V, 3V, 4V, 5V, 5.25V	2.2		5.25	v
$V_{dropVDD}$	Voltage level, where the VDD drop is detected		70	85	95	%VDD
VDDD _{BOD}	VDDD brown out detection	VDDD < VDDD _{BOD} set a failure flag	67	90	97.5	%VDDD
V _{LOSS}	Power/ground loss with respect to AOUT	 V_{AOUT} - VDD > V_{LOSS} V_{AOUT} - VSS < V_{LOSS} 		0.2		V

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
Power-Up						•
t _{STA1}		V _{DD} ramp up to interface communication	-	_	5	ms
t _{STA2}	Startup time	V _{DD} ramp up to analog operation; depends on the configuration used	-	_	5	ms
t_{WUP1}	Wake-up time	Sleep to Active State interface communication	-	2	10	μs
Oscillator	•				÷	•
$f_{CLK_{HF}}$	Internal HF-	At T=27°C	15.8	16	16.2	MHz
	oscillator frequency	Across temperature range	15.4		16.6	IVITIZ
f_{CLK_LF}	Internal LF-oscillator frequency		25	32	41	kHz
Internal Temperat	ture Sensor		1		1	I
r _{Temp}	Internal temperature sensor resolution	Differential output voltage	-	220	_	μV/K
Digital IO Pins			1		1	1
VIL	Input low voltage	voltage level where the input is recognized as low level	-		30	%VDD
V _{IH}	Input high voltage	voltage level where the input is recognized as high level	70		_	%VDD
V _{Ihys}	Input hysteresis		10		35	%VDD
V _{OL}	Output low voltage				8	%VDD
V _{OH}	Output high voltage		92			%VDD
I _{OL}	Output drive low	$V_{PAD} = V_{OL}$				
	current	VDD = 1.7V	1		2.4	
		VDD = 2.6V	2.7		6.6	mA
		VDD = 5V	9		20	
I _{ОН}	Output drive high	$V_{PAD} = V_{OH}$				
	current	VDD = 1.7V	1.2		2.3	
		VDD = 2.6V	3.2		6.4	mA
		VDD = 5V	10.9		20.2	-
Ipullup	Weak pull-up	$V_{PAD} = 0V$				
	current at pin RESN	VDD = 1.7V	5		13	
		VDD = 2.6V	17		50	μA
		VDD = 5V	84		250	
Ipulldown	Weak pull-down	$V_{PAD} = VDD$				
	current at pin WAKEUP	VDD = 1.7V	5		11	
		VDD = 2.6V	17		35	μA
		VDD = 5V	80		160	
Serial Interfaces						
f _{C,SPI}	SPI clock frequency		-	-	12	MHz
f _{C,I2C}	I2C clock frequency		-	-	1	MHz
f _{C,I3C}	I3C clock frequency		-	_	12.5	MHz
CD _{owi}	OWI data rate		0.25	_	100	kBit/s

ZSSC3281 Datasheet

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
t _{PROG}	NVM program time	Programming time for complete configuration and calibration page:				
		• f _{CLK_HF} = 16Mhz] - [360	_	ms
		• f _{CLK_HF} = 1Mhz		740		
n _{NVM}	NVM endurance	Number of reprogramming cycles	20000	-	-	Numeric
t _{RET,NVM}	Data retention		10	_	_	Years



3. Basic System Configuration

3.1 System Modes/System Start

The ZSSC3281 can operate in three different main operating modes:

- Cyclic Mode This is the default mode for continuously operating sensors. In this mode autonomous, cyclically repeated sensor measurements are performed and related digital and/or analog output updates are provided. The cyclic sequences for sensor measurements and system diagnostic measurements are configurable and allow to define the output update rate of the conditioned sensor signals. Cyclic Mode supports only a subset of the defined serial interface commands to guarantee deterministic input-output behavior (especially latencies) and to prevent accidental interruption of the conditioned sensor data stream.
- Command Mode This is the most appropriate mode for evaluation, test, and calibration purposes. In this mode, all supported serial interface commands are available. Command Mode can be used for applications requiring re-occurring digital interaction on functions that are not available in Cyclic Mode or certain system configuration changes.
- Sleep Mode This is the default mode for non-continuously operating sensors. In this mode WAKEUP (GPIO0) pin controls the operation phase and the current consumption of ZSSC3281. Within the active phase of Sleep Mode, a subsets of serial interface commands are supported, new measurement can be started, and results can be gathered. During the power save phase no communication is possible and ZSSC3281 stays in power down phase to allow the lowest possible current consumption.

ZSSC3281 provides a fourth operation mode which is not a user accessible operation mode:

Boot/Diagnosis Mode Boot Mode: this is immediately active after power-on or reset of ZSSC3281, while the firmware is still in boot-up phase and the Command Interpreter is not functional yet. The serial interfaces are only partly operational in Boot/Diagnosis Mode to allow an external host to read the system status for ZSSC3281. Write access and command execution is not supported.

Diagnosis Mode: this indicates the Static Diagnostic Mode (SDM) of the firmware and it is reached if the system self-supervision detects either of the following system faults that could lead to unreliable or unpredictable behavior of the IC:

- 2 bit SRAM failures
- Internal ARM faults (bus failures, ALU failures, memory or command failures
- CRC failures of CCP page
- First time that watchdog triggers

In the SDM mode the autonomous, cyclically repeated sensor measurements running in Cyclic Mode are stopped and the analog output is set to LDR, digital outputs (PWM, FOUT, ALARM) are set to high-Z, and CLOCK_OUT remains active.

Leaving SDM is possible via watchdog reset or power cycle.

Within SDM, the operation mode and the memory error flag inside the status flag is set supporting the detection of Boot or Diagnosis Mode.



Main Operating Modes

After power-on (reset) the ZSSC3281 always enters the programmed System Startup Mode (GUI path: *Configure\System Control\System Startup*) as soon as the firmware boot process is finished.

Each of the three operating modes can be set up as the default startup mode. Changing the ZSSC3281 to another operating mode is possible via the mode change and start commands: *START_CM, START_CYC and START_SLEEP* (see section 10.2.1 for details).

The ZSSC3281 supports three different types of digital interfaces: I2C/I3C, SPI, and OWI. All three interface types are available in the different main operating modes if they were enabled via GUI.

3.2 System Clocks

3.2.1. Internal Oscillators and Specifications

ZSSC3281 is equipped with two internal oscillators:

- Calibrated, first order temperature compensated 16MHz system clock oscillator
- · Un-calibrated, first order temperature compensated 32kHz ultra low power oscillator

3.2.2. Main System Clock

The Main System Clock, which drives the ARM MCU, the memories (ROM, Flash, SRAM), and the peripherals is derived from the internal System Clock Oscillator. By default, the oscillator frequency (16MHz) is directly applied across the entire system without further down division. Hardware and software driven clock gating are applied to maintain a low power consumption.

For applications where power consumption of ZSSC3281 is a concern, the Main System Clock can be reduced by choosing a system clock source divider other than the value of div1. The maximum divider factor can be 16 (div16), which sets the Main System Clock to 1MHz.

The system clock divider can be changed via GUI field: Configure\PowerSupply and Oscillator\System Clock Source Divider.

If the ZSSC3281 is operated in a 2-Wire Current Loop setup (and respective GUI configurations are made) a reduction of the Main System Clock to 1 MHz is mandatory to meet the maximum system current consumption specification (<4mA) over the entire temperature range. In this case the 'System Clock Source Divider' is not selectable by the user.

3.2.3. Always-On Clock

The 32kHz always-on clock is used by the System Management Unit to control the power-up-sequence of the ZSSC3281 device, as well as by the internal watchdog and the low speed timer.

3.3 System Reset

The ZSSC3281 becomes reset at following scenarios:

Power On ResetVoltage at VDD or VDDD is below limits as specified in section 2.4.External ResetRESN Pin of ZSSC3281 is set to LOW.Self-ResetSelf supervision via system diagnosis detected a critical system state and sets system
in safe reset state.

Table 2: VDDD Power-On-Reset Specifications

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{riseVDDD}	reset release voltage	VDDD level where reset is released	1.35		1.8	V
V _{fallVDDD}	reset voltage	VDDD level where reset is generated	1.1		1.6	V
V _{hysVDDD}	reset hysteresis voltage		50		500	mV



4. Analog Front End (AFE)

4.1 AFE Signal Path



Figure 5: Block diagram Analog Front End



4.2 Bridge Sensor Inputs

4.2.1. Resistive Bridge Sensors

Table 3: Resistive Bridge Parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{br}	Bridge resistor	Constant Voltage Mode	0.825			
		Constant Current Mode	0.1		60	kΩ
C _{br}	Bridge capacitance, depends on the required resolution: $\tau = R_{br} \times C_{br}$ defines the settle time.	Filter capacitances C _{br} between INNx/INPx and VSS		1		nF
V _{sig}	Signal span	mV/V is related to the bridge supply			500	mV/V
V _{off}	Signal offset	For example, $V_{sig} = 1mV> V_{off} = 20mV$			2000 20	% off V _{sig} 1/ V _{sig}

Table 4: Resistive Bridge Application Configurations

Type #	Application Case	AFE1	AFE2	Comment
1	One resistive sensor	Resistive sensor 1	-	
2	Two resistive sensors	Resistive sensor 1	Resistive sensor 2	Not available with 2-wire current loop operation
3	One resistive sensor at both inputs	Resistive sensor 1 (normal speed)	Resistive sensor 1 (low speed)	Not available with 2-wire current loop operation



Figure 7: Bridge Sensor Type 2

The resistive bridge can be sourced in either Constant Voltage mode (V-source) or in Constant Current mode (I-source), requires low resistance.



Legend:

Gray components: can be activated "either-or" via the GUI.

Figure 9: Resistive Bridge Bias Configurations

In constant current mode the bridge output must be set into the common input range of the PGA. This can be done with a low side external resistor R_L or with the internal resistor R_{TL} .

In constant Voltage Mode the bridge current can be reduced by inserting the internal high and low side resistors R_{TH} , R_{TL} or by adding external resistors R_H and R_L .

Table 5: Resistive Bridge Supply Parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{TOP1/2}	Output voltage at TOP1/2	Direct voltage output		VDDA		V
C _{TOP_BOT}	Load capacitance				2.2	nF
I _{load}	Load current				2	mA
I _{Tbias}	Current out of TOP1/2		5		500	μA
R _{TH} , R _{TL}	Bias resistor		1.3		40	kΩ



4.3 Auxiliary Temperature Sensor Inputs

4.3.1. Internal PTAT Temperature Sensor



Figure 10: PTAT Sensor Configuration

Table 6: Internal PTAT Parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{meas}	Measurement range		-55		125	°C
Eτ	Measurement error	Calibrated	-5		5	К
ADCres	Resolution	Programmable ADC resolution	10		15	bit
T _{res}	Effective resolution	±1.5sigma	2			LSB/°C
S	Sensitivity	Differential output voltage	218		230	μV/K

4.3.2. External Temperature Sensors

Three different external sensor types can be used to measure the temperature of the main sensor or a media temperature in the auxiliary signal path of the AFEs:

- PTC
- Diode
- TC Bridge Sensor

The PTC and Diode Sensors can be supplied either in Sink Mode or in Source Mode as shown in Figure 11. The gray marked components can be activated "either-or" via the GUI. The AGND potential is at VDDA/2.



Gray components: can be activated "either-or" via the GUI. The AGND potential is at VDDA/2.

Figure 11: PTC, Diode Sensor Bias Configurations

TC Bridge Sensor configurations can be supplied in Differential Mode or Source Mode as shown in Figure 12.



Gray components: can be activated "either-or" via the GUI. The AGND potential is at VDDA/2.



RENESAS

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
R _{sensor}	Sensor resistance (PTC/TC Bridge Sensor)		50		1M	Ω
ADC _{res}	ADC resolution	Programmable ADC resolution	10		15	bit
ENOB	Effective resolution	±1.5sigma	14			bit

Table 7: External Temperature Sensor Parameters

4.4 Programmable Gain Amplifier (PGA)



Figure 13: PGA Architecture

The first amplifier (gain1) has a built in PGA offset compensation (auto-zero) that is refreshed at the beginning of every measure cycle. The second stage has no offset compensation. The second stage amplifier offset is present at the PGA output with offset × gain2. Both PGA amplifier stages have built-in chopper functionality to suppress 1/f noise.

The gain settings that can be selectively programmed for both PGA stages are listed in Table 8.

Table 8: PGA Gain Steps

Gain1	Gain2
1.2	1.1
2	1.2
4	1.3
5.97	1.4
11.9	1.5
19.8	1.6
29.6	1.7
39.2	1.8
58.1	
76.6	
112	
143	
187	
223	
275	



Certain bridge sensors show noticeable DC offsets in their differential output voltage (usable differential voltage range is offset from zero). The sensor DC offset limits the maximum PGA gain, which can be applied without putting the PGA into saturation. To compensate for such sensor offsets, the PGA can be programmed to shift the input signal by a certain offset voltage before it gets gained up. The default shift is 0mV, the offset can be compensated by 15 steps in positive and negative direction as shown in Table 9. The PGA offset shift function is offered only for PGA Gain1 \geq 11.9.

11.9 ≤ Gain1 ≤223 [mV]	Gain1 = 275 [mV]
0	0
±1.9	±1.5
±3.8	±3
±5.6	±4.5
±7.5	±6
±9.4	±7.5
±11.3	±9
±13.1	±10.5
±15	±12
±16.9	±13.5
±18.8	±15
±20.6	±16.5
±22.5	±18
±24.4	±19.5
±26.3	±21
±28.1	±22.5

Table 9: PGA Input Offset Compensation Steps



Figure 14: PGA Input Offset Compensation

PGA gain and the Input Offset Compensation value can be programmed separately for the two Main bridge sensors and for the three External auxiliary temperature sensors that can be connected to the ZSSC3281. The PGA Input offset compensation feature is limited to SM+/SM- and SM+ sequencer configurations which are described in section 4.6.

Table 10: PGA Parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Gain	Total PGA gain	Programmable in 15/8 steps: • stage1: 15 steps, 1.2 to 275 • stage2: 8 steps, 1.1 to 1.8	1.32		495	V/V
V _{cmi}	Input common mode voltage			VDDA/2		V
BW _{PGA}	Bandwidth			5		kHz
t _{az_PGA}	Auto-zero time		10			μs
f _{ch_PGA}	Chopper frequency			100		kHz

4.5 Analog-to-Digital Converter (ADC)

An incremental delta-sigma analog-to-digital converter (ADC) is used to digitize the PGA signal. To allow optimizing the trade-off between conversion time and resolution, the resolution can be programmed from 10-bit to 24-bit. The ADC processes differential input signals around its input common mode level VDDA/2. Table 11 lists the ADC resolution, signal ranges, conversion times for a single analog-to-digital conversion, and VDDA = 1.65V.

ADC Resolution [Bits]	Resolution Voltage		Conversion Time, Typical, T _{Conv} [µs]	Conversion Rate, Typical, F _{Conv} [kHz]		
10	±1.418	2768.638	32.54	30.73		
11	±1.425	1391.718	43.75	22.86		
12	±1.431	698.499	59.59	16.78		
13	±1.434	350.189	81.99	12.20		
14	±1.437	175.428	113.68	8.80		
15	±1.439	87.832	158.49	6.31		
16	±1.440	43.958	221.86	4.51		
17	±1.441	21.994	311.48	3.21		
18	±1.442	11.002	438.22	2.28		
19	±1.443	5.503	617.46	1.62		
20	±1.443	2.752	870.94	1.15		
21	±1.443	1.376	1229.41	0.81		
22	±1.443	0.688	1736.38	0.58		
23	±1.443	0.344	2453.33	0.41		
24	±1.444	0.172	3467.25	0.29		

Table 11: ADC Configuration Parameters

The ADC can perform an additional offset shift (independent of the PGA shifting) to adapt input signals with offsets to the ADC input range. Enabling the offset shift causes the ADC to perform an additional amplification of the ADC's input signal by factor ×2. This must be considered for a correct PGA configuration setup.

The ADC offset shift feature is limited to SM+/SM- and SM+ sequencer configurations which are described in section 4.6.

The shift values in Table 12 are related to the input voltages at INP, INN:

- Full scale differential input voltage: $V_{INdiff_{-}fs} = \frac{V_{fs}}{Gain}$
- Differential input shift voltage: V_{INdiff_shift}
- Maximum, minimum differential input voltage: V_{INdif}

V_{INdiff max}, V_{INdiff min}

Table 12: ADC Input Offset Shift Steps

PGA Polarity	ADC Shift Enable	ADC Gain	ADC shift	V _{INdiff_shift} / V _{INdiff_fs}	V INdiff_min/ VINdiff_fs	V INdiff_max/ VINdiff_fs	
Positive	0	4	0	no shift	-1	+1	
Negative	0	×1	0	no shift	+1	-1	
			1	7/8	-1/16	+15/16	
		×2	2	6/8	-2/16	+14/16	
			3	5/8	-3/16	+13/16	
Positive			4	4/8	-4/16	+12/16	
Positive	1		5	3/8	-5/16	+11/16	
			6	2/8	-6/16	+10/16	
			7	1/8	-7/16	+9/16	
			0	no shift	-1/2	+1/2	
Negative			0	no shift	+1/2	-1/2	



PGA Polarity	ADC Shift Enable	ADC Gain	ADC shift	V _{INdiff_shift} / V _{INdiff_fs}	V INdiff_min/ VINdiff_fs	V INdiff_max/ VINdiff_fs
			1	1/8	-9/16	+7/16
			2	2/8	-10/16	+6/16
			3	3/8	-11/16	+5/16
Negative			4	4/8	-12/16	+4/16
			5	5/8	-13/16	+3/16
			6	6/8	-14/16	+2/16
			7	7/8	-15/16	+1/16

4.6 AFE Sequencer

The measurement flow, especially the frequency of Main bridge measurements vs. Auxiliary measurements can be configured by the user. Once started by the ARM MCU, the measurement flow runs autonomously controlled by the AFE. The AFE Sequencer state machine ensures predictable measurement timing in the continuous cyclic operation of ZSSC3281.

The AFE Sequencer carries out AFE measurements based on a measurement slot mechanism. There can be up to eight measurement slots assigned per AFE, which form a single measurement sequence. A measurement sequence can be executed only once (for example, initiated by a dedicated command request) or continuously cycled in Cyclic Mode operation of ZSSC3281.

Each of the measurement slots can be individually configured for the following measurement types:

- Sensor Measurement SM+: bridge inputs INP/INN directly converted (non-inverted)
- Sensor Measurement SM-: bridge inputs INP/INN flipped (inverted)
- Auxiliary Measurement auxi: cycles through the auxiliary measurement vector

S_1							S_8
SM+	SM-	aux _i					
SM+	SM-	SM+	SM-	SM+	SM-	SM+	SM-

Figure 15: Measurement Slot Configuration with Two Example Configurations

The actual number of measurement slots per measurement sequence can be defined by the user and may vary between 1 and 8. The hardware allows to configure any combination based on the above definitions, but not all combinations lead to reasonable measurement schemes. The GUI supports the user in selecting proper measurement schemes. Figure 15 shows two reasonable example configurations. The measurement schemes are explained in further detail in subsequent chapters 4.6.3 to 4.6.5.

Auxiliary measurements usually have lower response time requirements than measurements on the main sensor bridge. The auxiliary measurements are therefore cycled orthogonal to the main loop of the sequencer. Activated auxiliary measurements become listed in the so called Auxilary measurement vector. The vector index 'i' gets increased after each executed auxi slot and starts over after the entire set of active measurements was completed. The configuration options of auxiliary measurements are further detailed in section 4.6.2.



Figure 16: Auxiliary Measurement Configuration, and Corresponding Measurement Flow

Figure 16 illustrates the sequencer operation with an example configuration. During the 3rd measurement slot (configured as aux_i), the first enabled auxiliary measurement is executed ("PTAT", internal temperature sensor). When the measurement sequence (SM+/SM-/aux_i) is executed again in Cyclic Mode, the next enabled auxiliary measurement is executed ("T1", external temperature sensor). Similarly, "Bridge1 open" and "Bridge1 short" diagnostics measurements are carried out in following measurement sequence cycles. During the 5th execution of the measurement sequence, the PTAT auxiliary measurement is carried out again.

4.6.1. Bridge Sensor Measurement Configuration

The main bridge sensor signals can be measured in three ways:

- SM+/SM- (or SM-/SM+) measurement
- SM+/AZ measurement
- SM+ without AUX_AZ measurement



Configurations in Figure 17 and Figure 18 provide digital offset compensation of the entire signal path in the Analog front end. The configuration in Figure 19 only provides analog offset compensation in the first stage of the PGA. The offsets of the second PGA stage and the ADC offset are not compensated. The performed respective calculations are shown in 1.

In the SM+/SM- configuration, the bridge inputs INP/INN are first converted straight forward in the SM+ measurement slot and second with an internally flipped INP/INN input signal in SM- slot. For the SM+/AZ configuration, the second measurement (AZ) is performed without applied input signal. INP/INN become disconnected form the sensor and internally shorted for AZ measurements.

Since signal integration time the SM+/SM- configuration is twice as long as in in the SM+/AZ configuration (same ADC resolution settings assumed), the SM+/SM- configuration achieves approx. 0.5 bit better noise performance than the SM+/AZ configuration. However, the longer input signal integration time of the SM+/SM- configuration leads to an increased measurement latency as described in section 4.6.3 and 4.6.4.

The auto-zero measurement (AZ) belongs to the group of auxiliary measurements and is cycled less often if either of the following options appears:

- further auxiliary measurements are enabled in the auxiliary measurement vector described in section 4.6.2
- accelerated bridge measurements are enabled as described in section 4.6.5.

Since the offset in the internal signal path varies rather slowly, the auto-zero compensation remains very accurate, even for a long auxiliary measurement vector.

Because most sensor applications also require other auxiliary measurements, the assignment of the AZ measurement to the group of auxiliary measurements helps to reduce the worst case measurement latency on the main bridge sensor. This is because the SM- slot as needed in configuration of Figure 17, can be omitted.

The lowest measurement latency is achieved with the "SM+ only" configuration in Figure 19. However, this is only true if no other auxiliary measurements are needed for the desired sensor application.

A further influence on the overall measurement time has the input settling time, which is required depending on the output resistance of the external sensors, respective capacitive loads on the signal lines and the ADC resolution selected by the user. The input settling time is always inserted before an ADC conversion starts and can be configured in the GUI for main bridge measurements via Configure\AFE\Bridge\SetTime[µs] and for auxiliary temperature measurements via Configure\AFE\Temperature\SetTime[µs].

Considering achievable measurement latencies and noise performance, configuration in Figure 17 is better when higher ADC resolutions are required or for sensor configurations with fast input settling, while configuration in Figure 18 and Figure 19 are preferable when lower ADC resolutions become selected or for sensor configurations requiring long input settling times (bridge settling time has a considerable impact on the timing budget).

4.6.2. Auxiliary Measurement Configuration

The supported auxiliary measurements are:

- Auto-zero for internal signal path
- Temperature on sensor input T1
- Temperature on sensor input T2
- Temperature on sensor input T3
- Internal PTAT
- · AFE diagnostic checks
 - Sensor connection checks for all external sensors (Short to TOPx pin or BOTx pin and Open)
 - Bridge signal range check
 - 。 AFE gain and offset drift supervision via internal reference DAC

They can be activated in the GUI via tabs Configure\AFE\Sequencer, Configure\AFE\Temperature Selection and Diagnostic\Sensor\AFE.

4.6.3. Deterministic Input Step Response with SM+/SM- Configuration

As described in section 4.6.1, sensor configurations with fast input settling or applications requiring higher ADC resolutions are better served with the SM+/SM- scheme for the main bridge measurement. For the following step response consideration, the below application example is used:

- Sensor Measurement (non-inverted)
- Sensor Measurement (inverted)
- Auxiliary Measurement (for example, for sensor temperature)
- Note: SM+ and SM- can be exchanged yielding to the same result



Figure 20: SM+/SM- Configuration



For this use case the worst-case input to output latency consists of:

- 4 sensor A2D-conversion times (duration depending on selected ADC resolution)
- 1 auxiliary conversion time (fixed duration, based on longest auxiliary conversion timing)
- 1 SSC calculation
- 1 settling time at AOUT, if AOUT is enabled



Figure 21: Measurement Flow and Latency for SM+/SM- Configuration

4.6.4. Deterministic Input Step Response with SM+/AZ Configuration

Since the SM+/SM- configuration samples the input signal twice as long as the SM+/AZ configuration and it suffers a noticeable timing overhead for sensor configurations with slow sensor input signal settling, a second SM+/AZ measurement scheme with deterministic step response times is available. For the following step response consideration, the below application example is used:

- · Sensor measurement (non-inverted)
- Auxiliary measurement (for example, for sensor path auto-zero and/or sensor temperature) within the auxiliary measurement vector





As shown in Figure 23, the worst-case latency consists of:

- 2 sensor AD-conversion times (duration depending on selected ADC resolution)
- 1 auxiliary conversion time (fixed duration, based on longest auxiliary conversion timing)
- 1 SSC calculation
- 1 settling time at AOUT, if AOUT is enabled

Assuming equal ADC resolution settings for the SM+/SM- configuration as described in section 4.6.3 and the SM+/AZ configuration described in this section, the worst case input to output latency is shorter by two sensor AD-conversion times in case of the SM+/AZ setup. The auxiliary measurement duration in the SM+/AZ setup may become slightly longer than for the SM+/SM- configuration, since it is determined by the AZ measurement time if the selected resolution of the main bridge is larger than the resolutions of all other active auxiliary measurements. This is because the resolution of the AZ measurement is set by the resolution of the SM+ measurement and the longest measurement of the auxiliary measurement vector determines the duration of the aux_i slot(s)



Figure 23: Measurement Flow and Latency for SM+/AZ Configuration

4.6.5. Accelerated Bridge Measurements with Sparsely Inserted Auxiliary Measurements

For applications which focus on highest conversion rates at the bridge sensor input but do not require a deterministic maximum input to output latency of the corrected sensor signal, auxiliary measurements can be sparsely inserted to occur only after a certain number of measurement sequences were executed by the AFE sequencer. This way, auxiliary measurements become executed even more seldom, giving the main sensor bridge measurements priority.

The AFE sequencer can be configured such that an aux_i measurement is only executed (inserted) after every Px measurement sequence. P can be selected as 2, 4, or 8. Figure 24 shows an example of a measurement flow with P = 2 while Figure 25 uses P = 8 where aux_i measurements are executed after eighth measurement cycle.



Figure 24: Auxiliary Measurement Executed after Every Second Measurement Cycle

S_1							S_8								
SM+															
SM+															
SM+															
SM+															

Figure 25: Sequencer Setup for Highest Update Rate on Bridge Sensor

4.7 AFE Dual Speed Mode

The AFE Dual Speed Mode operation is intended for single bridge sensor applications that require a fast transient step response combined with a high resolution steady state signal at analog and serial interface outputs. It can be activated in the GUI via Configure\AFE\Sequencer\AFE Selection and Configurability\Dual speed AFE with AOUT.

In AFE Dual Speed Mode the sensor bridge is measured by both frontends (AFE1 and AFE2) in parallel, see Figure 26 for the required schematic. AFE Dual Speed Mode allows the operation of one external temperature sensor (T1) or the internal temperature sensor (PTAT).





The fast reaction of the bridge sensor input is achieved through AFE1, which runs at low resolution (10 bit) and highest update rate. AFE2 runs on high resolution (SM+/SM- sequencer, 16bit) and a slower update rate according to Table 13. Figure 27 illustrates the sequence of AFE1 and AF2 measurements.

<u>AFE1</u>																
SM+	SM+	SM+	SM+	SM+	SM+	SM+	SM+	SM+	SM+	SM+	SM+	SM+	SM+	SM+	SM+	aux _i
AFE2																
	SM+ SM- Note: conversion timing not drawn to exact scale															

Figure 27: Sequencer Illustration for AFE1 and AFE2

Table 13: ADC Configuration Parameters f	or Dual Speed Mode
--	--------------------

ADC Resolution [Bits]	Full Scale Input Voltage V _{fs} [V]	LSB Size V _{∟SB} [µV]	Conversion Time, Typical, T _{Conv} [µs]	Conversion Rate, Typical, F _{Conv} [kHz]
10	±1.418	2768.638	32.54	30.73
16	±1.440	43.958	887.44	1.13

A digital algorithm decides whether the SSC conditioned results of AFE1 or AFE2 are forwarded to the outputs. By default, the more precise data of AFE2 is forwarded. As soon as a significant signal step occurs at the bridge sensor inputs, the algorithm switches from the slower AFE2 to the fast AFE1. After the transition to AFE1, the outputs follow the AFE1 results with its speed, accuracy, and noise properties.

AFE1 stays active for at least the duration of approximately two slow AFE2 conversions. If no further significant input signal variation is detected within this time, the algorithm switches back from AFE1 to AFE2. See Figure 28 for a graphical explanation of the algorithm.

An input step is detected if the signal difference between AFE1 and AFE2 crosses Threshold 1 (can be setup via GUI Configure\AFE\Sequencer\Dual Speed AFE with AOUT). Once an input step was detected and outputs were switched to AFE1, a count down timer is started to let AFE1 process a number of approximately 60 samples. The actual sample number is between 57 and 61, depending on the configured AFE2 bridge settling time and is automatically calculated by the GUI. Once the count down timer expired, the outputs are switched back from AFE1 to AFE2 if no further step was detected.

To judge the signal variation after the initial step detection, all new AFE1 measurement results are compared against an AFE1 reference result that was stored at the preceding threshold crossing. A further step is detected when the comparison difference is larger than Threshold 2 (can also be setup via GUI). In this case a new AFE1 reference value is stored and the count down timer is reset which causes another approximately 60 samples from AFE1.

The algorithm detects signal changes which span over multiple AFE1 conversions (see Figure 28), it compares the current measurement result with a reference value from several conversion periods back in time. The user can modify the dynamic behavior of the algorithm be modifying the Threshold 1 and Threshold 2 settings.



Figure 28: Step Response in Dual Speed Mode for a Significant Single Input Step

The AFE Dual Speed Mode is available for following SSC outputs:

- all Analog Output (AOUT) Modes with exception of 2-wire current loop mode
- · all Serial interface outputs

AFE Dual Speed Mode is not available for:

- 2-wire current loop operation
- PMW/FOUT output modes
- Signal Post processing features: EOC, ALARM, Output Filtering.
- AFE diagnosis features

The dynamic Sensor Bridge configuration is fixed to:

- AFE1: 10bit, SM+ only
- · AFE2: 16bit, SM+/SM-
- The aux_i cycle in the sequencer becomes automatically activated if T1 or PTAT are selected. If no temperature sensor is selected, the aux_i cycle shown in Figure 27 is removed.

With the dynamic AFE configuration setup a worst case input step latency of 0.35ms is achievable at AOUT. The precise signal settles maximum 5ms after stable input signal.

5. Sensor Signal Conditioning

5.1 Signal Conditioning Data Path

Figure 29 illustrates the sensor signal conditioning flow that is applied for AFE output data to compensate for offset, gain, non-linearity, and temperature effects and to calculate the conditioned data for further output processing. All this basis mathematical subfunctions are described within the sections 5.2 to 5.6.

The signal path from conditioned data to individual output signals is described in section 6.1.



Figure 29: Sensor Signal Flow Chart from Input to Conditioned Data

5.2 Main Sensor Signal Correction

ZSSC3281 supports basic second-order compensation of sensor nonlinearities. The following basic SSC math options are available:

- Sensor signal correction
 - 。 SOT Curve-0: Parabolic compensation curve
 - 。 SOT Curve-1: S-shaped compensation curve
- Temperature signal correction

The parabolic compensation is recommended for most sensor types. The applied SSC math option can be selected in the GUI through the field Calibration\Curve.

The available SSC capabilities for SOT Curve-0 and SOT Curve-1 are described below. The used equation terms are as follows:

		Valid input range
S	Corrected sensor reading output via I2C, OWI, or SPI	OHEX to FFFFFFHEX
S_Raw	Raw sensor reading from ADC (after AZ correction, depends on Afe1SmConfig)	-7FFFFF _{HEX} to 7FFFFF _{HEX}
Gain_S	Sensor gain term	-7FFFFFHEX to 7FFFFFHEX
Offset_S	Sensor offset term	-7FFFFFHEX to 7FFFFFHEX
Tcg	Temperature coefficient gain term	-7FFFFFHEX to 7FFFFFHEX
Тсо	Temperature coefficient offset term	-7FFFFFHEX to 7FFFFFHEX
T_Raw	Raw temperature reading (after AZ correction)	-7FFFFFHEX to 7FFFFFHEX
SOT_tcg	Second-order term for Tcg non-linearity	-7FFFFFHEX to 7FFFFFHEX
SOT_tco	Second-order term for Tco non-linearity	-7FFFFFHEX to 7FFFFFHEX
SOT_sens	Second-order term for sensor non-linearity	-7FFFFFHEX to 7FFFFFHEX
SENS_shift	Post-calibration, post-assembly offset shift	-7FFFFFHEX to 7FFFFFHEX
	Absolute value	

 $[...]_{ll}^{ul}$ Bound/saturation number range from ll to ul, overflow and/or underflow is reported as saturation in the Status Byte

All raw data and compensation coefficients supplied to the formulas are required in the following 24-bit data format:

Table 14: Data Format of Raw ADC Readings

Bit-Number	23	22	21	20	 2	1	0
Meaning, Weighting	-2 ⁰	2 ⁻¹	2-2	2 ⁻³	 2 ⁻²¹	2 ⁻²²	2 ⁻²³

Table 15: Data Format of 24-bit SSC Coefficients

Bit-Number:	23	22	21	20	 2	1	0
Meaning, Weighting	0 = positive 1 = negative	2 ¹	2 ⁰	2 ⁻¹	 2 ⁻¹⁹	2 ⁻²⁰	2 ⁻²¹

The compensated result data is supplied in the following 24-bit data format:

Table 16: Data Format of Corrected SSC Results (S and T) The second second

Bit-Number:	23	22	21	20	 2	1	0
Meaning, Weighting	2 ⁰	2-1	2-2	2 ⁻³	 2-21	2-22	2 ⁻²³

5.2.1. Pre-calculation

Simplified:

$$K_{1} = 2^{23} + \frac{T_{Raw}}{2^{23}} \times \left(\frac{4 \times SOT_{tcg}}{2^{23}} \times T_{Raw} + 4 \times Tcg\right)$$
Equation 1
$$K_{2} = 4 \times Offset_{S} + S_{Raw} + \frac{T_{Raw}}{2^{23}} \times \left(\frac{4 \times SOT_{tco}}{2^{23}} \times T_{Raw} + 4 \times Tco\right)$$
Equation 2
Complete:

$$K_{1} = \left[2^{23} + \left[\frac{T_{Raw}}{2^{23}} \times \left[\frac{SOT_{tog}}{2^{21}} \times T_{Raw}\right]_{2^{25}}^{2^{25}-1} + 4 \times Tcg\right]_{2^{25}}^{2^{25}-1}\right]_{2^{25}}^{2^{25}-1}\right]_{2^{25}}^{2^{25}-1}$$
Equation 3
$$K_{2} = \left[4 \times Offset_{S} + \left[S_{Raw} + \left[\frac{T_{Raw}}{2^{23}} \times \left[\frac{SOT_{tog}}{2^{21}} \times T_{Raw}\right]_{2^{25}}^{2^{25}-1} + 4 \times Tcg\right]_{2^{25}}^{2^{25}-1} + 4 \times Tcg\right]_{2^{25}}^{2^{25}-1}\right]_{2^{25}}^{2^{25}-1}$$
Equation 4

5.2.2. SOT Curve-0 (Parabolic Compensation)

Simplified:

$$Z_{SP} = \frac{4 \times Gain_{S}}{2^{23}} \times \frac{K_{1}}{2^{23}} \times K_{2} + 2^{23}$$
 (delimited to positive number range) Equation 5

$$S = \frac{Z_{SP}}{2^{23}} \times \left(\frac{4 \times SOT_sens}{2^{23}} \times Z_{SP} + 2^{23}\right) + SENS_shift \quad (delimited to positive number range)$$
Equation 6

Complete:

$$Z_{SP} = \left[\left[\frac{\text{Gain}_S}{2^{21}} \times \left[\frac{K_1}{2^{23}} \times K_2 \right]_{2^{25}}^{2^{25}-1} \right]_{2^{25}}^{2^{25}-1} + 2^{23} \right]_{0}^{2^{25}-1}$$
Equation 7

$$S = \left[\left[\frac{Z_{SP}}{2^{23}} \times \left[\left[\frac{SOT_sens}{2^{21}} \times Z_{SP} \right]_{-2^{25}}^{2^{25}-1} + 2^{23} \right]_{-2^{25}}^{2^{25}-1} + SENS_shift \right]_{0}^{2^{24}-1} + SENS_shift \right]_{0}^{2^{24}-1}$$
Equation 8

5.2.3. SOT Curve-1 (S-shaped Compensation)

Simplified:

$$Z_{SS} = \frac{4 \times Gain_{-S}}{2^{23}} \times \frac{K_{1}}{2^{23}} \times K_{2} \quad (K_{1} \text{ and } K_{2} \text{ according to Equation 3 and Equation 4})$$
Equation 9
$$S = \frac{Z_{SS}}{2^{23}} \times \left(\frac{4 \times SOT_{-Sens}}{2^{23}} \times |Z_{SS}| + 2^{23}\right) + 2^{23} + SENS_{-Shift} \quad (delimited to positive number range)$$
Equation 10

Complete:

$$Z_{SS} = \left[\frac{\text{Gain}_{S}}{2^{21}} \times \left[\frac{K_{1}}{2^{23}} \times K_{2} \right]_{2^{25}}^{2^{25} \cdot 1} \right]_{2^{25}}^{2^{25} \cdot 1}$$
Equation 11
$$S = \left[\left[\left[\frac{Z_{SS}}{2^{23}} \times \left[\left[\frac{\text{SOT}_{\text{sens}}}{2^{21}} \times |Z_{SS}| \right]_{2^{25}}^{2^{25} \cdot 1} + 2^{23} \right]_{2^{25}}^{2^{25} \cdot 1} + 2^{23} \right]_{2^{25}}^{2^{25} \cdot 1} + 2^{23} \right]_{2^{25}}^{2^{25} \cdot 1} + SENS_\text{shift} \right]_{0}^{2^{24} \cdot 1}$$
Equation 12



5.3 Temperature Signal Correction

Temperature is measured either internally by the ZSSC3281, through an additional external element, or by means of a combination of ZSSC3281 internal and external temperature sensing capabilities. Temperature correction contains both linear gain and offset terms as well as a second-order term to correct for any nonlinearities. For temperature, second-order compensation is always parabolic.

The correction equation terms are as follows:

		Valid input range
Т	Corrected temperature sensor reading output via digital interface	OHEX to FFFFFFHEX
Gain_T	Gain coefficient for temperature	-7FFFFF _{HEX} to 7FFFFF _{HEX}
T_Raw	Raw temperature reading after AZ correction	-7FFFFFHex to 7FFFFFHex
Offset_T	Offset coefficient for temperature	-7FFFFF _{HEX} to 7FFFFF _{HEX}
SOT_T	Second-order term for temperature source nonlinearity	-7FFFFF _{HEX} to 7FFFFF _{HEX}
T_Shift	Shift for post-calibration/post-assembly offset compensation	-7FFFFF _{HEX} to 7FFFFF _{HEX}

Ì

The correction formula is best represented as a two-step process as follows:

Simplified:

$Z_{T} = \frac{4 \times \text{Gain}_{T}}{2^{23}} \times (T_{Raw} + 4 \times \text{Offset}_{T}) + 2^{23}$	(delimited to positive number range)	Equation 13
$T = \frac{Z_{T}}{2^{23}} \times \left(\frac{4 \times SOT_{T}}{2^{23}} \times Z_{T} + 2^{23}\right) + T_{shift}$	(delimited to positive number range)	Equation 14

Complete:

$$Z_{T} = \left[\left[\frac{\text{Gain}_{T}}{2^{21}} \times [T_{\text{Raw}} + 4 \times \text{Offset}_{T}]_{2^{25}}^{2^{25}-1} \right]_{2^{25}}^{2^{25}-1} + 2^{23} \right]_{0}^{2^{25}-1}$$
Equation 15
$$T = \left[\left[\frac{Z_{T}}{2^{23}} \times \left[\left[\frac{\text{SOT}_{T}}{2^{21}} \times Z_{T} \right]_{2^{25}}^{2^{25}-1} + 2^{23} \right]_{2^{25}}^{2^{25}-1} + T_{\text{shift}} \right]_{0}^{2^{24}-1}$$
Equation 16



5.4 Bridge Output Scaling

ZSSC3281 offers a linear rescaling function to amplify or compress a partial region of the sensor input range to the desired signal output range. Figure 30 illustrates the rescaling on an example where the 25% to 75% calibrated signal input range is mapped to the output range of 0% to 100%. The feature is intended for customers who need to separate product derivatives after a common sensor calibration step.



Figure 30: Example: Bridge Output Scaling Function for Scaling 25% - 75%, to final 0% - 100%

The rescaling feature applies the following formula to the SSC conditioned outputs of the main bridge sensor:

$$y = \left[\frac{8 \cdot OutScaleGain}{2^{23}} \times (x + 8 \times OutScaleOffset)\right]_{0}^{2^{24} - 1}$$
Equation 17

The Coefficients *OutScaleGain* and *OutScaleOffset* are stored in the CCP (Configuration and Calibration Page) of ZSSC3281 in signed magnitude format. According to Table 17 *OutScaleGain* is limited to a maximum gain of 4 and the *OutScaleOffset* can vary from -1.5 to 0 related to the SSC result number range 0 to ~2.

Table 17: E	vamnles fo	r Bridge	Output	Scaling
	zamples ic	n briuge	Output	Scanny

Innut Dala	Input Relative – x [%]		OutScaleGain		OutScaleOffset	Output Dale	stive v [0/]	
input Rela	tive – x [%]	real	CCP content (decimal)	real	CCP Content (decimal)	Output Relative – y [%]		
0	50.0	2.000	2097152	0.0	0	0	100	
0	33.3	3.003	3148876	0.0	0	0	100	
0	25.0	4.000	4194304	0.0	0	0	100	
25	50.0	4.000	4194304	-0.5	-524288	0	100	
25	75.0	2.000	2097152	-0.5	-524288	0	100	
50	100.0	2.000	2097152	-1.0	-1048576	0	100	
75	100.0	4.000	4194304	-1.5	-1572864	0	100	

Table 18 lists the mapping of CCP register content to output scaling coefficients.

Table 18: Data Format of Output Scaling Coefficients in CCP

Bit-Number:	23	22	21	20		2	1	0
Meaning, Weighting	0 = positive 1 = negative	2 ²	2 ¹	2 ⁰	2 ⁻¹		2 ⁻¹⁹	2 ⁻²⁰

The GUI supports the calculation of *OutScaleGain* and *OutScaleOffset* based on provided relative input and output range specifications (Can be set on the GUI tab Configure\Output Scaling).

5.5 IIR Filter

The conditioned outputs of the two main sensor bridge channels CH1 and CH2 and the conditioned outputs of the temperature channels TCh1 to TCh3 can be low pass filtered for noise reduction. Each channel is equipped with an independent configurable IIR Filter. The mathematical filter description is as follows:

$$y_0 = x_0$$
Equation 18
$$y_i = y_{i-1} + \frac{(x_i - y_{i-1}) \times \text{Diff}}{\text{Avg}}$$
Equation 19

where:

Diff = FiltDiff + 1	Equation 20
$Avg = 2^{FiltAvg}$	Equation 21

FiltDiff and *FiltAvg* represent the filter coefficients which are stored as unsigned 3-bit values per filter channel in IirFiltCoeffReg inside the CCP of ZSSC3281. They are determined by the GUI (Configure\Filter) depending on the filter Tau selections made by the user. For a stable system, the Diff \leq Avg must be ensured.

The filter Tau can be calculated by:

$$\frac{\text{Diff}}{\text{Avg}} = \alpha \approx \frac{1}{\tau_{dig}} = \frac{\Delta T}{\tau_{(ana)}}$$
Equation 22
$$\tau_{dig} = -\frac{1}{\ln(1-\alpha)}$$
Equation 23

 τ_{dig} is given in number of digital samples.

5.6 Third Logic Channel Combination

The potentially pre-scaled and filtered two main sensor bridge channels Ch1 and Ch2 of ZSSC3281 can be mathematically combined to calculate the output of a third logic channel Ch3. Channel Ch3 is only available in the synchronized AFE mode which is enabled via the GUI menu Configure\AFE\Sequencer\AFE Selection and Configurability\selection: "AFE1+AFE2, config equally".

The calculation result on Ch3 is available through serial interface read out only. The digital output format is signed 32-bit (two's complement), see Table 19. Outputting the Ch3 result at AOUT and FOUT/PWM is possible for subtraction and ratio only. Division is readable via digital interfaces only.

The Third Logic Channel (TLC) can be configured via the GUI menu Configure\TLC menu.

Following mathematical operations are available:

- Subtraction: (Ch1 Ch2) or (Ch2 Ch1)
- Division: (Ch1 / Ch2) or (Ch2 / Ch1)
- Ratio: If Ch1 == Ch2 then Ch3 = 1 Else if Ch1 < Ch2 then Ch3 = Ch1 / Ch2 Else Ch3 = 2 - (Ch2 / Ch1)

Note: Division calculation can lead to math saturation, which is not suppressed by firmware.

Calibration of the sensor channels Ch1 and Ch2 must still be done independently applying the single channel calibration routines.

Table 19: Data Format of Logic Output Channel Ch3 at Serial Interface

Bit-Number	31	30	 24	23	22	21	20	 2	1	0
Meaning, Weighting	-2 ⁸	27	 2 ¹	2 ⁰	2 ⁻¹	2-2	2 ⁻³	 2 ⁻²¹	2 ⁻²²	2 ⁻²³

6. Post Processing Options for Conditioned Sensor Signals

6.1 Signal Post Processing Flow Chart

Figure 31 illustrates the signal flow from conditioned data to individual output signals. All basis mathematical subfunctions are described within the sections 6.2 to 6.6.

The signal path from AFE output data to conditioned data is described in section 5.1.



Figure 31: Sensor Signal Flow Chart from Input to Output

6.2 LSB Zeroing

All internal calculations are performed with higher precision than the selected ADC resolution, and the output results on digital interfaces are normalized for all channels except SSC CH3 (Third Logic Channel) before providing on the digital interfaces as defined by:

DigitalOutputValue = Conditioned Data AND $(2^{ADC Resolution} - 1)$ Equation 24



6.3 SSC Process Image



Figure 32: SSC Process Image, System Diagnosis Status and Fault Memory Map

ZSSC3281 handles all continuous process data communication with a host system through memory interfaces called SSC Process Image, System Diagnosis Status, and Fault Memory.

The data in the SSC Process Image is updated as soon as respective AFE measurements are completed, and the related sensor signal conditioning operations are carried out. It always reflects the most up-to-date known status of the connected sensor system. The SSC Process Image holds data of both main sensor, three temperature signals and for the third logic channel.

Status information from all activated system diagnosis checks are contained inside the System Diagnosis Status and the Fault Memory which allows the host system to check for the source of system failure states that were reported in the Status Byte of a previously received command response. The structure of the system diagnosis status words is described in section 7.2.



6.4 EOB/EOC/Alarm Functions

The Pins EOC/ALARM 1 (GPIO2) and EOC/ALARM 2 (GPIO3) can be configured to operate either as an end-ofbusy (EOB) in Command and Sleep Mode, or end-of-conversion (EOC) transducer or as a configurable switch/alarm transducer for the respective SSC conditioned outputs of the main bridge sensors in Cyclic Mode.

To support different external logic, the global setting for polarity of the EOB/EOC/ALARM outputs can be configured as active high or active low (can be setup via GUI Configure\EOC/ALARM\Output Polarity).

6.4.1. EOB Function

The end-of-busy (EOB) function can be enabled as an additional functionality within Command Mode and Sleep Mode (setup via GUI Configure\System Control) to allow upper MCUs receiving interrupt signals after finishing ZSSC3281's internal command execution. If EOB is enabled, a short signal pulse of approximately 5µs wide (see Figure 33) is generated on enabled EOC pins.



Note: timing relations are not to scale, they are qualitative illustrations only

Figure 33: EOB Behavior - Signalization of End-of-Busy



6.4.2. EOC Function

If the EOC output mode is active (can be setup via GUI Configure\EOC/ALARM\Selected Mode\EOC), an EOC event is signalled at the GPIO pin as soon as a new SSC-corrected measurement result of the bridge sensor is available for read out by the host system. The EOC signal pulse is approximately 5µs wide (see Figure 34).



Note: timing relations are not to scale, they are qualitative illustrations only

Figure 34: EOC Behavior - Signalization of End-of-Conversion

Important Notes:

- The EOC Output Mode is not available in AFE Dual Speed Mode.
- The EOC Output Mode is not available in PWM/FOUT Mode
- The EOC1 Output Mode is not available if the serial OWI interface is activated

6.4.3. ALARM Function

If the ALARM output mode is active (can be setup via GUI Configure\EOC/ALARM\Selected Mode\Alarm) further configuration options exist:

- Single threshold comparison vs. Window comparison
- Range definition for ALARM (above/below vs. inside/outside)
- Hysteresis setting
- · Persistence setting

Figure 35 shows the ALARM output signalling in the possible four different modes. The doted black lines reflect the behavior for zero hysteresis, while the doted blue lines take a configured threshold hysteresis into account.

The lower charts of Figure 35 feature a special signal transient example. If the measurement result jumps from one sample to another from above the upper to below the lower alarm threshold (or vice versa), the alarm state remains the same since the logic conditions of the Window comparison mode permit this.

The configured hysteresis value (GUI tab Configure\EOC/ALARM\Hysteresis) defines the hysteresis half width or "offset". The total hysteresis width is effectively twice the configured hysteresis value.

Table 20: Data Format of Alarm Thresholds and Hysteresis

The ALARM persistence can be set between 0 and 255. A persistence value >0 requires the signal to remain above or below the threshold for the selected number of consecutive pulses before the ALARM output state is changed. The value of 0 effectively disables the persistence feature and the logic checks for a single occurrence of the threshold condition only.

If AFE1 and AFE2 are running asynchronously, the EOC/ALARM outputs are also evaluated independently after the SSC operation was completed. In case of synchronous setup, the evaluations happen at about the same time but AFE1 is evaluated first.

The alarm thresholds and hysteresis values are stored in the respective CCP registers using the data format as shown in Table 20.

Bit-Number:	23	22	21	20	 2	1	0
Meaning, Weighting	2 ⁰	2 ⁻¹	2 ⁻²	2 ⁻³	 2 ⁻²¹	2 ⁻²²	2-23







6.5 Output Data Clipping

The signaling of a diagnosis failure state can also be activated on the analog output AOUT or the digital outputs PWM/FOUT via GUI tab Diagnostic\General. If the signalization of Diagnostic State at AOUT and PWM/FOUT is enabled, discovered diagnostic failure states can be either mapped to the Upper or the Lower Diagnostic Range (UDR and LDR) of the output span (GUI tab Diagnostic\Sensor/AFE).

The boundaries of the upper and lower diagnostic ranges are configurable via the GUI tab Configure\Output Preprocess. They are typically set to 5% and 95% of the full-scale output level but can be modified to the application needs.



Figure 36: AOUT and PWM/FOUT Output Ranges with Active Diagnostic State Signalization

To prevent false interpretation of very large or very low output signals (UDR and LDR ranges), the conditioned data is clipped to fit into the remaining output range between UDR and LDR before it is forwarded to the AOUT and PWM/FOUT outputs.

Important Notes:

- There is no rescaling of the conditioned data performed at this stage. If rescaling of the conditioned data to the clipped output signal range is required, use the Bridge Output Scaling feature (see section 5.4.) or use different target values during the SSC calibration process.
- The digital output data which is accessible on the serial interfaces (read from the SSC Process Image) is not clipped since a diagnosis failure condition is signaled there within the Status Byte.



6.6 FOUT Oscillator Compensation

Frequency output requires a stable base frequency. The internal oscillator provides the base frequency for frequency modulation (see section 9.1). To minimize the resulting temperature drift, it can be compensated via internal PTAT temperature sensor by the following compensation mathematics:

		Valid input range
x	Corrected sensor signal selected for Frequency Output	OHEX to FFFFFFHEX
У	Temperature compensated output signal for Frequency Output	OHEX to FFFFFFHEX
T_Raw _{PTAT}	Raw temperature reading of PTAT (after AZ correction)	-7FFFFFHEX to 7FFFFFHEX
Fm_SOT	Second-order term for frequency modulation	-7FFFFFHEX to 7FFFFFHEX
Fm_Gain	Gain term for frequency modulation	-7FFFFFHEX to 7FFFFFHEX
Fm_Offset	Offset term for frequency modulation	-7FFFFFHEX to 7FFFFFHEX

Note: The compensation mathematics requires enabling the internal PTAT temperature measurement within the AUX measurements.

All raw data and compensation coefficients supplied to the formulas are required in the 24-bit data format described in Table 21, Table 22, Table 23, and Equation 25.

Table 21: Data Format of Raw ADC Readings

Bit-Number	23	22	21	20	 2	1	0
Meaning, Weighting	-2 ⁰	2-1	2-2	2 ⁻³	 2 ⁻²¹	2 ⁻²²	2 ⁻²³

Table 22: Data Format of Corrected SSC Results

Bit-Number	23	22	21	20	 2	1	0
Meaning, Weighting	2 ⁰	2-1	2 ⁻²	2 ⁻³	 2 ⁻²¹	2 ⁻²²	2 ⁻²³

Table 23: Data Format of 32-bit SSC Coefficients

Bit-Number:	31	30	29	28	27	 2	1	0
Meaning, Weighting	2 ⁻¹	2 ⁰	2 ⁻¹	2 ⁻²	2 ⁻³	 2 ⁻²⁸	2 ⁻²⁹	2 ⁻³⁰

 $y = \left[x \times \left(4 \times Fm_SOT \times T_Raw_{PTAT}^{2} + Fm_Gain \times T_Raw_{PTAT} + Fm_Offset\right)\right]_{0}^{32-1}$

Equation 25

7. Sensor and System Diagnosis

The ZSSC3281 Sensor and System Diagnosis function can detect several false conditions on externally connected sensors and monitor long term gain and offset drifts of the Analog front end. This makes ZSSC3281 well suited for sensing applications that require increased system reliability as well as for predictive maintenance supervision done by the host system.

7.1 Sensor and AFE Diagnostic Features

The supported Sensor and AFE Diagnostic features are summarized in Table 24.

Monitored Input or Component	Failure Category	Failure Condition ¹
Main sensor bridge 1	INP or INN open	INP to INN resistance >125k Ω
Main sensor bridge i	INP or INN shorted	INP to INN resistance <170 Ω
Main sensor bridge 2	INP or INN open	INP to INN resistance >125k Ω
Main sensor bridge 2	INP or INN shorted	INP to INN resistance <170 Ω
	Short to Top (TOP)	T1 to TOP resistance <500Ω
Temperature sensor T1	Short to Bottom (BOT)	T1 to BOT resistance <500Ω
	Open	T1 resistance >2MΩ, 500kΩ, 100kΩ
	Short to Top (TOP)	T2 to TOP resistance <500Ω
Temperature sensor T2	Short to Bottom (BOT)	T2 to BOT resistance <500Ω
	Open	T2 resistance >2MΩ, 500kΩ, 100kΩ
	Short to Top (TOP)	T3 to TOP resistance <500 Ω
Temperature sensor T3	Short to Bottom (BOT)	T3 to BOT resistance <500 Ω
	Open	T3 resistance >2M Ω , 500k Ω , 100k Ω
AFE1	Gain Drift	Gain check deviates by provided percentage from previously stored reference value
AFEI	Offset Drift	Offset check deviates by provided permillage from previously stored reference value
AFE1	Gain Drift	Gain check deviates by provided percentage from previously stored reference value
AFEI	Offset Drift	Offset check deviates by provided permillage from previously stored reference value

Table 24: Sensor and AFE Diagnosis Functions

1. Typical values. Further specifications are provided in section 2.4.

For all active sensor inputs and AFEs, the checks can be enabled selectively on the GUI tab Diagnostic\Sensor AFE.

The AFE gain drift check employs an internally connected resistive DAC to create itself a defined input signal. The internal DAC can generate four different input voltages: 2mV, 10mV, 100mV, 200mV. The GUI proposes the most suitable setting based on other configurations made for the AFE. The selected voltage level is stored in the CCP.

In order to make proper use of the long-term AFE gain and offset drift checks, a device dependent reference value must be acquired and stored during the sensor calibration process. The GUI supports this via the 'Get' button which is located in front of the GainRef and OffsetRef fields.

Command $B2_{HEX}$, allows the test of all enabled sensor checks.

Table 25: Self Diagnostic Measurement Command

Command	Code	Return	Description	Command Mode	Cyclic Mode			
B4 _{HEX} followed by 0XYY _{HEX} 2 bytes		2 bytes	Self-Diagnostic Measure for AFE1 & AFE2 • 0X _{HEX} • AFE1: 00 _{HEX} • AFE2: 01 _{HEX} • YY _{HEX} - see table below	Yes	No			
YY			Ret	urn				
05 _{HEX}	Externa	al temperature se	nsor, T1, check short to top	0000_0000_0000_000X _{BIN}				
06 _{HEX}	Externa	al temperature se	nsor, T1, check short to bottom	0000_0000_0000_0	00X _{BIN}			
07 _{HEX}	Externa	al temperature se	nsor, T1, check open	0000_0000_0000_000X _{BIN}				
0A _{HEX}	Externa	al temperature se	nsor, T2, check short to top	0000_0000_0000_000X _{BIN}				
0B _{HEX}	Externa	al temperature se	nsor, T2, check short to bottom	0000_0000_0000_000X _{BIN}				
0C _{HEX}	Externa	al temperature se	nsor, T2, check open	0000_0000_0000_0	00X _{BIN}			
0F _{HEX}	Externa	al temperature se	nsor, T3 (pin GUARD), check short to top	0000_0000_0000_0	00X _{BIN}			
10 _{HEX}	Externa	al temperature se	nsor, T3 (pin GUARD), check short to bottom	0000_0000_0000_0	00X _{BIN}			
11 _{HEX}	Externa	al temperature se	nsor, T3 (pin GUARD), check open	0000_0000_0000_0	00X _{BIN}			
1B _{HEX}	Main b	ridge sensor con	nection check open	0000_0000_0000_0	00X _{BIN}			
1C _{HEX}	Main b	ridge sensor con	nection check short	0000_0000_0000_0	00X _{BIN}			
27 _{HEX}	Offset	drift (calculated d	iagnosis result)	0000_0000_0000_000X _{BIN}				
28 _{HEX}	Gain d	rift (calculated dia	agnosis result)	0000_0000_0000_000X _{BIN}				



7.2 Sensor and System Diagnosis Status

Table 26: System Diagnosis Status Mapping to Status Byte

			F	Representatior of Comman		e			Sys Diagnos	
	Meaning	Class ¹	bit[1] Sensor Fault	bit[0] Saturation ²	bit[6] Power Supply OK	bit[2] Memory Error	@AFE1	@AFE2	Word#	Bit#
	reserved				,					0
	AFE1 sensor broken connection check → INP1 or INN1 open: R > Ropen	S	х				x			1
	AFE1 sensor shorted connection check \rightarrow INP1 – INN1 shorted: R < R _{short}	S	х				x			2
×	AFE1 sensor leakage check: INP1 to VSS	S	Х				х			3
checl	AFE1 sensor leakage check: INN1 to VSS	S	Х				х			4
tion o	AFE1 sensor signal range check: INP1	S	Х				х			5
nnec	AFE1 sensor signal range check: INN1	S	Х				х			6
bridge sensor connection check	AFE2 sensor broken connection check → INP2 or INN2 open: R > R _{broken}	S	х					x		7
bridge se	AFE2 sensor shorted connection check \rightarrow INP2 – INN2 shorted: R < R _{short}	S	х					x		8
	AFE2 sensor leakage check: INP2 to VSS	S	Х					х		9
	AFE2 sensor leakage check: INN2 to VSS	S	Х					х		10
	AFE2 sensor signal range check: INP2	S	Х					х		11
	AFE2 sensor signal range check: INN2	S	Х					x		12
	Reserved									13
	Reserved									14
	Reserved			1					0	15
	AFE1 temperature sensor broken connection check \rightarrow T1 open: R > R _{T_OPEN}	S	х				x			16
×	AFE1 temperature sensor shorted connection check \rightarrow T1 – TOP shorted: R < R _{T_SHORT}	S	х				x			17
sensor connection check	AFE1 temperature sensor shorted connection check \rightarrow T1 – BOT shorted: R < R _{T_SHORT}	S	х				x			18
r connec	AFE2 temperature sensor broken connection check \rightarrow T2 open: R > R _{T_OPEN}	S	х					x		19
	AFE2 temperature sensor shorted connection check \rightarrow T2 – TOP shorted: R < R _{T_SHORT}	S	Х					x		20
emperatu	AFE2 temperature sensor shorted connection check \rightarrow T2 – BOT shorted: R < R _{T_SHORT}	S	Х					x		21
(extemal) temperature	AFE2 temperature sensor broken connection check \rightarrow T3 open: R > R _{T_OPEN}	S	Х					x		22
(ex	AFE2 temperature sensor shorted connection check \rightarrow T3 – TOP shorted: R < R _{T_SHORT}	S	х					x		23
	AFE2 temperature sensor shorted connection check \rightarrow T3 – BOT shorted: R < R _{T_SHORT}	S	х					x		24
	Reserved									2531

			F	Representatior of comman	i in Status Byt d response	e				tem is Status
		1	bit[1]	bit[0]	bit[6]	bit[2]	@AFE1	@AFE2		
	Meaning	Class	Sensor Fault	Saturation ²	Power Supply <u>OK</u>	Memory Error			Word#	Bit#
cs in ath	AFE1 Gain Drift	S	х				х			0
checł nsor p	AFE1 Offset Drift	S	Х				х			1
parametric checks in analog sensor path	AFE2 Gain Drift	S	Х					х	1	2
parai anal	AFE2 Offset Drift	S	Х					х		3
	Reserved									4 to 31
path	SSC calculation unit OR raw output data saturation channel 1, bridge sensor data	S		x						0
al data j	SSC calculation unit OR raw output data saturation channel 1, temperature sensor data	S		х						1
in digita	SSC calculation unit OR raw output data saturation channel 2, bridge sensor data	S		Х						2
checks	SSC calculation unit OR raw output data saturation channel 2, temperature sensor data	S		х					2	3
parametric checks in digital data	SSC calculation unit: channel 3, bridge sensor data	S		Х						4
	SSC calculation unit OR raw output data saturation channel 3, temperature sensor data	S		х						5
	Reserved									6 to 31

1. Failure classification S: Safe Failure, system response via digital interfaces still reliable.

2. Saturation is cleared in system diagnosis status memory before each command execution except 0x80 and 0x8 Read Output Memory Commands, and 0xA8 Start Sleep Mode command and 0xA9 Start Command Mode.

Since the SSC Process Image data is continuously updated as soon as new measurement data becomes available, it may happen that Diagnosis Faults disappear before the host has read them via the CheckDiagnosticStatus command 0xB0.

To allow system failure detection at a later point in time, ZSSC3281 additionally stores all appeared system diagnosis failures in a separate volatile fault memory. The fault memory has the same organization as the system diagnosis status memory and becomes cleared only via ClearFaultMem (0xB9) command or a system reset. The fault memory can be read via RdFaultMem (0xB8) command.



8. Analog Output

The conditioned and post processed output data of <u>one of</u> following channels can be made available as analog output signal at the Analog Output AOUT

- Bridge Sensor Channel 1
- Bridge Sensor Channel 2
- Third Logic Channel
- Temperature Channel 1
- Temperature Channel 2
- Temperature Channel 3

Depending on the configuration of the Analog Output Driver, different output modes, like ratiometric voltage output, absolute voltage output and current mode output are supported.

8.1 Analog Output Driver Modes



Figure 37: Block Schematic AOUT Driver

The Analog Output Driver contains two separate output buffers, one for a full-scale voltage of 1V and another one for full scale voltages ranging up to VDD. The following functional assignments apply:

- 1V buffer: 1V absolute Voltage Mode 2-wire current loop mode 3-wire current loop mode
- 5V buffer: Ratiometric Voltage Mode 5V absolute Voltage Mode 10V absolute Voltage Mode

The 5V buffer offers a programmable output current limiting function which is not available for the 1V buffer. The 5V buffer requires the VDD to be in the range between 2.7V and 5.5V for proper operation.

8.2 Analog Output Configuration

8.2.1. Negative Voltage Generation for AOUT

To support True-0V signals on the Analog Output (AOUT), ZSSC3281 provides an option to externally supply a negative voltage rail for the AOUT buffer at VDDN. VDDN supply specifications are shown in Table 27. The external circuity must ensure to not generate a VDDN voltage of less than -0.5V to prevent latchup conditions for the internal circuity.

The negative VDDN voltage can also be generated by an internal charge pump circuit. The internal charge pump can be activated through GUI field: Configure\AOUT\VDDN Charge Pump. The field Configure\AOUT\VDDN Load allows to set a maximum current that the internal charge pump can supply.

The activation of the internal charge pump at VDDN considerably increases the power consumption of ZSSC3281 and needs to be carefully considered in applications where current consumption of the sensor device (sensor + ZSSC3281) is a critical parameter. The VDDN charge pump can only be used for VDD \geq 2.7V.

If no True-0V signals are required at AOUT, the user must disable the VDDN charge pump in the GUI and directly connect VDDN with VSS on PCB level.

The charge pump function is only available for all AOUT Operation Modes with Voltage Output. The charge pump circuit requires an external buffer capacitor C_{VDDN} and a Shottky Diode to work properly.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VDD_CP	VDD operating range of internal charge pump		2.7		5.5	V
VDDN	Negative voltage supply for analog output (AOUT)	Internally generated, requires activation of VDDN charge pump		V _{ExtShottky}		V
		Externally supplied	0	-0.3V	-0.5V	V
I _{VDDN}	Available charge pump load current	Programmable in 4 steps.			0.5 1 3 5	mA
I _{VDD}	Additional charge pump current	0.5mA load current	0.5	4.5	5	
	consumption at VDD	1.0mA load current	1	9	10	
		3.0mA load current	3	15.5	17	mA
		5.0mA load current	5	25	30	
C_{VDDN}	Buffer capacitance at pin VDDN			1		μF
$V_{\text{FW-Schottky}}$	Forward voltage of external Shottky diode			0.3	0.5	V

Table 27: Parameter Negative Voltage for AOUT

8.2.2. Ratiometric Voltage Mode



Figure 38: Ratiometric Output Mode Configuration at AOUT

The SSC output can be ratiometric mapped to 0 to VDD range with the application circuit shown in Figure 38 and activation of the Ratiometric Voltage Mode in the GUI via Configure\AOUT\Operation Mode\Ratiometric Voltage.

In Ratiometric Output Mode the reference voltage for the AOUT DAC is identical to the VDD level.

8.2.3. 5V Absolute Voltage Mode



Figure 39: 5V Absolute Output Voltage Configuration at AOUT

The SSC output can be mapped to 0V to 5V voltage range with the application circuit shown in Figure 39 and activation of the 5V Absolute Voltage Mode in the GUI via Configure\AOUT\Operation Mode\Absolute Voltage 0V - 5V. This AOUT mode requires the external regulator supply configuration to be active in the GUI with the regulated VDD set to 5.25V.

The applied reference voltage for the AOUT DAC is directly derived from VDD through a digital factory calibration coefficient.

8.2.4. 10V Absolute Voltage Mode



Figure 40: 10V Absolute Output Voltage Configuration at AOUT

The SSC output can be mapped to 0 to 10V voltage range with the application circuit shown in Figure 40 and activation of the 10V Absolute Voltage Mode in the GUI via Configure\AOUT\Operation Mode\Absolute Voltage 0V - 10V. This AOUT mode requires the external regulator supply configuration to be active in the GUI with the regulated VDD set to 5.25V.

The applied reference voltage for the AOUT DAC is directly derived from VDD through a digital factory calibration coefficient. In order to obtain a 0V to 10V output signal at AOUT-10V the following condition must be met: $R_{FB-1} = R_{FB-2}$. The external Operational Amplifier should be offset compensated.

8.2.5. 1V Absolute Output Voltage Mode



Figure 41: 1V Absolute Output Voltage Configuration at AOUT

The SSC output can be mapped to 0V to 1V voltage range with the application circuit shown in Figure 41 and activation of the 1V Absolute Voltage Mode in the GUI via Configure\AOUT\Operation Mode\Absolute Voltage 0V - 1V.

The applied reference voltage for the AOUT DAC is generated from an internal factory calibrated bandgap source.

8.2.6. 2-Wire Current Loop Mode



Figure 42: 2-Wire Current Loop Configuration at AOUT

Table 28: External Components in 2-Wire Current Loop Mode

Symbol	Parameter	Min	Тур	Max	Unit
R _{sense}	Feedback resistor		42		Ω
R _e	Emitter resistor		150		Ω
T ₁	Bipolar Transistor	Fo	r example, BCX	56-16	

The ZSSC3281 can be operated in two wire current loop configuration as shown in Figure 42. It requires the activation of 2-Wire Current Loop Mode in the GUI via Configure\AOUT\Operation Mode\2-Wire Current Loop. Because the signal current is typically expected to range from 4mA to 20mA on the 2-wire cable, the total operating current of the ZSSC3281 IC and the connected resistive bridges must stay below 4.0mA. To achieve this, the clock frequency of ZSCC3281 needs to be reduced to 1MHz, which impacts input to output signal latency and selectable

AFE resolutions. 2-Wire Current Loop Mode also requires the activation of the external JFET pre-regulator. This, as well as the system clock frequency reduction are ensured by the GUI when 2-Wire Current Loop is selected at AOUT tab.

Besides production calibrated parameters of ZSSC3281, the value of the external resistor R_{sense} also determines the available min/max signal current range on the cable. To compensate for tolerances of R_{sense}, the GUI offers a post calibration option to calibrate the current loop current to the required absolute accuracy. The function recalculates the default CCP parameters 'CL2_Offset' and 'CL2_Delta' based on the entered R_{sense} (typical value), required and measured I_{min} and I_{max} values. To activate the optimized values, a Write Memory operation needs to be triggered by the user. 'CL2_Offset' and 'CL2_Delta' determine the swing of the AOUT voltage to cover the 4mA to 20mA current output signal.

The user can select the signal which shall be mapped to the 2-Wire Current Loop output via the drop-down menu Configure\AOUT\AOUT Pin Mapping.



8.2.7. 3- Wire Current Loop Mode

Figure 43: 3-wire NPN Current Loop Configuration at AOUT

Table 29: External Components in 3-Wire Current Loop Mode

Symbol	Parameter	Min Typ		Max	Unit
R _e	Emitter resistor		43		Ω
R _b	Base resistor		4700		Ω
T ₁	Bipolar Transistor	Fo	r example, BCX	56-16	

The SSC output can be mapped to an input current at CL-Out in the application circuit shown in Figure 43 and by activation of the 3-Wire Current Loop Mode in the GUI via Configure\AOUT\Operation Mode\3-Wire Current Loop.

The signal current at CL-Out is typically required to range from 4 to 20mA. The available min/max signal current range at CL-Out depends on the actual value of the external emitter resistor R_e.

To compensate for tolerances of R_e , the GUI offers a post calibration option to calibrate the current loop current to the required absolute accuracy. The function recalculates the default CCP parameters 'CL3_Offset' and 'CL3_Delta' based on the entered R_e (typical value), required and measured I_{min} and I_{max} values. To activate the optimized values, a Write Memory operation needs to be triggered by the user. 'CL3_Offset' and 'CL3_Delta' determine the swing of the AOUT voltage to cover the 4mA to 20mA current output signal.

The user can select the signal to map to the 3-Wire Current Loop output via the drop-down menu Configure\AOUT\AOUT Pin Mapping.

9. Digital Outputs/Output Modulation

The conditioned and post processed output data of two of the following channels can be made available as modulated digital output signal at the pins FOUT/PWM_1 (GPIO1) and FOUT/PWM_2 (GPIO7)

- Bridge Sensor Channel 1
- Bridge Sensor Channel 2
- Third Logic Channel
- Temperature Channel 1
- Temperature Channel 2
- Temperature Channel 3

The channel assignment to the output pins and the type of output modulation can be selected in the GUI via Configure\DOUT tab. There will be two types of output modulation supported:

- Frequency Modulation
- Pulse Width Modulation

9.1 Frequency Modulation

The minimum and maximum frequencies of the frequency modulation output can be configured via GUI on the Configure\DOUT tab.

The frequency accuracy of the Frequency Modulation Output is determined by the frequency accuracy of the internal oscillator. Compensation mathematics for temperature drift of the oscillator is described in section 6.6.

Table 30: FOUT Parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Minimum output frequency		100		255	Hz
FOUT _{MAX}	Maximum output frequency		1000		10000	Hz
FOUT _{ERR}	Frequency error	FOUT feature operated with non-compensated internal oscillator clock	-5%		5%	

9.2 Pulse Width Modulation

PWM can be enabled and configured via GUI on the Configure\DOUT tab. PWM base frequency can be adjusted according to Table 31.

Table 31: PWM Parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PWM _{BaseFreq}	PWM Base Frequency	Stepsize: 500Hz in range 0.5kHz to 15kHz	0.2	0.5	15	kHz

10. Digital Interfaces

10.1 Serial Interfaces

For sensor data read out, ZSSC3281 supports three digital interface protocols in slave mode operation:

- I2C/I3C
- SPI
- OWI (One-Wire-Interface)

Digital slave interfaces do not initiate data communication with the master system themselves but have to quickly react on arbitrary received read/write requests from the master.

To maintain short response times in continuous Cyclic Mode operation, ZSSC3281 is equipped with a dedicated DMA controller, which can read the content of the SSC Process Image (see section 6.6) without interaction of the ARM MCU.

The DMA controller supports one active digital interface at the time. After reset, the DMA controller activates and locks the serial interface for further communication that first received a valid telegram. A telegram is valid if:

- the address match was pass for I2C/I3C or OWI and the first 8 bit of telegram data were received
- the Slave Select (SS) was activated for SPI and first 8 bit of telegram data were received on MOSI

As soon as one of the three interfaces was locked by DMA controller, potential data streams from the other interfaces are blocked. A different interface can only be selected after reset of ZSSC3281.

10.1.1. Command/Response Format

All three interfaces operate on the same command request and response format. The number of data bytes which need to follow the command byte in the command request or are returned after the Status Byte in command response, assuming the command execution was completed, is specific to the command code.

Table 32: Command Request Format

Command		Data Bytes							
Command	7	6	5	4	3	2	1	0	
Valid Command	8-bit command							•	[Data Bytes]

Table 33: Command Response Format

Command Boomana						Status	Byte				Data Bytes
Command Response	7	7		5	5	4 3		2	1	0	
Previously received command in execution, response pending, New command not accepted, retry later	Flag	0	Хo		1	Aode	e sis Mode		tion Fault		NONE
Command successfully processed	Telegram Error	0	Power Supply C	Busy Flag	0	C Mode Comm	01: Cyclic Mode 10: Sleep Mode 11: Boot/Diagnosis	Memory Error	Sensor Connection	Saturation ¹	[Data Bytes]

1. Cleared before each command execution except for 0x80 and 0x81 Read Output Memory commands, 0xA8 Start Sleep Mode command, and 0xA9 Start Command Mode.

A list of supported command codes, the number of command and response data bytes and the command function description can be found in section 10.2.1.

If a command is still processed by the ZSSC3281 when the response read starts, the BusyFlag of the Status Byte is set and no response data is returned. The response data stream only contains a repeated Status Byte until the transaction is ended. The BusyFlag within the Status Byte changes as soon as the command execution is completed.

10.1.2. Advanced Error Response

Beside the command and response format there is an option for an advanced error response. This option can be enabled in the GUI at the tab Configure\System Control and supports failure detection during communication with ZSSC3281.

If this feature is enabled, it will replace the Status Byte with an Error Response Byte in case that a command error as shown in Table 34 was detected. This Error Response Byte will be repeated continuously as long as the host requests data. By this replacement it can easily be detected if a command error was detected since the MSB of the error response byte is set. MSB is cleared in case of a normal Status Byte.

Table 34: Command Response Format

Commond Status	Error	Response Byte (MSB always set)
Command Status	Error Code	Interpretation of Error Code
Command unknown in Cyclic Mode	80 _{HEX}	Not Successful
Command CRC Byte aborted/missing (if protocol CRC was enabled)	90 _{HEX}	Incomplete
Command CRC failed (only possible if protocol CRC was enabled)	82 _{HEX}	CRC Error
Expected Data CRC Byte aborted/missing (only possible if protocol CRC was enabled)	90 _{HEX}	Incomplete
Data CRC failed (only possible if protocol CRC was enabled)	82 _{HEX}	CRC Error
Mandatory data aborted	90 _{HEX}	Incomplete
Command not authorized	A0 _{HEX}	Not Authorized
Mandatory data not in range	B0 _{HEX}	Argument Error
Command failed or not known (if in Command)	80 _{HEX}	Not Successful

10.1.3. I2C/I3C

ZSSC3281 supports I2C communication in StandardMode, FastMode, FastMode+, and it supports high speed communication in I3C Single Data Rate (SDR) Mode on I2C SCL and I2C SDA pins. The I2C/I3C interface is listening to receive a telegram after system startup or system reset as long as the SPI Slave Select (pin SPI SS) signal is not active.

I2C/I3C communication mode is selected and locked after I2C/I3C address match was pass and the first 8 bit of telegram data were received.

The interface settings, and a selection whether to use the traditional I2C or the advanced I3C communication mode, can be made in the GUI at the tab Configure/Serial Interfaces in section I2C/I3C.

I3C is an MIPI standard (<u>https://www.mipi.org/specifications/i3c-sensor-specification</u>) which is based on the traditional I2C protocol but extends the physical layer and the protocol layer towards higher communication speeds and improved management of the slave communication parameters by the I3C master. It allows In-Band Interrupts through which an I3C slave can signal an interrupt request to the I3C master via the SCL/SDA lines. Inband Interrupts are not supported by ZSSC3281.

Table 35: I2C/I3C Interface Parameter

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SlvAddr	I2C slave address Static I3C address	ZSSC3281 delivery default		0x3C		
f _{SCL}	Interface clock	I2C Mode	0.1		1.0	MHz
		I3C Mode	0.1		12.5	MHz
D _{I2C}	Duty cycle		33	-	50	%

Timing and protocol details of the I2C communication in Standard Mode, Fast Mode, and Fast Mode+ are given in I2C-Bus Specification, Rev.6, UM10204. SCL Clock Stretching is not supported by ZSSC3281.

In I2C/I3C Mode, each Command Request follows the structure shown in Figure 44. Only the number of Data Bytes needed by the command must be sent.

Command Request (I2C/I3C Write)



Rev. 1.3 FW Ver. 1.4.0 Mar.13.24 R33DS0020ED0100



The different options for a response request are shown in Figure 45.

	•		•		•		•						
Re	ad Data (I	2C/I3	C Read)										
							From		naster to	S	START condition		
	Status Byte w Master stops						Froi	m sl	ave to	F	STOP		
s	SlaveAddr	1 A	Status	N	Р		mas	ster			condition		
			Busy Flag set							A	Acknowledge	е	
	re	ead								N	Not		
	Status Byte w Master continu		sy Flag set ad for two exped	ctec	l Data Bytes					Ľ	acknowledge	¢	
s	SlaveAddr	1 A	Status Busy Flag <mark>se</mark> t	A	Status Busy Flag updated	A	Status Busy Flag updated	N	Р				
					ap date d		ap care a						
		ead											
			sy Flag cleared esponse Data	+									
s	SlaveAddr	1 A	Status Busy Flag cleared	А	Data 1	А	Data 2	N	Р				
		ead						•					
			_										
			sy Flag cleared esponse Data a		wrap around of I	Data	a Bytes						
s	SlaveAddr	1 A	Status Busy Flag cleared	А	Data 1	Α	Data 2	A	Data 1	А	Data 2	N	Р
	r	ead											
			sy Flag cleared C Process Imaç		stop after readin	ng 2	3rd byte and the	us v	vrap around of E	Data	Bytes)		
s	SlaveAddr	1 A	Status Busy Flag	А	SSC CH1 <23:16>	Α	SSC CH1 <15:8>	A	SSC CH1 <7:0>	А	Temp CH1 <23:16>	А	
			cléared										J
	r	ead						_				_	1
	Temp CH1	А	Temp CH1	А	SSC CH2	Α	SSC CH2	A	SSC CH2	А	Temp CH2	Α	

<15:8>	A	<7:0>	A	<23:16>	A	<15:8>	A	<7:0>	A	<23:16>	A	
Temp CH2 <15:8>	A	Temp CH2 <7:0>	А	SSC CH3 <31:24>	А	SSC CH3 <23:16>	A	SSC CH3 <15:8>	A	SSC CH3 <7:0>	A	
Temp CH3 <23:16>	A	Temp CH3 <15:8>	А	Temp CH3 <7:0>	А	Reserved 0x00	А	SSC CH1 <23:16>	A	SSC CH1 <15:8>	N	Р

Figure 45: I2C / I3C Response Request

10.1.4. SPI

ZSSC3281 supports SPI communication on the SPI SCLK, SPI MOSI, and SPI MISO pins if the SPI slave select signal is active at the SPI SS pin and no other serial interface was locked yet after reset or power-on.

An active SPI SS signal connects the SPI SCLK and SPI MOSI pins to the SPI slave interface at the DMA controller and disconnects the I2C/I3C slave. As soon as the first 8 bit of data received on MOSI line, the SPI interface is locked as communication interface until the next reset or power-on of the ZSSC3281.

The polarity of the SPI slave select signal is active low by delivery default. It can be changed to active high at the Serial Interfaces tab of the GUI Configure\Serial Interfaces\SPI Slave Select Polarity. The polarity and the phase of the SPI clock can be changed via 'CPHA' and 'CPOL' selection fields at the same GUI tab.

The different combinations of polarity and phase are illustrated in Figure 46 and Figure 47. See Table 36 for the timing parameters.







Figure 47: SPI Configuration CPHA=1

Table 36: SPI Interface Parameter

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCLK}	Interface clock		0.05	1	12	MHz
D _{SPI}	Duty cycle		40	50	60	%
SR_{SPI}	Input rising and falling edge slew rate		0.26	_	1	V/ns
t _{ssa}	Delay time between SS- activation edge and first edge of SLCK, MOSI or MISO	"Typical" is for f _{SCLK} ≤ 3MHz operation	62.5	_	_	ns
t _{ssd}	Delay time between SS- deactivation edge and last edge of SLCK, MOSI or MISO			50	_	ns
t _{ss}	Delay between SS-deactivation edge of last command and of SS- activation edge for next command		10	_	_	μs

In SPI Mode, each command request follows the structure shown in Figure 48. Only the number of data bytes needed by the command must be sent.

A SPI transaction is started with activation of SPI SS and it is ended with deactivation of SPI SS. A new command request can only be sent at the start of a new transaction, which begins after SPI SS changed from inactive to active state.



Figure 48: SPI Command Request

In contrast to the I2C/I3C interface the SPI interface supports full duplex communication. Hence, a new command request can already be sent on the MOSI line while response data from the previous command request is returned on the MISO line. According to Figure 48 and Figure 49 ZSSC3181 always responds with Status Byte, even at the very first reading.

If the response data from the previous call is read without triggering a new command request in parallel, the NOP command must be sent on the MOSI line in the first telegram byte of the transaction as shown in Figure 49.

Read Data



Figure 49: SPI Read Data

10.1.5. One-Wire-Interface

ZSSC3281 employs a one-wire digital interface (OWI) concept. The communication principle of the OWI interface is derived from the I2C protocol.

An advantage of the OWI is that it enables "end of line" calibration, no additional pins are required to digitally calibrate a finished assembly sensor module. Although the OWI is integrated mainly for calibration, it can also be used to read out the calibrated sensor signal continuously or retrieve diagnostic detail information.

The OWI driver and the OWI receiver are usually connected both to the analog output signal pin AOUT. The mode switching at AOUT between Analog Output Mode and OWI Communication Mode is controlled via different selectable OWI operation modes that are described in section 10.1.5.1.



Figure 50: General Block Schematic of the OWI Interface

Some Analog Output configurations, like 2-Wire and 3-Wire Current Loop Mode and the 10V Absolute Voltage Mode require a second OWI input pin (OWI-IN2) because the external AOUT circuitry does not allow to drive a digital signal from an external OWI master into the AOUT pin. A respective application schematic is provided in section 13.3.

The OWI protocol is defined as follows:

Idle state

During inactivity of the bus, the OWI line is pulled up to the supply voltage V_{DD} by an external resistor.

Start condition

When the OWI line is in idle mode, a low pulse with a minimum width of $t_{OWI,START} \ge 10\mu s$ and then a return to high indicates a start condition. Every request must be initiated by a start condition sent by a master. A master can generate a start condition only when the OWI line is in idle mode.

Stop condition

A constant level at the OWI line (no transition from low to high or from high to low) for at least twice the period of the last transmitted valid bit indicates a stop condition. Without considering the last bit-time, a stop condition is generated with a constant level at the OWI line for at least 20ms.

The master finishes a transmission by changing back to the high level (idle mode). Every command must be closed by a stop condition to start the processing of the command. The master must interrupt a sending slave after it has completed a data request by clamping the OWI line to the low level for generating a stop condition.

Valid data

Data is transmitted in bytes (8 bits) starting with the most significant bit (MSB). Transmitted bits are recognized after a start condition at every transition from low to high at the OWI line. The value of the transmitted bit depends on the duty ratio between the high phase and high/low period (bit period, $t_{OWI,BIT}$ in Table 38). A duty ratio greater than 1/8 and less than 3/8 is detected as 0; a duty ratio greater than 5/8 and less than 7/8 is detected as 1. The bit period of consecutive bits must not increase to more than 1.5 times the previous bit period or decrease to less than half of the previous bit period because a stop condition is detected in this case.

Write operation

During transmission from master to slave (WRITE), the address byte including a set data direction bit (0 for WRITE) is followed by a command byte and, depending on the transmitted command, by an optional number of data bytes. The internal ARM MCU evaluates the received command and processes the requested routine. Figure 51 illustrates the writing of a command with two data bytes and a command without data bytes.



Figure 51: OWI Write Operation/Command Request



Read operation

After a data read request from the master to the slave (matching address byte and data direction bit = 1 for READ), the slave answers by sending data from the interface output registers. The master must generate a stop condition after receiving the requested data (see Figure 52).

The data in the output registers is sent continuously until a stop condition is detected. After transmitting all available data, the slave starts repeating the data. The data of an ongoing OWI transaction is fixed. It does <u>not</u> get updated with newly available conditioned results. To receive new output data a new OWI read transaction must be started.



The length of the OWI-line and the size of $R_{OWI,PULL}$ (if it is statically connected to AOUT), and consequently the resistive and capacitive loads, influence the maximum possible interface speed and minimum bit period. Additional capacitance on the OWI1 (AOUT) line can improve RF disturbance robustness und harsh EMC conditions. Table 37 shows practical OWI interface dimensioning examples and the resulting maximum signal frequencies (minimum possible bit periods).

The ZSSC3281's OWI interface properties and timing capabilities are given in Table 38.

Rowi,Pull (+ Rowi,Load) Cowi,Load	1.8 kΩ	2.5 kΩ	3.3 kΩ	5.5 kΩ	10.0 kΩ
1nF	20µs	20µs	21µs	35µs	63µs
10nF	113µs	157µs	207µs	345µs	628µs
22nF	249µs	345µs	456µs	760µs	1381µs
33nF	373µs	518µs	684µs	1140µs	2070µs
44nF	497µs	691µs	912µs	1520µs	2762µs
51nF	576µs	801µs	1057µs	1760µs	3205µs

Table 37: OWI Dimensioning Examples

1. Examples are shown with statically connected R_{OWI,PULL}, and with minimum bit period: t_{OWI,BIT}.





Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Time after power-on in which the OWI can be enabled by a valid OWI-Start- Condition and command				
t _{owi,window}	OWI-Startup "Listening" Window	OWI Window Mode		400		ms
		OWI Analog Mode		200		
t _{owi,idle}	Bus free time between start and stop condition		1		30	us
t _{owi,start}	Hold time start condition		10			us
t _{OWI,BIT}	Bit time		10	40	4000	us
t _{OWI,0}	Duty ratio bit '0'		0.125	0.25	0.375	t _{OWI_BIT}
t _{OWI,1}	Duty ratio bit '1'		0.625	0.75	0.875	t _{OWI_BIT}
t _{owi_bit_dev}	Bit time deviation	Tolerated variation of Bit time from bit to bit	0.55	1.0	1.45	t _{owi_bit}
t _{owi,stop}	Hold time stop condition	t $_{\text{OWI_BIT_L}}$ is the bit time of the last valid bit	1.5	2.5		t _{OWI_BIT_L}
C _{OWI,LOAD}	Capacitive load at OWI line		_	2.2	50	nF
R _{OWI,PULL}	Pull-up resistance – master		0.3	0.47	3.3	kΩ
R _{OWI,LOAD}	Resistive OWI line load		20	0.01 x R _{OWI,PULL}	_	Ω

An enabled OWI interface is checked after power-on or reset of ZSSC3281 for incoming telegrams. The OWI interface is locked by DMA controller for further communication if it is the first which received a telegram with a matching slave address and at least 8bit of telegram data. The OWI communication mode can only be left by power-on or reset of the ZSSC3281.

10.1.5.1. OWI operation modes

The ZSSC3281 allows utilization of the OWI interface in different application configurations. The respective configuration settings can be made in the GUI via Configure\Serial Interfaces\OWI Mode.

OWI Disable/OWI Off

This mode deactivates the OWI interface. For example, this could be applied in cases when an analog-output smart sensor is configured and calibrated using the OWI interface and the OWI is not available for end user access after calibration and final setup/programming.

• OWI Digital (no analog output)

In this mode AOUT does not provide any analog outputs and is only used as OWI pin. There is no startup window limitation for activation of the OWI interface, but if the ZSSC3281 was started in Command Mode or Sleep Mode and no *OWI Startup* (BA_{HEX}) command was received within a window time of 200ms, the system state machine automatically moves to Cyclic Mode.

OWI Window

The OWI Window Mode is not intended to be used in end applications but useful to run with calibration line due to easier access to OWI communication.

The OWI Window Mode disables the analog output signal driving at AOUT after power-on or reset of ZSSC3281 for a startup window time of 2 \times 200ms. During the first 200ms window ZSSC3281 listens on OWI-IN1 (=AOUT) for incoming OWI telegrams. As soon as it receives an OWI Startup (BA_{HEX}) command on OWI-IN1 it locks the AOUT channel for OWI communication. The OWI channel can only be locked if the I2C/I3C and SPI channels remained silent and do not lock the interface first.

If no OWI Startup command was received during the first 200ms startup window, a second 200ms window is started and ZSSC3281 listens on OWI-IN2 for incoming OWI telegrams. If it detects an OWI Startup (BA_{HEX}) command within the second 200ms startup window, it locks the OWI channel to the OWI-IN2 + AOUT communication path.

If no OWI Startup command was received even during the second 200ms startup window, the OWI interface is disabled automatically and the AOUT resumes to its configured analog output function. OWI Window Mode is the factory default OWI mode for AOUT.

OWI Analog Voltage

The OWI Analog Voltage mode allows to start OWI communication even while the configured voltage output function is already active on AOUT. During a startup window of 200ms after power-on or reset ZSSC3281 listens on OWI-IN1 for incoming OWI telegrams. As soon as it receives an OWI Startup (BA_{HEX}) command on OWI-IN1 it locks the AOUT channel for OWI communication.

The difference to the OWI Window Mode is, that the OWI master has to overdrive the analog output voltage signal at AOUT. To prevent self-locking of the OWI channel without external overdrive from the OWI master (for example, if the conditioned analog output waveform at AOUT matches an OWI telegram by accident), the OWI slave also checks for the occurrence of at least one overdrive drive condition at AOUT (either short to VSS or short to VDD) before it releases a received OWI telegram to the DMA Controller.

If no OWI Startup command was received during the 200ms startup window, the OWI interface is disabled automatically and the AOUT remains in its configured analog output function. OWI activation is not possible until new power-on on reset of ZSSC3281.

10.2 Command Interpreter

10.2.1. Command List

The availability of commands depends on the active main operating mode: Command or Cyclic Mode.

Some commands require an additional argument for successful command execution. If an argument error or missing argument appears, the current command is not executed and a failure is indicated in the extended error response.

Table 39: Command List

Command			Command Available in			
Code (Byte)	Return	Description	Sleep Mode	Command Mode	Cyclic Mode	
80 _{HEX}	20-byte SCC data	Read output memory Reads content of output memory which contains following information: • Conditioned Bridge Sensor1 (24 bit) • Conditioned Temperature Channel1 (24 bit) • Conditioned Sensor2 (24 bit) • Conditioned Temperature Channel1 (24 bit) • Conditioned Temperature Channel2 (24 bit) • Conditioned Temperature Channel2 (24 bit) • Logic Bridge Sensor Channel3 (32 bit) • Conditioned Temperature Channel3 (24 bit) • Reserved byte (0x00) (8 bit) Note: If more than 20 data bytes are read by the host, the response data rolls over. In Command Mode or Sleep Mode the last valid output data is provided.	Yes	Yes ³	Yes	
81 _{HEX} followed by data XXYY _{HEX}	YY _{HEX} bytes	 Read output memory burst Reads content of output memory in burst mode: XX_{HEX} selects the byte in output memory which is read first YY_{HEX} defines the number of bytes which is read from output memory Note: If more than YY_{HEX} data bytes are read by the host, the response data rolls over. In Command Mode or Sleep Mode the last valid output data is provided. 	Yes	Yes ³	Yes	
82 _{HEX} followed by data XXWW _{HEX}	WW _{HEX} × 4 bytes	 Read configuration data in burst Reads content of Configuration and Calibration Page (CCP) in burst mode: XX_{HEX} selects the 32-bit word in CCP which is read first WW_{HEX} defines the number of words which is read from output memory Note: Maximum supported WW_{HEX} is 0x20 	No	Yes ³	No	
83 _{HEX} followed by data XXWW _{HEX}	_	 (Over-) Write configuration data in burst ¹ Writes content of Configuration and Calibration Page (CCP) in burst mode into Shadow RAM: XX_{HEX} selects the word in CCP which is written first WW_{HEX} defines the number of words which is written in output memory Note: Maximum supported WW_{HEX} is 0x20 	No	Yes ³	No	
84 _{HEX} followed by data XXWW _{HEX}	WW _{HEX} × 4 bytes	 Read device info data in burst Reads device info data in burst mode XX_{HEX} selects the word in CCP which is read first WW_{HEX} defines the number of words which is read from output memory Note: Maximum supported XX_{HEX} is 0x1F Maximum supported WW_{HEX} is 0x20 If XX_{HEX} + WW_{HEX} is > 0x20 the command fails. 	No	Yes ³	No	

Commond			Command Available in			
Command Code (Byte)	Return	Description	Sleep Mode	Command Mode	Cyclic Mode	
88 _{HEX}	_	Copy CCP RAM shadow to flash Programs Configuration and Calibration Page in flash with content from Shadow RAM	No	Yes ³	No	
89 _{HEX}	3 bytes CCP Version	Read CCP version	No	Yes ³	No	
8A _{HEX}	2 bytes	Read chip hardware version Returns 0x0001	No	Yes ³	No	
8B _{HEX}	3 bytes IAP Firmware Version	Read IAP firmware version Returns 0x010000	No	Yes ³	No	
8C _{HEX}	No answer is returned (Execution jumps directly to the FW update routines)	Start firmware update Triggers Firmware update procedure.	No	Yes ³	No	
8E _{HEX}	8 bytes RCA Firmware Version	Read RCA firmware version Returns 0x01040000D5B7DAC5	No	Yes ³	No	
A2 _{HEX}	3 bytes raw data	Raw sensor measurement AFE1 ² Returns unconditioned raw data of Bridge Sensor1	Yes	Yes	No	
A3 _{HEX}	3 bytes raw data	Raw sensor measurement AFE2 ² Returns unconditioned raw data of Bridge Sensor2	Yes	Yes	No	
A4 _{HEX}	3 bytes raw data	Raw temperature measurement Sensor1 ² Returns unconditioned temperature data for Temperature Channel 1	Yes	Yes	No	
A5 _{HEX}	3 bytes raw data	Raw temperature measurement Sensor2 ² Returns unconditioned temperature data for Temperature Channel 2	Yes	Yes	No	
A6 _{HEX}	3 bytes raw data	Raw temperature measurement Sensor3 ² Returns unconditioned temperature data for Temperature Channel 3	Yes	Yes	No	
A7 _{HEX} followed by data XXYY _{HEX}	20 bytes raw data	Snapshot calibration all sensors ² Returns unconditioned raw sensor and temperature data of all AFE channels that are activated in CCP. • XX _{HEX} minimum average count for AFE1 data • YY _{HEX} minimum average count for AFE2 data XX _{HEX} and YY _{HEX} must be in range 1 to 32 (=20 _{HEX}). The output data format is as follows: • Raw Data Bridge Sensor1 (24 bit) • Raw Data Temperature Channel1 (24 bit) • Raw Data Temperature Channel2 (24 bit) • 0x00000000 (4 bytes 0x0) (32 bit) • Raw Data Temperature Channel3 (24 bit) • 0x000 (1 byte 0x0) (8 bit)	Yes	Yes	No	
A8 _{HEX}	_	Exit Command Mode or Cyclic Mode and transition to Sleep Mode	Yes	Yes	Yes	
A9 _{HEX}	_	START_CM Exit Sleep Mode or Cyclic Mode and transition to Command Mode	Yes	Yes	Yes	

ZSSC3281 Datasheet

Command			Command Available in			
Code (Byte)	Return	Description	Sleep Mode	Command Mode	Cyclic Mode	
AA _{HEX} followed by data XXYY _{HEX}	20 bytes SSC data (Fully corrected sensor measurement data plus corrected	 Snapshot measurement all sensors ² Returns conditioned sensor and temperature data of all AFE channels that are activated in CCP. XX_{HEX} minimum average count for AFE1 data YY_{HEX} minimum average count for AFE2 data XX_{HEX} and YY_{HEX} must be in range 1 to 32 (=20_{HEX}). The output data format is as follows: Bridge Sensor1 (24 bit) Temperature Channel1 (24 bit) 	Yes	Yes	No	
	temperature data)	 Bridge Sensor2 (24 bit) Temperature Channel2 (24 bit) Third Logic Channel Combination (4 bytes 0x0) (32 bit) Temperature Channel3 (24 bit) Reserved byte (0x00) 				
AB _{HEX}	_	START_CYC Enter the Cyclic Mode based on configuration in Shadow RAM: continuous measurement cycles, SSC corrections, and automatic, continuous digital and/or analog output updates	Yes	Yes	No	
B0 _{HEX}	12 bytes diagnostic result data	Read diagnosis status Responds with the detailed diagnosis status (see section 6.6)	Yes	Yes ³	No	
B1 _{HEX}	_	Reset diagnosis status Resets the contents of the diagnosis status register to 00_{HEX}	Yes	Yes ³	No	
B2 _{HEX}	_	Update diagnosis status Executes all activated sensor and system diagnosis checks Note: If a measurement cycle is running concurrently, the diagnostic update happens after completion of the measurement cycle and SSC calculations.	Yes	Yes	No	
B3 _{HEX} followed by data (0000 _{HEX} to FFFF _{HEX})	_	Direct DAC stimulus Set the DAC output register with the data in the command and enable/output the respective analog signal through AOUT (according to the AOUT_setup) Note: The DAC output can be switched off by the RESN pin, POR, or a change in the main operating mode	No	Yes	No	
B4 _{HEX} followed by parameters 0x0X + 0xYY	2 bytes	Self-diagnostic measure for AFE1 and AFE2 Parameter 0x0X: AFE1: 00HEX AFE2: 01HEX Parameter 0xYY See description in section 7.1 	No	Yes	No	
B5 _{HEX} followed by data XXYYYYYYY HEX		 Direct linear stimulus of output path Stimulates the selected output path, linear relation between input data and pin output. Parameter 0xXX - Output Selection: 0: reserved 1: AOUT 2: PWM1 or FM1 (GPI01) 3: PWM2 or FM2 (GPI07) Parameter 0xYYYYYY – Output Value 24bit data value for output, unsigned integer (as SSC value format) assigned output is static (the output can be switched off by the RESN pin, POR, or a change in the main operating mode) 	No	Yes	No	
B8 _{HEX}	12 bytes diagnostic result data	Read fault memory Responds with the detailed fault-memory status (see section 6.6)	No	Yes ³	No	
B9 _{HEX}	_	Reset fault memory Resets the contents of the fault memory to 00_{HEX}	No	Yes ³	No	



Commond			Command Available in			
Command Code (Byte)	Return	Description	Sleep Mode	Command Mode	Cyclic Mode	
BA _{HEX}	_	Startup OWI Initialization command to enter OWI interface operation; only valid for OWI (see section 10.1.5.1)	No	Yes	Yes	
FF _{HEX}	Status followed by last output buffer data	NOP Output of read results; only valid for SPI	Yes	Yes	Yes	

- The Overwrite CCP data command 83_{HEX} can be used to optimize evaluation and test routine execution time for analog front-end setup or to configure measurement setups without changing the ZSSC3281's Flash content. Without adding command 88_{HEX} the changes made by 83_{HEX} command are lost after reset of ZSSC3281 reset via the RESN pin or Power On Reset
- These commands can be used to conduct a measurement without SSC conditioning, e.g., during the smart sensor calibration procedure. No digital correction is performed on the measurement result. The setup and configuration for the raw measurement is the content in the shadow registers that can be pre-loaded (automatically loaded during power-on) from the Flash or by means of the Overwrite command 83_{HEX}

Use Oversample measurements to obtain noise-minimized measurement results in Sleep or Command Mode. With higher oversampling factors, the command execution time increases proportionally.

3. Command is also available after entering Command Mode from Static Diagnostic Mode (SDM).

11. Firmware Update

ZSSC3281 offers a firmware update function via the serial I2C interface for Renesas provided code (RCA code).

Figure 55 shows the high-level firmware flow. Initiating the firmware update is done by a "start firmware update" command in command mode. This command stores a command sequence in a dedicated register and performs a reset of the device. Due to the required command sequence, the device starts to the update procedure during system boot and performs the firmware update.



Figure 55 High-level Firmware Update Flow

A firmware update is meant to be executed exclusively via the ZSSC3281 GUI. It can be initiated at the FW Update Tab, where the respective new firmware file can be selected, and the update process can be triggered.
12. Production Configuration

12.1 Configuration and Calibration Page (CCP) Memory Map

12.1.1. Serial Interfaces

Addres	ss:		0x00	R	Regi	ster	Nam	e:						lfbPa	aran	nCfg	l					D	efau	lt:		0x0	00000	00	
31 30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits			Field	Nan	ne			D	efaul	lt									Des	crip	tion								
1	Field Name Default Description EnCrc 0 CRC Checking of Serial Interface Communication EnCrc 0 0: Disabled 1: Enabled 1: Enabled																												
2			EnEr	rRes	sp				0		Exte	ende	0:	rror F Inact Activ	ive	onse	e Mo	ide ir	n Ser	ial C	Comn	nuni	catio	n					
4			BypassC	Cmdl	nter	р			0		Вур	ass	0:	B Co Inact Activ	ive	and	Inte	rpret	er in	Сус	clic N	lode							

Addres	ss: 0x01	Register Nam	e:	l3cslvRegCtrl	Default:	0x000000C0
31 30	29 28 27 26	25 24 23 22	21 20 19	18 17 16 15 14 13 12 11 10 9 8	7 6 5	4 3 2 1 0
Bits	Field	Name	Default	Description		
3:0	Instar	nceld	0	I3C Instance ID 4bit hex value		
6	Ena	able	1	I2C/I3C Interface Activation 0: Disabled 1: Enabled		
7	Mod	el2c	1	Operation Mode of I2C/I3C Interface 0: I3C Mode 1: I2C Mode		

A	ddr	ess:		0x02	2	R	egis	ster I	Nam	e:				l;	3csl	vReg	gSta	tAdo	drCt	rl				D	efau	lt:		0x0	0000	03C	
31	30	29	9 28 27 26 25 24 23 22 21 20										18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	Bits											lt									Des	crip	tion								
	6:0				Ac	dr				(Dx3C	;	I2C	/I3C		ic SI t he			ress												

Add	res	s:	(0x03		R	egis	ter l	Nam	e:				13	cslvl	nBa	ndl	rqSu	ppo	rt				D	efau	lt:		0x0	0000	000	
31 3	30	29	28	27	26	25	24	23	22	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bits	5	29 28 27 26 25 24 23 22 21 20 Field Name Defau																			Des	crip	tion								
0				Ir	nBar	ndIrc	1				0x0		I2C	/I3C	-	nd Ir Disat Enab	bled	upt S	Supp	ort											

Addres	ss: 0x04	Register Nam	e:	SpislvParamCfg	Default:	0x00000001
31 30	29 28 27 26	25 24 23 22	21 20 19	18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0
Bits	Field	Name	Default	Description		
0	En	able	0x1	SPI Interface Activation 0: Disabled 1: Enabled		
1	Clock	Phase	0x0	SPI Clock Phase 0: CPHA=0 1: CPHA=1		
2	Cloc	kPolar	0x0	SPI Clock Polarity 0: CPOL =0; Default Low 1: CPOL=1; Default High		
3	Ssł	Polar	0x0	SPI Slave Select Polarity 0: Active Low 1: Active High		

Addres	ss:	(0x05		R	egis	ste	er M	lam	e:						Owi	islvC	trReg	g						D	efau	lt:		0>	(00	0000	008	
31 30	29	28	27 26	5	25	24	2	23	22	21	20	19	18	17	1	6 15	5 14	13	12	2 11	10		9	8	7	6	5	5 4	3	3	2	1	0
Bits			Field	d N	lam	e				D	efau	ılt									Des	sci	ipti	on									
1			Fixe	dLe	enE	'n					0x0				ssi C	on in	ength stead abled abled	of th													t.		
2			Fam	Ad	ldrE	'n					0x0		OW	/I Fa	C		dress abled abled		ecki	ng													
3			SlvA	٩dc	drEr	า					0x1		OW	/I Sla	C		lress abled abled		kin	g													
5			In1F	Pola	arB	it					0x0		ow	/I-IN	C): Act	Polar ive Lo ive Hi	w															
6			In2F	Pola	arB	it					0x0		OW	/I-IN	C): Act	Polar ive Lo ive Hi	w															
7	OutPolarBit 0x0												OW	/I-OI	C): Act	out Po ive Lo ive Hi	w	/														

Α	ddr	ess:	(0x06		R	egis	ter l	Nam	e:					Ow	vislv	Slva	ddrF	Reg					D	efau	lt:		0x0	0000	028	
31	30) 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	Bits	s Field Name Default Description																													
6	6:0				SlvA	٨ddr					0x28		OW	/I Sta		Slave it he			5												

Ad	dre	ss:	9 28 27 26 25 24 23 22 21 2 Field Name Definition												Ow	islvF	ixed	dleni	Reg					D	efau	lt:		0x0	0000	140	
31	30	29	29 28 27 26 25 24 23 22 21 20 Field Name Defa										18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bi	its	0 29 28 27 26 25 24 23 22 21 20 Field Name Defau										lt									Des	crip	tion								
6	:0			F	ixec	dLen	1			C	0x14(0			th of CtrR 16		ixed	lLen			/Hz (clocł	сус	cles,	relev	/ant	only	if			

Addres	ss:	(0x08	R	leg	jiste	r Nai	ne:						Owi	Mode	P	arar	m						D	efau	ılt:		0x0	0000	001	
31 30	29	28	27 26	25	2	4 2	3 2	2 21		20 1	9 18	1	7	16 1	5 14		13	12	2 11	1	10	9	8	7	6	5	4	3	2	1	0
Bits			Field	Nan	ne				De	efault										D)es(cripti	on								
2:0			OwiSI	vMo	de				(Ox1	0/	VI S	Slav	ve Op 0x0: 0x1: 0x2: 0x3: 0x4: 0x4: 0x5:	Off Vindo Digita Analo Analo Analo	ow I g5 g1 gC	5V 10V CL2														
											No	te:	Wi	indow	as op	er	atio	n r	node	e is	not	t inter	deo	d to	be ı	usec	l in e	nd ap	plica	tion	

Α	\dd	res	s:	(0x09	•	R	egis	ter l	Nam	e:					Cr	ntCo	mml	Para	m					D	efau	lt:		0x0	0000	00A	
31	1 3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	Bits												lt									Des	crip	tion								
З	31:0)	CntCommParam 0x4											Inte	ernal	para	mete	er of	ZSS	SC32	81 F	Firmv	vare	Mu	st ne	ot be	e cha	ange	ed.			

4	١d	dres	s:	()x0A	۱.	R	egis	ter I	Nam	e:					Co	mm	Para	amC	rc					D	efau	lt:		0x68	5AD	4EE	3
3	1	30	29 28 27 26 25 24 23 22 21 20 Field Name Defau										19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bit	ts											lt									Des	crip	tion								
;	31:	:0	CommParamCrc 0x685AD4									4EB	Inte	ernal	para	met	er of	ZSS	SC32	81 F	Firmv	vare.	Mu	st no	ot be	e cha	ange	ed.				

12.1.2. Clocks

Addre	ss:	(0x0B		Re	egis	ter N	Nam	e:				Mi	scci	trlPa	ram	Cfg.	Clkc	out				D	efau	lt:		0x0	0000	000	
31 30	29	28	27 2	6	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits		Field Name Default Clock C																		Des	crip	tion								
1:0			Cik	Dutl	Mod	le				0x0		Clo	ck O	0x(0x) 0x	0: Ina 1: Int	activ terna terna ain S	e Il Hig Il Lov Syste	ih Si v Sp m C	beed beed	l Cloc Cloc	ck (1 k (3:	6MF 2kHz	Ηz) <u>z</u>)	Misc	ctrll	Para	mCf	g.Div	/fclk	ſ

Ad	Idres	ss:	(0x	0C	F	Regi	ster	Nam	e:			l	Misc	ctr	IPara	mCf	g.Di	vafe	aou	t			D	efau	lt:		0x0	0000	800	
31	30	29	28	2	7 26	25	24	23	3 22	21	20	19	18	17	16	6 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bi	ts				Field	Nar	ne			D	efau	lt									Des	crip	tion								
1:	:0			F	=reqDi	vClk	Afe				0x0		Clo	ck D	0x 0x	der Hig x0: div x1: div x2: div	4 (4 8 (2	MHz MHz	AFE AFE	E clo E clo	ock) ock)	Cloc	ж								
4	:2			F	reqDiv	′Clk	Aout				0x2		Clo	ck D	0× 0× 0× 0×	der Hig x0: div x1: div x2: div x3: div x4: div	1 (1 2 (8 4 (4 8 (2	6MH MHz MHz MHz	iz A0 A0 A0 A0	UT a UT a UT a	cloc clock clock clock clock	k)))	ock								
Ę	5		A	fe2	2LowS	pee	dMo	de			0x0		AF	E2 cl	0:	k spee : Norm : Quar	nal (e	equa	l) Sp			1									

Ad	Idres	ss:		0x0E)	R	egis	ter l	Nam	e:				Mi	scct	rlPa	ram(Cfg.I	Divfo	lk				D	efau	lt:		0x0	0000	000	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bi	ts			F	ield	Nam	ie			D	efau	lt									Des	crip	tion								
2:	:0				Div	fclk					0x0		Clo	ck D	0x 0x 0x 0x	0: di 1: di 2: di 3: di	v1 (1 v2 (8 v4 (4 v8 (2	6MH 8MH2 9MH2 9MH2	Hz Sys z Sys z Sys z Sys	yster sterr sterr sterr	Syste m cloc n cloc n cloc n cloc m cloc	ick) k) k) k)	Clock	ζ.							

Addres	s: 0x0)E	F	Regi	iste	er Na	ame:				Sı	muP	ara	mC	Cfg.A	na	cfg	l					De	efau	lt:		0>	000	0010	8	
31 30	29 28 27	26	25	5 24	1 2	3	22	21	20	19	18	17	16	15	5 14	13	3 12	2	11	10		9	8	7	6	5	4	3	2	1	0
Bits		Fie	əld	Nar	ne			0	Default											Des	cri	ptio	n								
0		Ext	ldo	Disa	ble)			0x0	Ex	terr	(): Er	nab	DO A bled bled	Activ	vati	on													
3		PgL	.os	sDe	tect	t			0x1	Po	owe	(D: Er	nab	oss / bled bled	Acti	vati	ion	I												
8:4		E	xtlc	loVo	olt				0x10	E>	kterr	((()x02)x04)x08	2: 3 : 4 8: 5	DO \ .00\ .00\ .00\ .00\ .25\	, ,	age	e if \$	Sm	uPar	am	Cfg.	Ana	ncfg	.Extl	doD	isat	ole s	et to	enab	led

Add	dres	ss:	(0x0F		R	egis	ter I	Nam	e:				Sr	nuP	aran	nCfg	.Ext	clkc	fg				D	efau	lt:		0x0	0000	000	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit	s			Fie	ld	Nam	ne			D	efau	lt									Des	crip	tion								
1				E	nE	xtclk	Ĩ				0x0		Ext	erna		ck In Disał	•	Activ	vatio	n											
2					Ту	ре					0x0		Ext	erna		ck Ty Clock															
23:	8			V	/ait	Time)				0x0																				



12.1.3. Basic AFE Setup

Ad	Idres	ss:		0x10		R	legis	ste	r N	am	e:					Α	feBa	seCf	gPa	ara	ım							De	fau	lt:		0	x00	000	003	
31	30	29	28	27	26	25	24	2	3	22	21	20	19	18	17	16	6 15	14	1;	3	12	11	10		9	8	7	,	6	5	4		3	2	1	0
Bi	its			Fie	eld	Nan	ne				D	efau	lt										De	sc	ript	tio	n									
7	:0				AF	E Ac	0 0 0 0	ation ()x0: N)x1: A)x2: A)x3: A)x7: D	one FE1 FE2 FE1	onl onl and	y y d A		2																							
15	5:8			Afe	1Sm	nCo	nfig					0x0		AF	E1 S	eq 0 0 0)x0: S)x0: S)x1: S)x2: S)x3: N	er Co M- ai M+ a M+ c	nfiç nd ind only	gur SM AL ;	1+ JX_	AZ	idge	M	eas	sur	eme	ent								
23	:16			Afe	2Sm	nCol	nfig					0x0		AF	E2 S	0 0 0	uence)x0: S)x1: S)x2: S)x3: N	И-а И+а И+с	nd Ind Ind	SM AL ;	1+ JX_	AZ	idge	M	eas	sur	eme	ent								
31:	:24			Afe	Syn	cSta	atus					0x0		AF	E1/.	0	E2 Sy)x0: A)x1: S	sync	hro	no	us	mea														

A	dd	res	s:		0x11		R	egis	ster	Nam	e:			Afe	Bas	seCf	gPar	am.	AfeD)sCf	g.Re	eg1			D	efau	lt:		0x0	0000	000	
31	3	30	29	28	27	26	25	24	23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	Bits	5			F	ield	Nam	ne			D	efau	lt									Des	crip	tion								
2	3:0)				Thre	sh1					0x0		Dua	al Sp	eed	Mod	e Th	resh	old '	1											
31	1:2	4				Con	vCnt					0x0		Inte	ernal	Dua	al Spe	ed I	Mode	e par	rame	eter -	- Mu	st no	ot be	e cha	ange	ed.				

Ac	ddre	ss:	(0x12		R	egis	ter l	Nam	e:			Afe	Bas	eCf	gPar	am.	AfeD)sCf	g.Re	eg2			D	efau	lt:		0x0	0000	000	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	its	0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Field Name Default Description																													
23	3:0				Thre	esh2					0x0		Dua	al Sp	eed	Mod	e Th	resh	old	2											



12.1.4. Sensor Bridge

Ac	dres	ss:		0x13 0x15		Regis	ster I	Nam	e:				1Cfg 12Cfg													D	efau	ılt:				000 000		
31	30	29	28	27 26	25	5 24	23	22	21	20	19	18	17	1	6 1	15	14	13	12	! 1	1	10	9		8	7	6	5	4		3	2	1	0
Bi	its			Field	l Na	me			D	efau	lt											Des	cri	ptie	on									
3	:0			BmPg						@ () @ ()			A1 0)x0:)x1:)x2:)x3:)x4:)x5:)x6:)x7:		2 4 5 1 1							•			0x8: 0x9: 0xA: 0xB: 0xC: 0xC: 0xC:		58 76 11 14 18 22 27	2 3 7 3				
6	:4			BmPg	gaGa	ain2				0x5				C)x0:)x1:)x2:)x3:		1 1	.1 .2 .3 .4								(0x4: 0x5: 0x6: 0x7:		1.8 1.6 1.7 1.8	6 7				
-	7			BmPga	aPo	larity				0x0			A Po	C 1): Po I: No	egat																		
11	1:8			BmAd	dcR	eso				0x6		AD	C Re		olutio)x0:)x1:)x2:)x3:)x3:)x5:)x5:)x6:)x7:		1 1: 1: 1: 1: 1: 1:	0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 bit									0x8: 0x9: 0xA: 0xB: 0xC: 0xC: 0xC:		19 20 21 22 23	bit bit bit bit bit bit bit				
14	:12			BmA	dcS	ihift				0x0		AD	C Sł		V _{shi})x0:)x1:)x2:)x3:		0 0 0	.125 .250 .375)							(0x4: 0x5: 0x6: 0x7:		0.6 0.7	500 625 750 875				
1	5			BmBr	dgT	уре				0x0		Brie	dge \$	C): Vo	oltag	ge S)Px, Sour or C	се		Sοι	urce												
17	' :16			BmS	etTi	me				0x0		Bri	dge \$		ttling)x0:)x1:)x2:)x3:	g Tir	2 4 6	befc 0 us 0 us 0 us 0 us		٩D(Co	onve	ərs	ion	sta	irts								

Ad	dres	ss:	-	0x13 0x15	I	Reg	jist	er l	Nam	e:				1Cfg 2Cfg	•					•							D	efa	ult:				4000 4000		
31	30	29	28	27 26	25	5 2	4	23	22	21	20	19	18	17	1	6 ′	15	14	13	1	2	11	10	9		8	7	6	5		4	3	2	1	0
Bi	ts			Field	Na	me				D)efau	ılt											Des	cri	pti	on									
													Rth	resi	isto	or, a	ppli	cab	le if	Br	mBr	ˈdg٦	Гуре	= 1	1										
															C)x0:		0	pen									0x6:		1	40	0 OC	hms		
															C)x1:		13	333 (oh	ms							0x7:		1	80	0 OC	hms		
21:	18			BmBr	rdgF	Rth					0x0				C)x2:		20	000	oh	ms							0x8:		2	00	0 OC	hms		
															C)x3:		40	000	oh	ms							0x9:		2	40	0 OC	hms		
															C)x4:		80	000	oh	ms							0xA		2	80	0 OC	hms		
															C)x5:		10	0000) o	hm	s						0xB	:	4	00	00 O	hms		
													Rtl	resis	sto	r, ap	oplic	able	e if E	Зm	nBro	dgT	уре	= 1											
															C)x0:		0	pen									0x6:		1	40	00 O	hms		
															С)x1:		13	333 (oh	ms							0x7:		1	80	0 OC	hms		
25:	22			BmB	rdgl	Rtl					0x0				C)x2:		20	000	oh	ms							0x8:		2	00	00 O	hms		
															С)x3:		40	000	oh	ms							0x9:		2	40	00 O	hms		
															С)x4:		80	000	oh	ms							0xA		2	80	00 O	hms		
															C)x5:		10	0000	0 (hm	s						0xB		4	00	0 OC	hms		
													AD	C Inp	put	ιMι	JX S	Setti	ng																
28:	26			BmA	daN	luv					0x1				С)x0:		A	DC i	inp	outs	sh	orteo	d to	A	GNI	D								
20.	20			DIIIA	ucivi	lux					UXI				С)x1:		A	DC i	inp	out d	con	nect	ed	to	PG	A								
															C)x2:		A	DC i	inp	out	con	nect	ed	toi	inpı	ut (C	Bain	= 1	, P0	GΑ	byp	asse	ed)	
2	9			Bm	Tes	t					0x0		Res	serve	ed,	mu	st re	ema	in 0																
3	0			BmTe	estD)ac					0x0		Res	serve	ed,	mu	st re	ema	in 0																
													Ser	nsor	Ту	ре																			
3	1			Bm	Тур	е					0x0				C)x0:		R	esis	tiv	eВ	ridg	je												
															С)x1:		Tł	nerm	no	pile	/ T	hern	noc	ou	ple									



Addres	ss: 0x14 0x16	Regist	ter Nam	e:							Bridg Bridg							D	efau	lt:		0x0 0x0		 -	
31 30	29 28 27 26	25 24	23 22	21	20 19	18	17	16	15	14	13	12	11	10	9		8	7	6	5	4	3	2	 1	0
Bits	Field	Name		D	efault									Des	cri	ptie	on								
						PG	A Of	fset S	Shift									()x10	:	0m	V			
								0x1	:	-1	.9 m\	V						()x11	:	1.9	mV			
								0x2	2:	-3	.8 m\	V						()x12	:	3.8	mV			
								0x3		-	.6 m\)x13			mV			
								0x4			'.5 m')x14		-	mV			
								0x5		-	.4 m)x15		-	mV			
								0x6			1.3 n								Dx16			3 m\			
4:0	BmPa	aOffset			0x10			0x7	-	-	3.1 n)x17			1 m\			
	2 9				0,110			0x8			5.0 n)x18	-		0 m\			
								0x9			6.9 n)x19		-	9 m\			
								0xA			8.8 n								Dx1A		-	8 m∖			
								0xE			0.6 n								Dx1E		-	6 m∖			
								0x0			2.5 n								Dx1C			5 m\			
								0xD			4.4 n								Dx1D			4 m∖ 2\			
								0xE 0xF			6.2 n 8.1 n								Dx1E Dx1F		-	2 m∖ 1 m∖			
						_		-			-								-	•	20.	1 mv	/		
						Sei	nsor	Supp	oly Cu	urrei	nt, ap	plica	ble	if Bi	mΒ	rdg	Тур	e =	: 1						
								0x0):	0	pen/0	Off;						()x5:		80	uA			
8:5	BmBro	IgIBias			0x0			0x1	:	5	uA							()x6:		100) uA			
		- <u>J</u>						0x2) uA)x7:) uA			
								0x3) uA)x8:) uA			
								0x4	:	40) uA							()x9:		500) uA			
						AD	C Sh	nift &	Gain	×2	Enab	ole, a	ctiv	ates	Br	nA	dcS	hift	t set	ing					
9	BmAdo	:EnShift			0x1			0x0):	A	DC G	ain >	< 1,	ADC	Sł	hift	disa	ble	d						
								0x1	:	A	DC G	ain >	‹ 2,	ADC	Sł	hift	ena	ble	d					 	
						AF	E Bia	as Cu	irrent	Set	tting														
11:10	Bml	Bias			0x0			0x0):	no	ormal	ope	rati	on											
								0x3	3:	re	duce	d AF	Έk	oias d	curi	rent	t								



12.1.5. External Temperature Sensor

Addres		0x17 0x19 0x1B			er Nam			ExtT	emp	01Cfg1 02Cfg1 03Cfg1	– T	2 Ser	sor	setti	ng			De	efau	lt:		0x0	011	C5F ⁻ 8502 8502	2
31 30	29 2	8 27 26	25	24	23 22	21	20 19	18 ⁻	17 [·]	16 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits		Field	Nan	ne		D	efault								Des	criptio	on								
						0x1	@ 0x17	PGA		ain 0x0: 0x1: 0x2:	1	1.2 2 4						0	x8: x9: xA:		58. 76. 112	6			
3:0		ExtTemp	Pga	Gain1			@ 0x19 @ 0x18			0x3: 0x4: 0x5: 0x6: 0x7:	:	5.97 11.9 19.8 29.6 39.2						0: 0:	xB: xC: xD: xE:		143 187 223 275	3			
6:4		ExtTemp	Pga	Gain2		0x0	@ 0x17 @ 0x19 @ 0x18)		ain 0x0: 0x1: 0x2: 0x3:		1.1 1.2 1.3 1.4						0: 0:	x4: x5: x6: x7:		1.5 1.6 1.7 1.8				
7		ExtTempF	PgaF	Polarity	/	0x0	@ 0x17 @ 0x19 @ 0x18)		arity 0: Pos 1: Neg															
11:8		ExtTemp	oAdc	Reso		0x5	@ 0x17 @ 0x19 @ 0x18)		olution 0x0: 0x1: 0x2:		10 bit 11 bit 12 bit						0	x3: x4: x5:		13 14 15	bit			
14:12		ExtTemp	pAdo	Shift		0x0	@ 0x17 @ 0x19 @ 0x18)		it value 0x0: 0x1: 0x2: 0x3:		_{ft} / V _{fs})).125).250).375						0	x4: x5: x6: x7:		0.5 0.6 0.7 0.8	25 50			
18:15		ExtTer	mpT	уре			0x3		rnal ⁻	Tempe 0x0: 0x1: 0x2: 0x3: 0x4: 0x5: 0x6: 0x7:	eratu	re Typ Reser Diode Diode Diode Reser Bridge Bridge Bridge	ved /NTC /NTC /NTC ved e sing e sing	C/PT(C/PT(gle ei gle ei erent	C, ex C so ndec ndec ial	tterna urce n I, intei I, exte	l bia node rnal	nter s e, in bias	nal I itern		5	-			
19		ExtTer	mpln	put			0x0	Exter		Tempe 0x0: 0x1:		re Se nput o nput o	conn	ected	d to l	PGA									

Add	lres	s:		0x17 0x19 0x1B		Re	egis	ter l	Nam	e:			Ext	Ten	1p20	Cfg1 · Cfg1 · Cfg1 ·	– T2	Ser	nsor	sett	ing				D	efau	lt:		0x0	011C 0118 0118	502	
31 3	30	29	28	27 26	6 2	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	9	8	7	6	5	4	3	2	1	0
Bits	s			Field	I Na	am	е			D	efau	lt									De	scr	ripti	ion								
													Rth	resi	stor	, appl	licab	le de	epen	ding	l on	Ex	tTe	mp ⁻	Гуре	e sett	ting					
															0x	0:	О	pen							()x6:		140)00 c	hms		
															0x	1:	1	333 (ohm	s					()x7:		180)00 c	hms		
23:2	20			ExtTem	ıрВ	Brdg	Rth				0x1				0x	2:	2	000	ohm	s					()x8:		200)00 c	hms		
															0x	3:	4	000	ohm	s					()x9:		240)00 c	hms		
															0x	4:	8	000	ohm	s					(DxA:		280)00 c	hms		
		Field Name											0x	5:	1	0000) ohr	ns					()xB:		400)00 c	hms				
													Rtl	resis	stor,	appli	cabl	e de	pend	ding	on	Exť	Ten	npT	ype	setti	ng					
															0x	0:	О	pen							()x6:		140)00 c	hms		
															0x	1:	1	333 (ohm	s					()x7:		180)00 c	hms		
27:2	24			ExtTerr	ηpΕ	Brdg	gRtl				0x0				0x	2:	2	000	ohm	s					()x8:		200)00 c	hms		
															0x	3:	4	000	ohm	s					()x9:		240)00 c	hms		
															0x	4:	8	000	ohm	s					(DxA:		280)00 c	hms		
															0x	5:	1	0000) ohr	ns					(DxB:		400)00 c	hms		

Addres	0x1C			Regis		_			1	1	Ext Ext	Ten Ten	np2 np3	Cfg2 Cfg2	– Т – Т	1 Se 2 Se 3 Se	ns ns	sor s	etti	ing ing					efau	-		()x00)x00)000)000)000	010 010)
31 30					2	23	22	21			18	17	16	15	14	13	1	12	11	10	9		8	7	6	5	4	1	3	2	1	0
Bits	FI	eld	Nan	ne				D	efa	ult				<u></u>						Des	crip	otic	on									
											PG	A Of		-		1.9		,)x10)x11		-	mV .9 r				
													-	:1: :2:		3.8 i)x11)x12			.9 r .8 r				
													-	.2. 3:		·5.6 i)x12)x13		-	.o i .6 r				
													-	.3. :4:		7.5									Dx14		-	.5 r				
													-	:5:		9.4 i									Dx15			4 r				
										:6:		11.3)x16		-		mV							
	E. F	0x1C								0				7:		13.1)x17		1	3.1	mV			
4:0	Extle								0×	:8		15.0	m	١V						()x18	3:	1	5.0	mV							
		ExtTempPgaOffset											0>	:9:		16.9) m	١V						()x19):	1	6.9	mV			
													0×	:A:		18.8	s m	١V						(Dx1A	١:	1	8.8	mV			
													0>	B:		20.6	6 m	١V						(Dx1E	3:	2	0.6	mV			
													0>	C:		22.5	m	۱V						()x10):	2	2.5	mV			
													-	D:		24.4	m	۱V						(Dx1E):			mV			
													-	E:		26.2	? m	۱V						(Dx1E	:	2	6.2	mV			
													0>	:F:		28.1	m	۱V						(Dx1F		2	8.1	mV			
											Ext	erna	l Te	mp :	Sens	sor S	up	oply (Cur	rent,	app	plic	abl	e d	ереі	ndii	ng o	n E	xtTe	emp [.]	Тур	е
											sett	ing																				
													0>	:0	(Oper	n/C	Off;						()x6:		1	00	uA			
8:5	ExtTe	mpE	Brdg	glBia	IS				0x(n			0×	:1:	;	5 uA								()x7:		1	60	uA			
0.5									0.00	5			0×	2:		10 u/	4							()x8:		2	00	uA			
													0>	3:	:	20 u/	4							()x9:		5	00	uA			
													0>	:4:		40 u <i>i</i>	4							(DxA:		-2	20 L	A			
													0>	:5:	ł	30 u <i>i</i>	4							()xB:		-1	00	uA			
								0x1	@	0x18	AD	C Sh	nift 8	Ga	in 🗙	2 En	abl	le, a	ctiva	ates	Ext	Те	mp	Add	Shi	ft s	ettin	g				
9	ExtTer	mpA	dcE	InSh	ift					0x1A			0×	:0		٩DC	Ga	ain >	(1, 7	ADC	Sh	ift d	disa	able	d							
								0x0	@	0x1C			0>	:1:		٩DC	Ga	ain >	(2, 1	ADC	Sh	ift e	ena	ble	d							
											AF	E Bia	as c	urrer	nt Se	etting	ļ															
11:10	Ext	Ten	npВ	ias					0x0	C				:0		norm		ope	ratio	on												
													0×	3:	I	edu	cec	d AF	Εb	ias d	curre	ent										
											Tx	npu	t Se	ttlind	ı Tin	ne be	efo	ore A	DC	con	vers	sior	n st	arts	\$							
	_		_						_	_		. p. w		:0:	-	20 us			x2:		60											
13:12	ExtTe	emp	Set	Time	Э				0x(0			-	:1:		40 us		-	x3:		80											



ZSSC3281 Datasheet

Ac	dre	ss:	()x1C)	R	egis	ter l	Nam	e:						CmC	Conf	ig[0]						D	efau	lt:		0x0	0000	000	
31								19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
В	1 30 29 28 27 26 25 24 23 22 21 20 Bits Field Name Default								lt									Des	crip	tion											
3′	1:0				Rese	erveo	ł				0x0																				

Α	ddres	ss:	()x1E		R	egis	ter I	Nam	e:						CmC	Confi	ig[1]						D	efau	lt:		0x0	0000	000	
31							19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
В	its	ts Field Name Defau						lt									Des	crip	tion												
3	1:0																														

Α	ddre	ess:	(Dx1F		R	egis	ter l	Nam	e:						CmC	Conf	ig[2]						D	efau	lt:		0x0	0000	000	
31							20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
E	lits								efau	lt									Des	crip	tion										
3	1:0				Rese	erveo	ł				0x0																				

12.1.6. PTAT Sensor

Addres	ss:				ste	r Nam	e:			Р	tatC	fgʻ	1 – P	ТАТ	Ser	ısc	or s	settii	ng				Defa	ult	t:		0x0	000F	533	3
31 30	29 28	29 28 27 26 25 24 23 Field Name		3 22	21	20	19	18	17	1	6 15	5 14	4 13	3	12	11	10	9	8	7	6		5	4	3	2	1	0		
Bits		29 28 27 26 25 24 2 Field Name PgaGain1 PgaGain2 PgaPolarity				D	efau	lt										Des	crip	tio	า									
										PG	A1 G	Gai	n																	
												C)x0:		1.2								0x8	:		58	1			
)x1:		2								0x9			76				
												C	x2:		4								0xA	:		11	2			
3:0		Pga	Gair	า1				0x3				C	x3:		5.67	3							0xB	:		14	3			
		Field Name PgaGain1 PgaGain2 PgaPolarity								С	x4:		11.9)							0xC	:		18	7					
												С)x5:		19.8	;							0xD			22	3			
)x6:		29.6								0xE	:		27	5			
									C)x7:		39.2	2																	
										PG	A2 🤆	Gai	n																	
												C	x0:		1.1								0x4	:		1.5	;			
6:4		PgaGain1 PgaGain2 PgaPolarity AdcReso				0x3				C)x1:		1.2								0x5	:		1.6	;					
		PgaGain2 PgaPolarity										C)x2:		1.3								0x6	:		1.7				
												С	x3:		1.4 ³	3							0x7	:		1.8				
										PG	A Po	olai	rity																	
7		PgaF	Polar	ity				0x0				С	: Pos	sitive) ³															
												1	: Neg	gativ	e															
										AD	C Re	esc	lutio	า																
11.0		م ا م	D	_				00				C	x0:		10 b	oit							0x3	:		13	bit			
11:8		Adc	Res	0				0x3				C)x1:		11 b								0x4	:		14	bit			
												C)x2:		12 b	it							0x5	:		15	bit			
										AD	C Sh	nift	value	e V _{sł}	_{nift} / V _f	fs														
)x0:		0								0x4			0.5	00			
14:12		Add	Shi	ft				0x7)x1:		0.12	5							0x5			0.6				
												C)x2:		0.25	0							0x6			0.7				
												С	x3:		0.37	5							0x7	:		0.8	75 ³			
							1			AD	C Int	out	MU)	< Se	tting															
17:15		Ado	Mu	x				0x1)x1:		-		npu	t cor	nect	ed to	o PC	ЗА ^з								

³ Renesas recommended

Addre	ss:			ist	er	Nam	ne:			P	tatC	Cfg	2 –	РТА	TS	ens	sor	sett	ing				0	Defai	ılt:		0x	00	000	010					
31 30	29	29 28 27 26 25 24 2		23	22	21	20) 19	18	17	1	6	15	14	13	12	2 1'	1 10)	9	8	7	6	5	4	3	3	2	1	0					
Bits				Fie	eld	Nai	ne				0	Defa	ult										De	esc	rip	tion					_				
-														PG	ΑO	offse	et S	hift										0x1():	0n	nV ⁴				
																()x1:		-1	.9 n	nV							0x1′	1:	1.9	۹ m	/			
												()x2:		-3	.8 n	nV							0x12	2:	3.8	۶m۱	/							
		PgaOffset									()x3:		-5	.6 n	nV							0x13	3:	5.6	۶m	V								
		PgaOffset									()x4:		-7	.5 n	nV							0x14	1:	7.	۶m	V								
		PgaOffset										()x5:		-9	.4 n	nV							0x18	5:	9.4	۱m	V							
		PgaOffset										()x6:		-1	1.3	m٧	/						0x16	6:	11	.3 n	۱V							
4:0		PgaOffset								0x	n			()x7:		-1	3.1	mV	/						0x17	7 :	13	.1 n	۱V					
4.0		PgaOffset									07	0			()x8:		-1	5.0	mV	/						0x18	3:	15	.0 n	۱V				
																()x9:		-1	6.9	mV	/						0x19):	16	.9 n	۱V			
																	DxA:			8.8								0x1/			.8 n				
																	DxB:			0.6								0x1E		-	.6 n				
																(DxC:		-2	2.5	mV	/						0x10	C:	22	.5 n	۱V			
																(DxD:		-2	4.4	mV	/						0x1[D:	24	.4 n	۱V			
																	DxE:			6.2								0x1I			.2 n				
																(0xF:		-2	8.1	mV	/						0x1I		28	.1 n	۱V			
														AD	сs	hift	& C	Gain	x 2	Ena	ble	, act	ivate	s A	٩dc	Shif	t se	tting							
5				Ad	lсЕ	nSł	nift					0x	1			(0x0:		Α	DC	Gai	n ×1	, AD	C	Shi	ft dis	sabl	ed							
																()x1:		A	DC	Gai	n x2	, AD	C	Shi	ft er	able	ed 4							
														AF	E Bi	as	curr	ent	Set	ting															
7:6					Bi	as						0x	0			(0x0:		no	orma	al o	pera	tion	4											
																()x3:		re	duc	ed .	AFE	bias	s cu	urre	nt									



⁴ Renesas recommended

12.1.7. AFE Sequencer

Wrong setting of this parameter can corrupt firmware execution. Leave the computation of necessary setup for this register to the GUI.

Addres	ss:	0x2 0x2		R	egis	ster I	Nam	e:						sCfg ⁻ sCfg ⁻				•				D	efau	ult:			0x01 0x01			
31 30	29	28 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	1	3	2	1	0
Bits		F	Field I	Nam	ne			C	efau	ılt									Des	cript	tion									
1:0		Me	easTy	peS	lot1				0x2		AFE	E Me		emer			or Sl	lot_>	(
3:2		Me	easTy	peS	lot2				0x1				0x0		No															
5:4		Me	easTy	peS	lot3				0x3				0x1 0x2		SN SN															
7:6		Me	easTy	peS	lot4				0x0				0x2		-	IX_i														
9:8		Me	easTy	peS	lot5				0x0																					
11:10		Me	easTy	peS	lot6				0x0																					
13:12		Me	easTy	peS	lot7				0x0																					
15:14		Me	easTy	peS	lot8				0x0																					
16		E	EocIrq	Slot	t1				0		End	l of C	Conv	ersio	n Inte	erru	pt af	ter S	Slot_	х										
17		E	EocIrq	Slot	t2				1				0:			sabl														
18		E	EocIrq	Slot	t3				0				1:		En	able	ed													
19		E	EocIrq	Slot	t4				0																					
20		E	EocIrq	Slot	t5				0																					
21		E	EocIrq	Slot	t6				0																					
22		E	EocIrq	Slot	t7				0																					
23		E	EocIrq	Slo	t8				0																					
24		Bu	ırstMo	deS	lot1				1		AFE	E DN	1A Bu	urst N	/lode	Dat	ta Tr	ans	fer a	fter S	Slot_	x								
25		Bu	ırstMo	deS	lot2				0				0:			sabl														
26		Bu	ırstMo	deS	lot3				0				1:		En	able	ed													
27		Bu	ırstMo	deS	lot4				0																					
28		Bu	ırstMo	deS	lot5				0																					
29		Bu	ırstMo	deS	lot6				0																					
30		Bu	ırstMo	deS	lot7				0																					
31		Bu	ırstMo	deS	lot8				0																					



Wrong setting of this parameter can corrupt firmware execution. Leave the computation of necessary setup for this register to the GUI.

Addres	0x27 Dispersion random value Afe2MeasCfg2 – AFE2 setting Dispersion random value 0x0000001 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1																														
31 30	29	28 27 26	2	5	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10		9	8	7	6		5	4	3	2	1	0
Bits		Field	Na	ame	e			D	efaul	lt									Des	sc	ript	ion									
3:0		NrOf	Slo	ots					0x3		Nur	nber							ots												
5:4	CyclicMode 0x1 Ox0 0x8 selectable CyclicMode 0x1 Sequencer Run Mode 0x1: Continuous cyclic measurement 0x2: Discontinuous cyclic measurement, started by trigger																														
7:6		AuxIns	ert	Ra	ite				0x0				0x 0x	<0: <1: <2:	D E' E'	isabl	led 2 nd 4 th	eası	Irem	ier	nt in	"Ac	cele	erate	ed I	maii	ח m	eası	Irem	ent"	
23:8		AuxMa	ахТ	Гim	e				0x0		The AU	e para X_i n	0x ame neas	enght <0000 eter is isurem nly rec	0 calo	xFF culate	FF A ed b secu	AFE base ure a	cloc d on II AL	k d th JX	cycle ne re _i m	es elev nea:	ant sure	timiı mer	ng : nts	setu	ps				tion.



Wrong setting of this parameter can corrupt firmware execution. Leave the computation of necessary setup for this register to the GUI.

Addı	res	s:		x24 x28			R	egi	ste	er N	lam	e:	-					asCf asCf	-						•					De	fau	lt:			0x0 0x0			
31 3	0	29 2	8	27	26	6 2	25	24	2	23	22	21	20	19	18 1	7	16	15	1	4	13	1	2	11	10)	9	8	7	7	6	5	4	4	3	2	1	0
Bits	;			Fi	elo	l N	am	ne					efau												De	sc	ript	tio	n									
												0x2	_)x28																								
	_		Au	xMe	as	Ena	abl	e0A	ux	1		0	1	0	Activa	atio			xilia												.			: -l	_			
			Au	xMe	as	Ena	abl	e0A	ux	2		0		0				it 0: it 1:			ito-z AT			`	'	eas	sure	em	ento	on -	Sen	ISO	r Br	lag	е			
			Au	xMe	as	Ena	abl	e0A	ux	3		0	1	0	-			it 2:			AT	-			-													
			Au	хМе	as	Ena	abl	e0A	ux	4		1		0				it 3:			Se																	
			Au	хМе	as	Ena	abl	e0A	ux	5		1		0				it 4:			Se					يا م			4									
			Au	xMe	as	Ena	abl	e0A	ux	6		0	1	0				it 5: it 6:			Se Se								top bott	om								
			Au	хМе	as	Ena	abl	e0A	ux	7		0		0				it 7:			Se									0								
			Au	хМе	as	Ena	abl	e0A	ux	8		0		0				it 8:			Se																	
			Au	хМе	as	Ena	abl	e0A	ux	9		0		1				it 9: it 10:			Se					.	ot	**	ton									
		/	٩u>	Mea	asE	Ena	ble	e0Ai	JX.	10		0		1				it 10: it 11:			Se Se								top bott	om								
			٩u>	Mea	asE	Ena	ble	e0A	JX.	11		0		0				it 12:			Se							.0		0								
			٩u>	Mea	asE	Ina	ble	e0Ai	JX.	12		0	1	0				it 13:		-	Se			-														
		1	٩u>	Mea	asE	Ena	ble	e0Ai	JX.	13		0		0				it 14: it 15:			Se					٥h	ort	to.	ton									
		/	٩u>	Mea	asE	Ena	ble	e0Ai	JX.	14		0		0				it 16:			Se Se								bott	om								
			Aux	Mea	asE	Ena	ble	e0Ai	JX.	15		0		0				it 17:			Se																	
		/	٩u>	Mea	asE	Ena	ble	e0Ai	JX.	16		0	1	0				it 18:			Eg	-		-														
31:0) –		Aux	Mea	asE	Ena	ble	e0Ai	JX.	17		0		0				it 19: it 22:			E g E o																	
			Aux	Mea	asE	Ena	ble	e0Ai	JX	18		0		0				it 27:										on	che	ck,	INF	o o	r INI	Nс	per	1		
			Aux	Mea	asE	Ena	ble	e0Ai	JX.	19		0		0			В	it 28:		Bri	idge	e S	Ser	ISOI	со	nne	ectio	on	che	ck,	INF	^o a	nd I	NN	sho	orte	b	
	-			Mea								0		0			^	llath	~ * *	.:+0				4														
	-		Aux	Mea	asF	na	ble	20A	IX:	21		0		0			А	ll oth	ert	JIIS	res	ser	ve	u														
			-	Mea					-			0		0	Bit Va	alue	e N	leani	ing																			
				Mea								0		0			0:				ix m																	
		-		Mea								0		0			1:			Au	ix m	nea	ası	irer	nen	tΕ	xec	cute	ed									
			-	Mea					-			0		0																								
				Mea								0		0																								
	\vdash			Mea								0		0																								
	\vdash			Mea								0	_	0																								
				Mea								0		0																								
	-	-		Mea								0	_	0																								
	-		-						-				_																									
	-			Mea								0		0																								
			۹u	Mea	ast	na	DIG	EUA	JX:	32		0		0																								

ZSSC3281 Datasheet

Ado	dres	s:		0x2 0x2	-		Re	gis	ter	Nam	e:				Afe1 Afe2									•				D	efau	ılt:					0000	
31	30	29	28	27	26	25	5 2	24	23	22	21	20	19	18	17	10	6 1	5	14	13	1	2	11	10	9		8	7	6	5	4		3	2	1	0
Bit	e			1	Field	Na	mo				D	efa	ult											D۵	scri	nti	ion									
	3					IIIa					0x2	5 ()x29											DC	5011	μu										
	_		Au	хМе	easEi	nabl	le0	Aux	(33		0		0	Act	ivatio					me	as	ure	eme	ents												
			Au	хMе	easEi	nabl	le0	Aux	(34		0		0			F	Rese	erve	d																	
4:0)		Au	хMе	easEi	nabl	le0	Aux	(35		0		0																							
			Au	хMе	easEi	nabl	le0	Aux	(36		0		0																							
20:	5				Idle	Tim	e					0x()		ontii weei						sur	em	nent	t mo	de i	dle	e tin	nes	up to	o 10	ms o	car	n be	ass	erte	d
														Idle	Tim	e r	epre	eser	nts a	a nu	mb	ber	of /	٩FE	clo	cks	6 – <i>i</i>	4M⊦	lz by	/ de	fault					
														End	d of I	Ins	erte	d A	UX	Mea	asu	irei	mer	nt												
21				IrqE	nabl	eEo	aux	xins	3			0				0				Q d																
																1	-			RQ e	ena	able	ed													
				_		_								End	d of /			que					1													
22	<u>'</u>		I	rq⊨	nable	eeoa	aux	(seo	7			1				0				Q d Q e																
														End	d of /		-	2011			110		Ju													
23	3			IraF	nabl	eΕο	au	xa7				0			1017	<u>مح</u> 0		a3U		eni RQ d	lisa	able	ed													
												Ũ				1	:		IF	RQ e	ena	ble	ed													
														Brid	dge S	Sei	nsor	da	ta b	uffe	r d	ept	th ir	۱ SF	AM											
24	L I			S	ensB	SufD	ept	th				0			2	0				ata b																
																1	:		da	ata k	ouf	fer	de	pth 8	3											



12.1.8. Diagnosis

Addres	ss: 0x2A Register Nam	e:	DiagCfg	Default:	0x0000000
31 30	29 28 27 26 25 24 23 22		18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0
Bits	Field Name	Default	Description		
0	Afe1GainChkResDacEn	0	Resistive Diagnosis DAC activation at AFE1 0: Disabled 1: Enabled		
2:1	Afe1GainChkResDacVal	0x0	Resistive Diagnosis DAC value at AFE1 0x0: 2mV 0x1: 10mV 0x2: 100mV 0x3: 200mV		
3	Afe2GainChkResDacEn	0	Resistive Diagnosis DAC activation at AFE2 0: Disabled 1: Enabled		
5:4	Afe2GainChkResDacVal	0x0	Resistive Diagnosis DAC value at AFE2 0x0: 2mV 0x1: 10mV 0x2: 100mV 0x3: 200mV		
6	Extt1Pt100	0	Reference for temperature sensor short measur 0: RT_SHORT < 500Ω	ement on T1	
8:7	Extt1Range	0x0	Reference for Temp Sensor open check on T1 0x0: 2MΩ 0x1: 0.5MΩ 0x3: 0.1MΩ		
10	Extt2Pt100	0	Reference for temperature sensor short measur 0: RT_SHORT < 500Ω	rement on T2	
12:11	Extt2Range	0x0	Reference for Temp Sensor open check on T2 0x0: 2MΩ 0x1: 0.5MΩ 0x3: 0.1MΩ		
14	Extt3Pt100	0	Reference for temperature sensor short measur 0: RT_SHORT < 500Ω	ement on T3	
16:15	Extt3Range	0x0	Reference for Temp Sensor open check on T3 0x0: 2MΩ 0x1: 0.5MΩ 0x3: 0.1MΩ		

A	dd	res	s:)x2E)x2C		R	egis	ster I	Nam	e:											tting tting			D	efau	lt:		0x0 0x0			
31	Ox2D Integrister value: DiagSen.Ra 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Bits Field Name Default Default Default											16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
E														-				-			Des	crip	tion						-			
1	5:0)				Μ	lin					0x0		Res	serve	ed																
3′	1:16	6				М	ax					0x0		Res	serve	ed																

A	ddre	ss:)x2C)x2E		R	egis	ter I	Nam	e:			-			-	-				tting tting			D	efau	lt:			0000 0000		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	its			Fi	ield	Nam	ne			D	efau	lt		-							Des	crip	tion								
1	5:0				М	lin					0x0		Res	serve	ed																
31	:16				M	ax					0x0		Res	serve	ed																



Addres	ss:		0x2F 0x30		R	egi	ster	Nan	ne:				-		Gain Gain		-					•				De	faul	t:			 0000		
31 30	29	28	27	26	25	24	23	3 22	21	2	20 19	18	17	1	6 1	5 14	1	13	12	11	1	0	9	8	7	7	6	5	4	3	2	1	0
Bits			F	ield I	Nam	e			C	Def	ault										D	esc	crij	ptio	۱								
15:0	Gain Reference Value for Gain Drift Diagnosis															•																	
31:16				Tol	Val					0	×0	A to stor	olera ed i ain f	n t n t ail	rance ce va his re ure is ither < (Re	ue ir egiste s sig	n A er nal	DC (ed a	cou	unts r the	for Ga	acc ain	cep Dr	otabl	necl	< if	the						

Addre	ss:		0x31 0x32		R	egi	iste	er N	lam	e:				-								AFE AFE			-					D	efa	ault	t:		 	000 000		-	
31 30	29	28	27 2	26	25	24	1 2	23	22	21	2	20 19	18	17	7	16	5 1	5	14		13	3 12	2	11	10)	9	8		7	(6	5	4	3	2	1		0
Bits			Fie	ld I	Nam	e				D)ef	ault													De	sc	ri	ptio	n					•			·		
15:0	Offset Reference Value for Offset Drift Diagnosis																do	ne																					
31:16			-	ΓοΙ	Val						0)	×0	A to sto	oler ed	an in	nce th t fa	e va nis i ailu ue is	ilue egi e is s ei	e in l ister s sig	Al	D(for C C co led a Val)	afte	nts f er tl	or a ne (acc Off	se	otab et Dr	le ift	offs Che	eck)

12.1.9. Temperature Channel Mapping

Addre	ess:		0x33	3	R	egis	ter I	Nam	e:					Т	emp	Мар	Chlo	d					D	efau	lt:		0x0	0000	01A	
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits			F	ield	Nam	ne			D	efau	lt									Des	crip	tion				·				
2:0				Тс	h1					0x2		Ter	nper	ature 0x0			Sour one	rce f	or Te	empe	eratu	re C	hanı	nels	1, 2	, 3				
5:3				Тс	h2					0x3				0x 0x 0x	2:	P T T	-													
8:6				Тс	h3					0x0				0x4	4:	T	3													

12.1.10. SSC Algorithm Selection

Addres	ss: 0x	(34	Re	gis	ter Na	ıme	:				М	athS	brAl	goSel						D	efau	lt:		0x	000	0001	11	
31 30	29 28 2	27 26	25	24	23 2	22	21 20	0 19	18	17	16	15	14	13 1	2 11	1 1	0	9	8	7	6	5	4	3	2	: 1	1	0
Bits		Field I	Name	e			Defa	ault								D	esc	ript	ion									
3:0		Sens	sor1				0x	(1	SS	C Alg	0x	0:	No	idge S one OT Pa			& 2	2										
7:4		Sens	sor2				0x	(1			0x 0x		-	OT Pa OT S-:														
10:8		Tic	Ор				0x	¢0	Thir	rd Lo	gic 0x 0x 0x	0: 1:	Sı Di	Operat ubtrac ivision atio	tion													
11		TIcCh	Ordei	r			0x	(0	Thir	rd Lo	gic 0x 0x	0:	CI	Opera H1 op H2 op	CH2													

12.1.11. EOC / Alarm

Addres	ss:		0x35 0x38	R	legi	ste	er Na	me:						-	-	-			DC/A			_			De	efau	lt:		-	 0000 0000		
31 30	29	28	27 26	25	24	2	23 2	2 2	21	20	19	18	17	16	15	14	13	12	2 11	1	10	9	8	7	,	6	5	4	3	2	1	0
Bits			Field	Nan	ne				De	efaul	t									[Dese	crij	otio	n								
23:0			Thr	esh1						0x0		Ala	rm ⁻		shold bit v		, ma	atch	es S	sc	Cou	tpu	t nu	mbe	er f	orm	nat					
24			E	În						0		EO	C / .	 arn 0: 1:	n Act	D		oled														
25			P	ol						0		Out	tput	ola 0: 1:				e Hi e Lo	•													
27:26			NrTh	nrest	n					0x0		Nu	mbe	of A 0x 1: 2:	-	N S	lone ingl	e (E0 e Th	S OC M hresh (2 Th	nol	d	lds)									
28			Ra	nge						0		Ala	rm	ang 0: 1:	le				Outsi nside)											

A	ddre	ess:		0x36 0x39		R	egis	ter I	Nam	e:											ARN ARN			D	efau	lt:		0x0 0x0			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	its			F	ield	Nam	ne			D	efau	lt									Des	cript	tion								
2	3:0				Thre	esh2					0x0		Alaı	rm T			-	, mat	tche	s SS	C ou	tput	num	nber	form	at					

Ac	ddro	ess:)x37)x3A		R	egis	ter I	Nam	e:											D	efau	ılt:				
31	30	dress: 0x3A Register Name: EocAlarmPin[1].Reg3 – Pin EOC/ALARM_2 Default: 0x0000000 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 s Field Name Default Description														0												
В	its Field Name Default Description																											
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Bits Field Name Default Description 23:0 Hyst Ox0																												
31	:24					Per	sist					0x0		Ala	rm C		sister)	befo 5)	re Al	arm	State	e is d	chan	ged				

12.1.12. Analog Output (AOUT)

Addres	ss: 0x3E	В	Re	gist	er N	ame:							Aou	tSel	Parar	n						D	efau	lt:		0x0	0000	0001	
31 30	29 28 27	26 2	25 2	24	23	22 2	1	20	19	18	17	16	6 15	14	13	12	11	10	9		8	7	6	5	4	3	2	1	0
Bits	F	ield N	ame	9			De	efaul	lt									Des	scri	ipti	on								
										Sou	irce	Sig	nal f	or Ar	nalog	Out	tput												
												0	x0:	1	None														
												0	x1:	E	Bridge	e Se	enso	r Cha	ann	el 1									
2:0	6	elAfeFo	~ ~ D~					0x1				0	x2:	E	Bridge	e Se	enso	r Cha	anne	el 2									
2.0	36	elAlero	JIDa	IC				UXI				0	x3:	-	Third	Logi	ic Cl	nann	el										
												0	x4:	-	Temp	erat	ure	Char	nnel	1									
												0	x5:	-	Temp	erat	ure	Char	nnel	2									
												0	x6:	-	Temp	erat	ure	Char	nnel	3									
										Ana	alog	Ou	tput l	Drive	er Moo	de													
												0	x0:	[Disab	led													
												0	x1:	/	Absol	ute \	Volta	age (Dutp	out	0-1	0V							
5:3	•	outMo	40.0					0x0				0	x2:		Absol	ute \	Volta	age (Dutp	out	0-5	V							
5.5	A	VOULINIO	use	1				UXU				0	x3:	/	Absol	ute \	V 0-	1V											
												0	x4:	F	Ratior	metr	ric V	oltag	e O	outp	ut								
												0	x5:	2	2-Wire	e Cu	urren	t Loo	ор										
												0	x6:	3	3-Wire	e Cu	urren	t Loo	эр										

Addres	ss: 0x3C	Regis	ster Nam	e:			Aou	itReg	Ctrl						D	efau	lt:		0x0	0000	01A	
31 30	29 28 27 26	_		-	20 19	18 17	16 15		_	12 1	1	10	9	8	7	6	5	4	3	2	1	0
Bits		Name		Def	ault							Des	crip	tion								
						Analog	Output A	Activa	ation													
0	Αοι	utEn		(0	7a.e.g	0:		isabl	led												
							1:	E	nable	ed												
						Analog	Output N	/lode														
						0	0x0:			nt Loo	p 5	V-R	DAC									
2:1	Aout	Mode		0)	x1		0x1:	V	OUT	5V												
							0x2:	V	OUT	1V												
							0x3:	С	urrer	nt Loo	p 1	V-R	DAC									
						AOUT	Driver Ou	utput	Pow	er												
3	AoutHig	hPowEn			1		0:	L	ow P	ower												
							1:	н	ligh F	Power												
						AOUT	Driver Fe	edba	ack													
4	AoutFee	dBackEr	า		1		0:	E	xterr	nal												
							1:	Ir	nterna	al												
						AOUT	Driver Ou	utput	Curre	ent Lir	mita	ation										
							0x0:		mΑ													
6:5	AoutC	CurrLim		0>	x0		0x1:	1:	2 mA	4												
							0x2:	18	8 mA	۱.												
							0x3:	2	5 mA	۹.												
						AOUT	Driver Of	fset C	Comp	oensat	tion	I										
7	AoutOffse	etCompC	Off	(0		0:	D	isabl	led												
							1:	E	nable	ed												
						VDDN	Charge F	ump	for N	Vegati	ive	Sup	ply									
8	AoutV	/ddnEn		(0		0:	D	isabl	led												
							1:	E	nable	ed												
						VDDN	Charge F	Pump	Loa	d Curr	rent											
							0x0:		.5 m/													
10:9	AoutVd	dnLoad		0)	x0		0x1:	1	mΑ													
							0x2:	3	mΑ													
							0x3:	5	mΑ													



Addres	ss:	0	x3D	R	e	gis	ter	Nam	e:						Ac	utR	egl	Diag	3						D)ef	aul	lt:		0x0	0000	0000)
31 30	29	28	27 26	25	2	24	23	22	21	20	0 19	18	17	1	6 1	5	14	13	12	2 1'	1	10	9	8	7		6	5	4	3	2	1	0
Bits			Field	Nam	ne				D)efa	ault										0	Des	crij	ption	1								
												Dia	gno	sis	Lev	el O	utp	ut at	t A	OUT													
0			AoutDia	ιgΟι	ιtΕ	n				0				(0:		No	orma	al C	Dper	atic	on N	/loc	le									
															1:		Di	agno	osi	s Oı	ιtpι	ut M	lod	е									
												Ana	alog	O	utput	Мо	de																
2:1		А	outDiag	Out	Va	lue)			0x(0			(0x0:		V	OUT	= \	/SS			0x	(2:	٧	/ _{AC}	олт =	= 96	5% V	'DD			
														(0x1:		V	OUT	= 5	5% V	DD/)	0x	(3:	٧	/ _{AC}	UT =	= VI	DD				
												VD	DA I	Dia	agno	sis i	f VE	DDA	re	gula	tor	for	AO	UT is	s turi	ne	d o	n					
3			AoutDia	gVdd	la	En				0				(0:		Di	sabl	led														
															1:		Er	nable	ed														

Ad	dre	ess: 0x3E Register Name: AoutCl2Coeff Default: 0x00000000000000000000000000000000000														000													
31	30	29																2	1	0									
Bi	its																												
15	5:0				CIO	ffset				0	x000	0	2-W	/ire (oratio	on C	oeffi	cient	CL2	2_Off	fset					
31	:16				CID	elta				0	x000	0	2-W	/ire (oop ′alue	oratio	on C	oeffi	cient	CL2	2_De	lta					

Α	ddr	ess:		0)x3F		R	egis	ster I	Nam	e:						Aout	CI30	Coef	f					D	efau	lt:		0x0	0000	000	
31	3														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
В	Bits																															
1	5:0		29 28 27 26 25 24 23 22 21 20 1 Field Name Default ClOffset 0x0000												/ire (.oop /alue		oratio	on C	oeffi	cient	CL3	3_Of	fset						
31	1:16	5				CID	elta				0	x000	0	3-V	/ire (.oop /alue		oratio	on C	oeffi	cient	CL3	B_De	lta						

12.1.13. System Startup

Addres	ss:	0)x40	R	egis	ster I	Nam	e:					St	artuj	oPar	amC	fg					D	efau	lt:		0x0	0000	001	
31 30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits			Field	Nam	ne			D	efau	lt									Des	cript	tion								
0			StartInC	CmM	ode				1		Sys	stem	Sta 0: 1:	rtup i	D	mma isabl nable	ed	Mod	е										
8			Eol	bEn					0		End	d of E	Busy 0: 1:	/ Ena	D	isabl nable													

12.1.14. IIR Filter

Addre	ess:		0x4	41	R	egis	ster I	Nam	e:					li	rFilt	Coe	ffRe	g					D	efau	ult:		0	x000	000	00	
31 30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	2	L :	3 2	2	1	0
Bits				Field	Nan	ne			D	efau	lt									Des	scrip	otion									
2:0				FiltSb	r1A	/g				0x0		IIR	Avg	Valu	ie Se	enso	r Bri	dge	1												
5:3				FiltSb	or1Di	iff				0x0		IIR	Diff	Valu	e Se	nsoi	r Brid	dge	1												
8:6				FiltSb	r2A	/g				0x0		IIR	Avg	Valu	ie Se	enso	r Bri	dge	2												
9:11				FiltSb	or2Di	iff				0x0		IIR	Diff	Valu	e Se	nsoi	r Brid	dge 2	2												
14:12			F	iltTem	np1A	٩vg				0x0		IIR	Avg	Valu	ie Te	empe	eratu	ire C	han	nel 1											
17:15			F	FiltTen	np1[Diff				0x0		IIR	Diff	Valu	e Te	mpe	ratu	re C	hanr	nel 1											
20:18			F	iltTen	np2A	٩vg				0x0		IIR	Avg	Valu	ie Te	empe	eratu	ire C	han	nel 2											
23:21			F	FiltTen	np2[Diff				0x0		IIR	Diff	Valu	e Te	mpe	ratu	re C	hanr	nel 2											
26:24			F	FiltTerr	np3A	٩vg				0x0		IIR	Avg	Valu	ie Te	empe	eratu	ire C	han	nel 3											
29:18			F	FiltTen	np3[Diff				0x0		IIR	Diff	Valu	e Te	mpe	ratu	re C	hanr	nel 3											



12.1.15. General AFE Configuration

Addres	ss: 0x42		Regis	ter Nam	e:					A	feC	onfig						De	efau	lt:		0)	(00	000	000	
31 30	29 28 27 26	25	5 24	23 22	21	20	19	18	17	16 1	5 1	4 13	12 1	1	10	9	8	7	6	5	4	L (3	2	1	0
Bits	Field	Na	me		I	Defaul	t							0	Desc	ripti	on									
								PGA	Cho	opper	Mod	e Brid	ge Sen	sor	1											
1:0	BM1Ch	hpN	/lode			0x0				0x0:		100 k	Hz					C)x0:		1(00 kl	Ηz			
										0x1:		200 k	Hz					C)x1:		20	00 k	Ηz			
								PGA	Cho	opper	Mod	e Brid	ge Sen	sor	2											
3:2	BM2Ch	hpN	/lode			0x0				0x0:		100 k)x0:			00 k				
										0x1:		200 k	Hz					C)x1:		20	00 k	Ηz			
								PGA	Cho	opper	Mod	e Exte	ernal Te	emp	erat	ure S	Sens	sor 7	Г1							
5:4	ExtTemp1	1Cł	npMod	Э		0x0				0x0:		100 k)x0:			00 kl				
										0x1:		200 k)x1:		20	00 k	Ηz			
								PGA	Cho	opper	Mod		rnal Te	emp	erat	ure S	Sens	sor 7	Γ2							
7:6	ExtTemp2	2Cł	npMod	e		0x0				0x0:		100 k)x0:			00 kl				
										0x1:		200 k)x1:		20	00 k	ΗZ			
								PGA	Cho		Mod		rnal Te	emp	erat	ure S	Sens									
9:8	ExtTemp3	3Cr	npMod	Э		0x0				0x0: 0x1:		100 k 200 k)x0:)x1:			00 kl				
															- 1				JXT.		20	00 k	72			
11.10	TCha	Ma	da			0.40		PGA	Cho		IVIOO		T Tem	pera	ature	e Ser	nsor									
11:10	TChp	DIVIC	de			0x0				0x0: 0x1:		100 k 200 k)x0:)x1:			00 kl 00 kl				
12	BM1Nc	oice	alot1			0		<u>۸ D C</u>			ico P	200 k						C	×1.		20	JU K	12			
12	BM1NC BM2Nc					0		ADC	, τυμ	0:	se r	Disab														
14	ExtTemp1			1		0				1:		Enabl														
15	ExtTemp2					0																				
16	ExtTemp3					0																				
10	TNois			•		0																				
18	CMNo					0		Rese	erve	d																
19	CMDither			2		0		Rese																		
	Childhand	in ig	Enable	•		0					own	out Dis	agnosis													
20	Vdda1B	Brov	wnout			0		/	1 10	0:	0	Disab														
										1:		Enabl	ed													
								AFE	2 Vd	da Br	owno	out Dia	agnosis													
21	Vdda2B	Brov	wnout			0				0:		Disab														
										1:		Enabl														
22						0		AOU		dda Bi 0:	rown	out Di Disab	agnosis	5												
22	Vdda3B		whout			0				0. 1:		Enabl														
23	СМ	11F	n			0		Rese	erveo																	
24	CM				\vdash	0		Rese																		
					\vdash	0					eed '	with re	spect t	<u>م</u> ۵	FF1											
25	Afe2Lov	wS	peed			0		, u L.	_ 00	0:	Ju		al (equa													
		2				-				1:			er Spee													
20:26	Afel	Mis	C			0x0		Rese	erve	k																
								AFE	Оре	ration	n Mo	de for	2-Wire	Cu	rrent	Loo	p ap	oplic	atio	n						
31	CLM	Лос	le			0			-	0:		Disab	led													
										1:		Enabl	ed													

12.1.16. Output Modulation

Addre	ss: 0x43	F	Regis	ster	Nam	e:						Ou	tMo	dCor	nf						Defa	aul	t:		0x2	7106	6400	
31 30	29 28 27 26	25	24	23	22	21	20	19	18	17	16	6 15	5 14	4 13	3 13	2 1	1 10	9	8	3 7	7 (6	5	4	3	2	1	0
Bits	Field	Nan	ne			D	efau	lt									De	scrip	otic	n								
1:0	S	el					0x0		Out	tput I	0 0	dulat x0: x1: x2:		Freq)utp uen	су N	odula Iodula Modu	ation										
4:2	ChG	pio	1				0x0		Sou	urce	0 0 0 0 0 0	gnal f lx0: lx1: lx2: lx3: lx3: lx4: lx5: lx6:		Tem Tem	Jse ge S ge S d Lo pera pera	d Sens Gic (ature ature	or 1	nnel : nnel :	2									
7:5	ChG	pio7	7				0x0		Sou	urce	0 0 0 0 0 0	gnal f 1x0: 1x1: 1x2: 1x2: 1x3: 1x4: 1x5: 1x6:		Tem Tem	Jse ge S ge S d Lo pera pera	d Sens Gic (ature ature	or 1	nnel : nnel :	2									
15:8	FmMinFree	qPw	vmMa	ар			0x64	ŀ		•	8 /idt S (bit va th Mc	alue odula	in rai ation the co SSC	nge – P ond	100 WM ition = 10	m Fre to 25 Mapp ed res 0% a	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	s in SC	verte _{Min} =	ed. 0%							
31:16	FmMaxFreqP	'wm	Base	Fre	q	0	x271	0			1 /idt (((((6bit v	value odula .0x3	e in ration	ang – P 200 500 500 500	e 1,4 WM Hz Hz Hz 4 Hz 4 Hz 4	um Fr 000 to Base - 1× 5 - 2 × 9 - ({Fm - 31 ×	0 10,0 Frec 00Hz 500H	z = z = z =	ncy 1kH: 1kH	z Iz mMa		-1) ×	500)Hz			

Addres	ss: 0x44	Register Nar	ne:	DiagClipOut	Cfg.SysDiagCfg		Default	t: 0x0	DA5000	0
31 30	29 28 27 26	25 24 23 22	21 20 19	18 17 16 15	14 13 12 11 1	0 9 8	7 6	5 4 3	2 1	0
Bits	Field	Name	Default		D	escription	<u> </u>			
0	Diag	OutEn	0	0: 1: Notes: • Enabling this • DiagOutEn se (UDR)	on of Diagnostic S Disabled Enabled feature requires en tts the AOUT and F on of saturation red functions.	abling Clip PWM/FOU	OutEn. T to either	0% (LDR) c		
1	ClipC	DutEn	0	0: 1:	ng to Upper and Lo Disabled Enabled its are defined in D	-			er.	
23:16	Watchdog	DisableKey	0xA5	Watchdog Disable 0xA5: All other	e Key Watchdog disabl codes enable wate					
27:24	Watchdo	gTimeout	0xD	Watchdog Timeou 0x0: 0x1: 0x2: 0x3: 0x4: 0x5: 0x6: 0x7:	ut 8m 10ms 20ms 30ms 40ms 50ms 60ms 80ms		0x0: 0x1: 0x2: 0x3: 0x4: 0x5: 0x6: 0x7:	8m 10ms 20ms 30ms 40ms 50ms 60ms 80ms		

12.1.17. Output Clipping, Diagnostic Range Assignment and Watchdog

A	ddre	ess:	(0x45	;	R	egis	ter l	Nam	e:			0	Diag	Clip	OutC	Cfg.C	Diag	OutL	.vl[0]			D	efau	lt:		0x0	0007	FFE	
31	30	29	29 28 27 26 25 24 23 22 21 20										18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В								lt									Des	crip	tion												
3	SitsField NameDefaultB1:0DiagOutLvl[0]0x7FFE									E	Sel	ect r	egist	er fo	or UD) R / I	DR	assi	ignm	ent c	of dia	agno	stic	chec	ks						

Α	ddre	ss:	(0x46	5	R	egis	ter N	Nam	e:			0	Diag	Clip	Out	Cfg.C	Diag	OutL	.vl[1]			D	efau	lt:		0x0	0000	000	
31	30											19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	31 30 29 28 27 26 25 24 23 22 21 20 Bits Field Name Default							lt									Des	crip	tion												
31:0 DiagOutLvl[1] 0x0 Select register for UDR / LDR assignment of diagno											igno	stic	chec	ks																	

Α	ddr	ress:	:	0	x47		R	egis	ter l	Nam	e:			[Diag	Clip	Out	Cfg.C	Diag	OutL	.vl[2]			D	efau	lt:		0x0	0000	03F	
31	3	0 29	29 28 27 26 25 24 23 22 21									20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	Bits				Fi	eld	Nam	ne			D	efau	lt									Des	crip	tion								
3								0x0		Res	serve	ed																				

Ad	Idres															ccc											
31	30															2	1	0									
Bi	ts	S Field Name Default Description																									
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 1 Bits Field Name Default 15:0 ClipOutLow 0xCCC Lower Clipping Limit 0xCCC: 5% FS Upper Clipping Limit 0xCCC 1000000000000000000000000000000000000																											
31:	:16			С	lipO	utHig	gh			0	xF33	3	Upp	oer C	•••	ng L -333		5% F	FS								

12.1.18. SSC Coefficients

A	ddre	ss:		0x4E 0x57		R	egis	ter I	Nam	e:				Coe 2Coe					•					D	efau	lt:			0000 0000		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	its			F	ield	Nam	ne			D	efau	lt									Des	crip	tion								
2	3:0				SO	ffset					0x0		Ser	nsor	offse	et ter	m O	ffset	S												

A	ddre	ess:)x4E)x58		R	egis	ter I	Nam	e:								Bridg Bridg						D	efau	lt:			0200 0200		
31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4												4	3	2	1	0															
E	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 Bits Field Name Default Default																															
2	23:0																															

A	ddre	ess:		-	x4F x59		R	egis	ter I	Nam	e:						t – B t – B							D	efau	lt:			0000 0000		
31	I 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 11										10	9	8	7	6	5	4	3	2	1	0										
E													Des	crip	tion																
2	3:0					SS	Sot					0x0	Sec	cond	-orde	er te	rm fo	or se	nsor	non	-line	arity	SOT	T_se	ns						

A	ddre	ss:		0x50 0x5A		R	egis	ter N	Nam	e:				1Co 2Co				-						D	efau	lt:			0000 0000		
Address: 0x5A Register Name: Bs2Coeff.SShift - Bridge Sensor 2 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 Bits Field Name Default Default Desc Desc									9	8	7	6	5	4	3	2	1	0													
E	its			F	ield	Nam	ne			D	efau	lt									Des	crip	tion								
2	3:0				SS	hift					0x0		Pos	st-ca	librat	tion t	erm	SEN	√S_s	hift											

A	ddre	ss:		0x51)x5E		R	egis	ter I	Nam	e:				1Co 2Co										D	efau	lt:			0000 0000		
31	0x5B Bs2Coeff.STco – Bridge Sensor 2 0											3	2	1	0																
В	its			F	ield	Nam	ne			D	efau	lt									Des	crip	tion								
2	3:0				ST	со					0x0		Ter	nper	ature	e coe	efficie	ent c	offset	tern	n <i>Tc</i>	0									

	Ado	dres	ss:		0x52 0x5C		R	egis	ster I	Nam	e:									•		sor 1 sor 2			D	efau	lt:			0000 0000		
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Bit	s			F	ield	Nam	ne			D	efau	lt									Des	crip	tion								
	23:	0				SSo	tTco					0x0		Sec	cond	orde	er tei	rm fo	or Tc	o no	nline	arity	SO	T_tc	0							

A	٩d	dres	SS:		0x53 0x5D		R	egis	ter I	Nam	e:					-	– B – B							D	efau	lt:			0000 0000		
0x5D Bs2Coeff.STcg – Bridge Sensor 2 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 1											10	9	8	7	6	5	4	3	2	1	0										
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 Bits Field Name Default Default												Des	crip	tion																	
	23:	:0				ST	cg					0x0	Ten	nper	ature	e coe	efficie	ent g	ain t	erm	Тсд										

A	ddre	ss:		0x54 0x5E		R	egis	ter I	Nam	e:							-		•		or 1 or 2			D	efau	lt:			0000 0000		
Address: 0x5E Register Name: Bstochtige Construction Bridge Construction Print Construction										7	6	5	4	3	2	1	0														
В	its			F	ield	Nam	ne			D	efau	lt									Des	crip	tion								
2	3:0				SSo	tTcg					0x0		Sec	cond	orde	er tei	m fo	r Tc	g no	n-lin	earity	y SC	T_to	g							

A	ddre	ess:	1)x55)x5F		R	egis	ter I	Nam	e:									sridg sridg					D	efau	lt:			0100 0100		
OX5F O Bs2Coeff.OutScaleGain - Bridge Sensor 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10											9	8	7	6	5	4	3	2	1	0												
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 Bits Field Name Default Description													crip	tion																		
2	3:0				Ou	itSca	aleG	ain			0x ⁻	1000	00	Pos	t SS	со	utpu	t Sca	aling	Gair	n											

	Ad	dre	ss:		0x56 0x60		R	egis	ter I	Nam	e:					DutS DutS									D	efau	lt:			0000 0000		
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11													Des	crip	tion																	
	23	:0			O	utSca	aleO	fst				0x0		Pos	st SS	SC O	utpu	t Sca	aling	Offs	et											

4	٨do	dres	ss:		0x61 0x65 0x65	5	R	egis	ster I	Nam	e:			Tch	2Coe	eff.T	Offs	et –	Tem	Ip C	hanı	nel 1 nel 2 nel 3			D	efau	lt:		0x0	0000 0000 0000	000	
3	1	30	Ox69 Tch30 0 29 28 27 26 25 24 23 22 21 20 19 18 1											17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Bit	s			F	ield	Nam	ie			D	efau	lt									Des	crip	tion								
2	23:	0				TOf	fset					0x0		Offs	set c	oeffi	cient	for t	emp	erat	ure	Offse	et_T									

ļ	\dd	res	s:		0x62 0x66 0x6A	5	R	egis	ster I	Namo	e:			Tch	2Co	eff.1	Gai	n – '	Гem	p Cł		el 2			D	efau	lt:		0x0	0200 0200 0200	000	
3	Ox6A Tch3Coeff.TGain - Temp Channel 3 11 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6												5	4	3	2	1	0														
	Bits				F	ield	Nam	ne			D	efau	lt									Des	crip	tion								
:	23:0	1				ΤG	ain				0x	2000	00	Gai	n co	effici	ent f	or te	empe	eratu	ire G	ain_	Т									

A	ddre	ss:		0x63 0x67 0x6E	,	R	egis	ter l	Nam	e:			Tc		oeff.	TSo	t – T	emp) Ch	anne	el 2			D	efau	lt:		0x0	00000 00000 00000	00	
31	Ox6B Tch3Coeff.TSot – Temp Channel 3 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8													7	6	5	4	3	2	1	0										
В	its			F	ield	Nam	ne			D	efau	lt									Des	cript	tion								
2	3:0				ΤS	Sot					0x0		Sec	cond	-orde	er tei	rm fo	or ter	nper	ature	e sou	urce -	SOT	_ <i>T</i>							

A	ddr	res	s:			3	R	egis	ter I	Namo	e:			Tch	2Co	eff.1	Shi	ft — 1	Гem	•	nann	el 2			D	efau	lt:		0x0	0000 0000 0000	000	
31	ddress: 0x68 0x6C Register Name: Tch2Coeff.TShift – Temp Channel 2 Tch3Coeff.TShift – Temp Channel 3 Default 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 Bits Field Name Default Default Description											5	4	3	2	1	0															
I	Bits	;			F	ield	Nam	ie			D	efau	lt									Des	crip	tion								
2	23:0)				ΤS	hift					0x0		Shi	ft for	pos	t-cali	brati	on/p	ost-	asse	mbly	offs	et co	ompe	ensa	tion	T_S	hift			

12.1.19. Customer ID

A	ddre	ss:	()xFC)	R	Register Name:					Customer_ID_0									D	Default:			0x00000000				
31	30	29	28	27	27 26 25 24 23 22			21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	its	s Field Name Default			lt	Description																							
3	1:0		Customer_ID_0 0x0		Cus	stom	er fr	ee re	giste	ər																			

A	ddre	ss:	()xFE		R	Register Name:				Customer_ID_1								Default:				0x0000000								
31	30	29	28	27	26	25 24 23 22 21 20			19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
В	its	Field Name Default			lt									Des	crip	tion															
3	1:0			Cus	stom	er_I	D_1				0x0		Cus	stom	er fre	ee re	giste	er													



12.1.20. CCP Version

Addres	ss: 0xFF	Regist	Register Name:							Сср	Ver	sion						Default:			0x00000401				
31 30	29 28 27 26	9 28 27 26 25 24 23 22			20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bits	Field Name			De	faul	t	Description																		
7:0	Majo	MajorVer			0x1		CCP Major Version																		
15:8	MinorVer		(0x4		CCP Minor Version																			
23:16	PatchVer			(0x0		CCF	P Pa	tch	Vers	ion														

13. Application Information

13.1 2-Bridge Application 1.8V to 5.5V Supply





13.2 2-Bridge Application 7V to 48V Supply















13.5 Power Supply

13.5.1. Power Supply Modes

ZSSC3281 supports two different main supply modes (Direct VDD Supply and Pre-Regulated High Voltage Supply) and an optional negative voltage supply for the Analog Output Driver. Respective application schematics are shown in sections 13.5.2 and 13.5.3.

Table 40: Power Supply Specifications

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
VDDHV	High voltage supply	Requires external pre-regulator JFET	VDD+0.5		48	V
VDDN	Negative voltage supply for analog output (AOUT)	Internally generated, requires activation of VDDN Charge Pump		V _{ExtShottky}		V
	Tor analog output (AOOT)	Externally supplied	0	-0.3V	-0.5V	V
VSS	Analog ground reference			0		V
VSSD	Digital ground reference			0		V
C _{HV}	External high voltage buffer cap	All applications except 2-wire Current Loop		10		μF

13.5.2. Direct VDD Supply



Figure 56: Application with Direct IC Supply

The Direct VDD Supply configuration requires the LDO pin to be connected to VSS on PCB level. To minimize power consumption in all operation modes, the LDO driver circuit is turned off as soon as the user selects 'Direct VDD Supply' mode during device configuration (see GUI Tab: Configure\PowerSupply & Oscillator\Supply Mode).

13.5.3. Pre-Regulated High Voltage Supply



Figure 57: Application with External Regulator

Higher than 5.25V supply voltages require an external JFET as pre-regulation device. The LDO output pin of ZSSC3281 is able to drive the JFET devices listed in Table 41 in a circuit configuration as shown in Figure 57.

Table 41: Supported JFET Devices

Manufacturer	Туре	Typical V _{GS(TH)}	Typical ID/A at 25°C
Supertex inc.	DN3545	-3.5V to -1.5V	0.2
Infineon	BSP149	-1.8V to -1V	0.66
Infineon	BSS169	-2.9V to -1.8V	0.17

The output voltage of the JFET assisted pre-regulator is configurable as shown in Table 42. In the GUI it can be configured through the field Configure\PowerSupply & Oscillator\Regulated VDD.

Configurable Pre-Regulator Output Voltage (VDD)	VDDHV Min	VDDHV Max ¹	Unit
3	3.5	48	V
4	4.5	48	V
5	5.5	48	V
5.25	5.75	48	V

1. VDDHV depends on selected external JFET parameters.

Besides the VDD buffer capacitor C_{VDD} another buffer capacitor C_{HV} is recommended on the high voltage supply VDDHV for stability reasons.

13.5.4. Negative Voltage Supply for AOUT

To support True-0V signals on the Analog Output (AOUT), ZSSC3281 provides an option to externally supply a negative voltage rail for the AOUT buffer at VDDN. VDDN supply specifications are shown in Table 40.

The negative VDDN voltage can also be generated by an internal charge pump circuit. The internal charge pump can be activated through GUI field: Configure\AOUT\VDDN Charge Pump.

The charge pump function is only available for all AOUT Operation Modes with Voltage Output. The charge pump circuit requires an external buffer capacitor C_{VDDN} and a Shottky Diode to work properly.

If no True-0V signals are required at AOUT, the user must directly connect VDDN with VSS on PCB level.

14. Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

Package Outline Drawing Package Code: NDG40S1 40-VFQFPN 5.0 x 5.0 x 0.9 mm Body, 0.4 mm Pitch (renesas.com)

15. Marking Diagram

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.



- 1. "ZSSC3281B" is the truncated part number.
- 2. "YyywwGR" where "Y" and "GR" are fixed and "yyww" represents the last digits of the year and week that the part was assembled.
- 3. "LOT" is the complete lot number of the part.

16. Glossary

Term	Description
A2D	Analog to Digital
ADC	Analog to Digital Converter
AFE	Analog Front End
ARM	Provider of microcontroller core
AUX	Auxiliary measurement, in addition to main sensor bridge measurement
AZ	Auto-zero
BOT	Bottom
ССР	Configuration and Calibration Page
CPU	Central Processing Unit
DAC	Digital to Analog Converter
DMA	Direct Memory Access
EMI	Electromagnetic Interference
EOB	End of Busy
EOC	End of Conversion signal
ESD	Electrostatic Discharge
FB	Feedback input for analog output buffer
FOUT	Frequency Output
HF	High Frequency
IAP	In Application Programming
I2C	Inter Integrated Circuit communication protocol
I3C	High speed communication protocol, extension of I2C standard
IFB	Interface Bridge – DMA Controller for serial interfaces
JFET	Junction Field Effect Transistor
LDR	Lower Diagnostic Range
LSB	Least Significant Bit
M3	Name of used micro controller core, full name is ARM Cortex M3
MCU	Micro Controller Unit
MIPI	Collaborative global organization serving industries that develop mobile and mobile-influenced devices.
MISO	Master-In Slave-Out
MOSI	Master-Out Slave-In
MSB	Most Significant Bit
NMOS	N-channel Metall Oxid Transistor
OWI	One Wire Interface
PGA	Programmable Gain Amplifier
PWM	Pulse Width Modulation
POR	Power On Reset
PTAT	Proportional to absolute temperature current source
RAM	Random Access Memory
RCA	Renesas Code Area
RTD	Temperature dependent resistor
SDR	Single Data Rate
SM-	Main Sensor Measurement, inverted signal polarity
SM+	Main Sensor Measurement, standard (non-inverted) signal polarity



Term	Description
SOT	Second Order Term
SPI	Serial Peripheral Interface
SS	Slave Select
SSC	Sensor Signal Conditioner
TLC	Third Logic Channel
UDR	Upper Diagnostic Range

17. Firmware Revision History

Revision	Date	Description
1.4.0	November 2023	 Enable VDDD brown out detection Implement FOUT Oscillator Compensation Implement Static Diagnostic Mode Implement Watchdog Implement Sleep Mode Extend RCA firmware version command Implement Read CCP Version command (0x89)
1.3.1	March, 2023	 Implement snapshot measurement command (0xAA) Implement EOB functionality Implement PWM functionality Implement TLC mapping to AOUT and FOUT Implement ratio operation for TLC
1.0.0	May, 2022	Initial release

18. Revision History

Revision	Date	Description
1.3	March 13, 2024	 Fixed default register content for 3C_{HEX} CCP register Adding details about Advanced Error Response
1.2	December 6, 2023	 Adaptations for Firmware release revision 1.4.0 Adding examples for SSC Process Image reading via I2C
1.1	April 19, 2023	 Adaptations for Firmware release revision 1.3.1 Adding Direct linear stimulus of output path command (0xB5) Adding 3-wire current loop application Removed command 0x8F (Read Application Firmware) Adding Package Outline Drawing and Marking Diagram sections
1.0	May, 2022	Initial release



Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Disclaimer Rev.5.0-1)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.