

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

MOS INTEGRATED CIRCUIT

μPD70F3224, μPD70F3226

V850ES/GB1™ VENUS

32-/16-bit Single-Chip Microcontroller with CAN Interface

DESCRIPTION

The V850ES/GB1 VENUS single chip microcontroller is a member of NEC's V850 32-bit RISC family, which match the performance gains attainable with RISC-based controllers to the needs of embedded control applications. The V850 CPU offers easy pipeline handling and programming, resulting in compact code size comparable to 16-bit CISC CPUs.

The V850ES/GB1 offers an excellent combination of general purpose peripheral functions, like serial communication interfaces (UART, clocked SI), timers and measurement inputs (A/D converter), with dedicated CAN network support. The device offers power-saving modes to manage the power consumption effectively under varying conditions. Thus equipped, the V850ES/GB1 VENUS is ideally suited for automotive applications.

FEATURES

- 32-bit RISC CPU with Harvard Architecture
- Internal Flash EEPROM: 128 KB
- Internal RAM: 6 KB
- CAN Interface: 1 channel (DCAN)
- Serial Interfaces: 4 channels
 - 3-wire mode: 2 channels
 - UART mode: 2 channels (LIN compatible)
- Timers: 7 channels
 - 16-bit dual time-base timer: 1 channel
 - 16-bit capture/compare timer: 1 channel
 - 8-bit multi purpose timer: 3 channels
 - Watch timer: 1 channel
 - Watchdog timer: 1 channel
- 10-bit resolution A/D Converter: 12 channels
- I/O lines: 84
- Power supply voltage range: +4.0 V to +5.5 V
- Frequency range:
 - Main: 8 to 16 MHz
 - Crystal Sub clock: 32.768 kHz (μPD70F3224)
 - RC sub clock: 40 to 100 kHz (μPD70F3226)
- Built-in low power saving mode:
 - Halt, Watch, Stop
- Temperature range:
 - -40°C to +85°C (μPD70F3224(A), μPD70F3226(A))
- Package:
 - 100 LQFP, 0.5 mm pin-pitch (14 × 14 mm)


ORDERING INFORMATION

Device	Part Number	Package	Flash EEPROM	RAM	Sub Clock	Operating Temperature (T _A)
V850ES/GB1	μPD70F3224GC(A)-8EU	LQFP100 14 × 14 mm	128 KB	6 KB	Crystal	-40°C ~ +85°C
	μPD70F3226GC(A)-8EU				RC	-40°C ~ +85°C

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

INTERNAL BLOCK DIAGRAM



Notes: 1. μPD70F3224: XT1,XT2,
μPD70F3226: CL1,CL2


2. The CAN macro of this device fulfils the requirements according ISO 11898. Additionally the CAN macro was tested according to the test procedures required by ISO 16845. The CAN macro successfully passed all test patterns. Beyond these test patterns, other tests like robustness tests and processor interface tests as recommended by C&S/FH Wolfenbuettel have successfully been issued.

PIN IDENTIFICATION

ANI0 to ANI11	Analog Input	$\overline{\text{RESET}}$	Reset Input
AV _{DD} /AV _{REF}	Analog Power Supply	RXD60, RXD61	UART Receive Data
AV _{SS}	Analog Ground	$\overline{\text{SCK00}}, \overline{\text{SCK01}}$	Synchronous Interface Clock
CLKOUT	Processor Clock Output	SI00, SI01	Synchronous Interface Input
CRXD0	CAN Receive Data	SO00, SO01	Synchronous Interface Output
CTXD0	CAN Transmit Data	TI50, TI51, TI52	Timer 5 Count Input
INTP0 to INTP8	External Interrupt Input	TIC00, TIC01	Timer C0 Capture Input
NMI	Non-Maskable Interrupt Input	TIG00 to TIG05	Timer G0 Capture Input
P00 to P06	Port 0	TO50, TO51, TO52	Timer 5 Compare Output
P10 to P15	Port 1	TOC0	Timer C0 Compare Output
P20 to P25	Port 2	TOG01 to TOG04	Timer G0 Compare Output
P30 to P34	Port 3	TXD60, TXD61	UART Transmit Data
P40 to P47	Port 4	X1, X2	Main System Clock
P50 to P57	Port 5	XT1, XT2 (CL1, CL2)	Crystal (RC) Sub Clock
P70 to P711	Port 7	REGC0, REGC1	3.3 V Regulator Output
PCS0 to PCS1	Port CS	V _{SS30} , V _{SS31}	Ground
PCT0, PCT1, PCT4, PCT6	Port CT	V _{SS51}	Ground for I/O Buffers
PDH0 to PDH5	Port DH	V _{DD50}	Digital Power Supply
PCM0 to PCM3	Port CM	V _{DD51}	Power Supply for I/O Buffers
PDL0 to PDL15	Port DL	V _{PP}	Programming Voltage
KR0 to KR7	Key Return Inputs		

PIN CONFIGURATION

- 100-Pin Plastic LQFP (fine pitch) (14 mm × 14 mm) (Top View)



Note: μPD70F3224: XT1,XT2,
μPD70F3226: CL1,CL2

Table of Contents

1.	Pin Functions	9
1.1	Pin Functions	9
1.2	I/O Circuits	13
1.3	Port Pin	14
1.4	Non-Port Pin	17
2.	Electrical Specifications	18
2.1	Absolute Maximum Ratings	18
2.2	General Characteristics	19
2.2.1	I/O capacitance	19
2.2.2	Main oscillator characteristics	19
2.2.3	Sub oscillator characteristics	20
2.2.4	Recommended oscillator circuit	21
2.3	DC Characteristics	23
2.3.1	Supply current	24
2.3.2	Data retention characteristics	26
2.4	AC Characteristics	27
2.4.1	General	27
2.4.2	AC test load condition	27
2.4.3	Basic operation	27
2.4.4	Reset	28
2.5	Peripheral Function Characteristics	29
2.5.1	Key return timing	29
2.5.2	Interrupt timing	29
2.5.3	Timer G0 / Timer C0 /Timer 5n	30
2.5.4	CSI	31
2.5.5	UART	32
2.5.6	DCAN	32
2.5.7	A/D converter	33
2.5.8	Voltage regulator	33
2.6	Flash EEPROM Characteristics	34
3.	Package Drawing	36
4.	Recommended Soldering Conditions	37

List of Figures

Figure 1-1:	Input / Output Circuits.....	13
Figure 2-1:	Main Oscillator Recommendations.....	21
Figure 2-2:	Sub Oscillator Recommendations	21
Figure 2-3:	RC Oscillator Connection	22
Figure 2-4:	Data Retention Timing.....	26
Figure 2-5:	AC Test Input Waveform, AC Test Load Condition	27
Figure 2-6:	AC Test Load Condition	27
Figure 2-7:	RESET Timing.....	28
Figure 2-8:	Key Return Timing.....	29
Figure 2-9:	Interrupt Timing	29
Figure 2-10:	Timer G0 Characteristics.....	30
Figure 2-11:	Timer C0 Characteristics	30
Figure 2-12:	Timer 5n Characteristics.....	30
Figure 2-13:	CSI Slave Mode Characteristics.....	32
Figure 2-14:	V _{DD5X} Setup/Hold Time for V _{PP} Terminal	35
Figure 2-15:	Flash EEPROM Programming Timings	35
Figure 3-1:	Package Drawing	36

List of Tables

Table 1-1: Pin Functions..... 9

Table 1-2: Mode of Port Pin After Reset..... 14

Table 1-3: Non-Port Pin Recommended Connections..... 17

Table 2-1: Absolute Maximum Ratings..... 18

Table 2-2: I/O Capacitance..... 19

Table 2-3: Main Oscillator Characteristics 19

Table 2-4: Crystal Sub Oscillator Characteristics 20

Table 2-5: RC Sub Oscillator Characteristics 20

Table 2-6: DC Characteristics..... 23

Table 2-7: Power supply current..... 24

Table 2-8: Power Supply Current 25

Table 2-9: Data Retention Characteristics..... 26

Table 2-10: Reset Timing 27

Table 2-11: Reset Timing 28

Table 2-12: Key Return Timing..... 29

Table 2-13: Interrupt Timing 29

Table 2-14: Timer G0 / Timer C0 / Timer 5n Characteristics..... 30

Table 2-15: CSI Master Mode Characteristics..... 31

Table 2-16: CSI Slave Mode Characteristics..... 31

Table 2-17: UART Characteristics 32

Table 2-18: DCAN Characteristics..... 32

Table 2-19: A/D Converter Characteristics 33

Table 2-20: Voltage Regulator..... 33

Table 2-21: Flash EEPROM Characteristics 34

Table 2-22: Serial Programming Operation Characteristics 34

Table 4-1: Soldering Conditions 37

1. Pin Functions

1.1 Pin Functions

Table 1-1: Pin Functions (1/4)

Pin		Function		I/O	Driver Type	Software Pull Up
No.	Name	Default	Alternate			
1	AV _{DD} /AV _{REF}	Analog Supply	-	-	-	-
2	AV _{SS}	Analog Ground	-	-	-	-
3	P00/INTP0	Port 0: 7-bit input/output port	External interrupt input INTP0	I/O	5-W	X
4	P01/INTP1		External interrupt input INTP1			
5	P02/INTP2		External interrupt input INTP2			
6	P03/INTP3		External interrupt input INTP3			
7	P04/INTP4		External interrupt input INTP4			
8	P05/INTP5		External interrupt input INTP5			
9	V _{DD50}	Digital Supply	-	-	-	-
10	REGC0	Internal Voltage Regulator Output	-	-	-	-
11	V _{SS30}	Digital Ground	-	-	-	-
12	X1	Main Oscillator Input	-	I	16	-
13	X2	Main Oscillator Output	-	O	16	-
14	RESET	Reset Input	-	I	2	-
15	CL1/XT1	Sub Oscillator Input	-	I	16	-
16	CL2/XT2	Sub Oscillator Output	-	O	16	-
17	NMI	Non-Maskable Interrupt Input	-	I	2	-
18	P06/INTP6	Port 0: 7-bit input/output port	External interrupt input INTP6	I/O	5-W	X
19	P10/SI00	Port 1: 6-bit input/output port	3-wire Serial Link 0 Data Input	I/O	5-W	X
20	P11/SO00		3-wire Serial Link 0 Data Output	I/O	5-A	X
21	P12/SCK00		3-wire Serial Link 0 Clock I/O	I/O	5-W	X
22	P13/RXD60/ INTP7		UART0 Data Input	I/O	5-W	X
			External interrupt input INTP7			
23	P14/TXD60		UART0 Data Output	I/O	5-A	X
24	P15 ^{Note}	-	I/O	5-A	X	

Note: Usage of P15 is restricted: P15 has to be connected to V_{DD51} via a pull-up resistor before RESET release and the period of counting the oscillation stabilization time.

Table 1-1: Pin Functions (2/4)

Pin		Function		I/O	Driver Type	Software Pull Up
No.	Name	Default	Alternate			
25	P40/KR0	Port 4: 8-bit input/output port	Key Return Input 0	I/O	5-W	X
26	P41/KR1/ TIG00		Key Return Input 1 TimerG0 Capture Trigger 0 TimerG0 Compare Output 0			
27	P42/KR2/ TIG01/TOG01		Key Return Input 2 TimerG0 Capture Trigger 1 TimerG0 Compare Output 1			
28	P43/KR3/ TIG02/TOG02		Key Return Input 3 TimerG0 Capture Trigger 2 TimerG0 Compare Output 2			
29	P44/KR4/ TIG03/TOG03		Key Return Input 4 TimerG0 Capture Trigger 3 TimerG0 Compare Output 3			
30	P45/KR5/ TIG04/TOG04		Key Return Input 5 TimerG0 Capture Trigger 4 TimerG0 Compare Output 4			
31	P46/KR6/ TIG05		Key Return Input 6 TimerG0 Capture Trigger 5			
32	P47/KR7		Key Return Input 7			
33	P50	Port 5: 8-bit input/output port	-	I/O	5-A	X
34	P51		-		5-A	
35	P52		-		5-A	
36	P53		-		5-A	
37	P54/CTXD0		DCAN0 Transmit Data		5-A	
38	P55/CRXD0		DCAN0 Receive Data		5-W	
39	P56		-		5-A	
40	P57		-		5-A	
41	PCS0	Port CS: 2-bit input/output port	-	I/O	5-K	-
42	PCS1		-			
43	PDL0	Port DL: 16-bit input/output port	-	I/O	5-K	-
44	PDL1		-			
45	PDL2		-			
46	PDL3		-			
47	PDL4		-			
48	PDL5		-			
49	PDL6		-			
50	PDL7		-			
51	PDL8		-			
52	PDL9		-			
53	PDL10		-			
54	PDL11		-			
55	PDL12		-			
56	PDL13	-				
57	V _{PP}	Programming Voltage Input	-	-	-	-

Table 1-1: Pin Functions (3/4)

Pin		Function		I/O	Driver Type	Software Pull Up
No.	Name	Default	Alternate			
58	PDL14	Port DL: 16-bit input/output port	-	I/O	5-K	-
59	PDL15		-			
60	V _{DD51}	Power Supply I/O Buffers	-	-	-	-
61	V _{SS51}	I/O Buffers Ground	-	-	-	-
62	PCM0	Port CM: 4-bit input/output port	-	I/O	5-K	-
63	PCM1/ CLKOUT		CPU Clock Output			
64	PCM2		-			
65	V _{SS31}	Digital Ground	-	-	-	-
66	REGC1	Internal Voltage Regulator Output	-	-	-	-
67	PCM3	Port CM: 4-bit input/output port	-	I/O	5-K	-
68	PDH0	Port DH: 6-bit input/output port	-			
69	PDH1		-			
70	PDH2		-			
71	PDH3		-			
72	PDH4		-			
73	PDH5		-			
74	PCT0	Port CT: 4-bit input/output port	-	I/O	5-K	-
75	PCT1		-			
76	PCT4		-			
77	PCT6		-			
78	P20/RXD61/ INTP8	Port 2: 6-bit input/output port	UART1 Data Input External interrupt input INTP8	I/O	5-W	X
79	P21/TXD61		UART1 Data Output		5-A	
80	P22/SI01		3-wire Serial Link 1 Data Input		5-W	
81	P23/SO01		3-wire Serial Link 1 Data Output		5-A	
82	P24/SCK01		3-wire Serial Link 1 Clock I/O		5-W	
83	P25		-		5-A	
84	P30/TI50/ TO50	Port 3: 5-bit input/output port	8-bit Timer 50 External Clock Input / PWM Output	I/O	5-W	X
85	P31/TI51/ TO51		8-bit Timer 51 External Clock Input / PWM Output			
86	P32/TI52/ TO52		8-bit Timer 52 External Clock Input / PWM Output			
87	P33/TIC00/ TOC0		16 bits TimerC0 Capture Trigger 0 / Compare Output 0			
88	P34/TIC01		16 bits TimerC0 Capture Trigger 1			


Table 1-1: Pin Functions (4/4)

Pin		Function		I/O	Driver Type	Software Pull Up
No.	Name	Default	Alternate			
89	P711/ANI11	Port 7: 12-bit input port	ANI11	I	9-C	-
90	P710/ANI10		ANI12			
91	P79/ANI9		ANI9			
92	P78/ANI8		ANI8			
93	P77/ANI7		ANI7			
94	P76/ANI6		ANI7			
95	P75/ANI5		ANI6			
96	P74/ANI4		ANI5			
97	P73/ANI3		ANI3			
98	P72/ANI2		ANI2			
99	P71/ANI1		ANI1			
100	P70/ANI0		ANI0			

Caution: REGC0 and REGC1 have to be connected to each other and the capacitors on REGC0 and REGC1 have to be attached as tight as possible to the pins

1.2 I/O Circuits

Figure 1-1: Input / Output Circuits



1.3 Port Pin

Table 1-2: Mode of Port Pin After Reset (1/3)

Port Name	Pin Name	Pin Function after Reset Single Chip Mode	If not used
PNMI	NMI	NMI	Independently connect to V _{SS51} or V _{DD51} via resistor
P0	P00/INTP0	Port Mode (input mode)	Input: Independently connect to V _{SS51} or V _{DD51} via resistor Output: leave open
	P01/INTP1		
	P02/INTP2		
	P03/INTP3		
	P04/INPT4		
	P05/INPT5		
	P06/INPT6		
P1	P10/SI00	Port Mode (input mode)	Input: Independently connect to V _{SS51} or V _{DD51} via resistor Output: leave open
	P11/SO00		
	P12/SCK00		
	P13/INTP7/RXD60		
	P14/TXD60		
	P15 Note		
P2	P20/INTP8/RXD61	Port Mode (input mode)	Input: Independently connect to V _{SS51} or V _{DD51} via resistor Output: leave open
	P21/TXD61		
	P22/SIO01		
	P23/SO01		
	P24/SCK01		
	P25		
P3	P30/TI50/TO50	Port Mode (input mode)	Input: Independently connect to V _{SS51} or V _{DD51} via resistor Output: leave open
	P31/TI51/TO51		
	P32/TI52/TO52		
	P33/TIC00/TOC0		
	P34/TIC01		
P4	P40/KR0	Port Mode (input mode)	Input: Independently connect to V _{SS51} or V _{DD51} via resistor Output: leave open
	P41/KR1/TIG00		
	P42/KR2/TIG01/TOG01		
	P43/KR3/TIG02/TOG02		
	P44/KR4/TIG03/TOG03		
	P45/KR5/TIG04/TOG04		
	P46/KR6/TIG05		
	P47/KR7		
Note: Usage of P15 is restricted: P15 has to be connected to V _{DD51} via a pull-up resistor before RESET release and the period of counting the oscillation stabilization time.			

Table 1-2: Mode of Port Pin After Reset (2/3)

Port Name	Pin Name	Pin Function after Reset Single Chip Mode	If not used
P5	P50	Port Mode (input mode)	Input: Independently connect to V_{SS51} or V_{DD51} via resistor Output: leave open
	P51		
	P52		
	P53		
	P54/CTXD0		
	P55/CRCDO		
	P56		
	P57		
P7	P70/ANI0	Port Mode (input mode)	Independently connect to AV_{SS} or AV_{DD} via resistor
	P71/ANI1		
	P72/ANI2		
	P73/ANI3		
	P74/ANI4		
	P75/ANI5		
	P76/ANI6		
	P77/ANI7		
	P78/ANI8		
	P79/ANI9		
	P710/ANI10		
	P711/ANI11		
PCS	PCS0	Port Mode (input mode)	Input: Independently connect to V_{SS51} or V_{DD51} via resistor Output: leave open
	PCS1		
PCT	PC0	Port Mode (input mode)	Input: Independently connect to V_{SS51} or V_{DD51} via resistor Output: leave open
	PC1		
	PC4		
	PC6		
PDH	PDH0	Port Mode (input mode)	Input: Independently connect to V_{SS51} or V_{DD51} via resistor Output: leave open
	PDH1		
	PDH2		
	PDH3		
	PDH4		
	PDH5		
PCM	PCM0	Port Mode (input mode)	Input: Independently connect to V_{SS51} or V_{DD51} via resistor Output: leave open
	PCM1		
	PCM2		
	PCM3		

Table 1-2: Mode of Port Pin After Reset (3/3)

Port Name	Pin Name	Pin Function after Reset Single Chip Mode	If not used
PDL	PDL0	Port Mode (input mode)	Input: Independently connect to V_{SS51} or V_{DD51} via resistor Output: leave open
	PDL1		
	PDL2		
	PDL3		
	PDL4		
	PDL5		
	PDL6		
	PDL7		
	PDL8		
	PDL9		
	PDL10		
	PDL11		
	PDL12		
	PDL13		
	PDL14		
	PDL15		

1.4 Non-Port Pin

Table 1-3: Non-Port Pin Recommended Connections

Pin Number	Pin name	Connection for normal operation	if not used
1	AV _{DD}	Analog power supply	Connect to V _{DD51}
2	AV _{SS}	Analog Ground	Connect to V _{SS51}
9	V _{DD50}	5.0 V Power supply	-
10	REGC0	Connect an 1 μF capacitor between this pin and Ground	-
11	V _{SS30}	Digital Ground	-
12	X1	Refer to 2.2.4 for recommended circuit	-
13	X2		-
14	RESET	Reset input	-
15	XT1	Refer to 2.2.4 for recommended circuit	Connect to V _{SS30} or V _{SS31} via resistor
16	XT2		Leave open
57	V _{PP}	Connect to Ground for normal operation	-
60	V _{DD51}	I/O Buffers power supply	
61	V _{SS51}	I/O Buffers Ground	
65	V _{SS31}	Digital ground	
66	REGC1	Connect an 1 μF capacitor between this pin and Ground	

Caution: REGC0 and REGC1 have to be connected to each other and the capacitors on REGC0 and REGC1 have to be attached as tight as possible to the pins.

2. Electrical Specifications

2.1 Absolute Maximum Ratings

T_A = 25°C, V_{SS51} = 0 V

Table 2-1: Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	V _{DD50} , V _{DD51}	V _{DD50} = V _{DD51}	-0.5 ~ +6.0	V	
	AV _{DD}	AV _{DD} ≤ V _{DD5x} + 0.5 V	-0.5 ~ +6.0		
	V _{SS30} , V _{SS31}	V _{SS30} = V _{SS31}	-0.5 ~ +0.5		
	AV _{SS}		-0.5 ~ +0.5		
Input voltage	V _I	V _I < V _{DD51} + 0.5 V	All port pins ^{Note 1} , NMI, RESET	-0.5 ~ +6.0	
	V _{PP}	Note 2		-0.5 ~ +8.5	
Analog Input Voltage	V _{IAN}	V _{IAN} < AV _{DD} + 0.5 V		-0.5 ~ +6.0	
Low Level Output current ^{Note 1}	I _{OL}	All port pins ^{Note 1}	1 pin	4.0	mA
			All pins	50	
High Level Output current ^{Note 1}	I _{OH}	All port pins ^{Note 1}	1 pin	-4.0	
			All pins	-50	
Output Voltage	V _{O1}	V _{O1} < V _{DD51} + 0.5 V		-0.5 ~ +6.0	V
Operating temperature	T _A	Normal operating mode		-40 ~ +85	°C
		Flash programming mode		-20 ~ +70	
Storage temperature	T _{STGA}	Before programming		-55 ~ +150	
	T _{STGB}	After programming		-55 ~ +125	

Remarks: 1. x = 0, 1

- 2. The characteristics of the dual-functions pins are the same as those of the port pins unless otherwise specified.

Notes: 1. All Ports pins are P0, P1, P2, P3, P4, P5, P7, PCS, PCT, PDH, PCM, PDL.

- 2. V_{PP} power supply sequence must full fill V_{DD5x} setup/hold time specified in Flash EEPROM characteristics chapter.

Cautions: 1. Avoid direct connections among the IC device output (or I/O) pins and between V_{DD} or V_{CC} and GND.

- 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

2.2 General Characteristics

2.2.1 I/O capacitance

T_A = 25°C, V_{DD50} = V_{DD51} = V_{SS51} = V_{SS30} = V_{SS31} = AV_{DD} = AV_{SS} = 0 V

Table 2-2: I/O Capacitance

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C _I	f _C = 1 MHz Unmeasured pins returned to 0 V			15	pF
Input/output capacitance	C _{IO}				15	pF
Output capacitance	C _O				15	pF

2.2.2 Main oscillator characteristics

T_A = -40°C to +85°C, V_{DD50} = V_{DD51} = AV_{DD} = 4.0 V ~ 5.5 V, V_{SS30} = V_{SS31} = V_{SS51} = AV_{SS} = 0 V

Table 2-3: Main Oscillator Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Main oscillator frequency	f _{XX}	Note 1	8		16	MHz
Oscillation stabilization time Note 2, 3	T _{OST}	After Reset Note 4		2 ¹⁷ /f _{XX}		ms
		After Stop mode Note 4	2	Note 5		ms
		After Watch mode Note 6	100	Note 5		μs

- Notes:**
1. Indicates only the oscillation circuit characteristics. Refer to “AC Characteristic” for CPU operation clock.
 2. Time, which is required for internal stabilization. The OSTS register has to be set to a time, which is longer than above defined values, before entering either WATCH or STOP mode.
 3. After V_{DD5X} reaches oscillator voltage range MIN. 4.0 V
 4. Start-up time of external crystal or resonator is not included and must be checked with resonator supplier.
 5. Typical value differs depending on settings of the Oscillation Stabilization Time Selection register (OSTS)
 6. To release watch mode, minimum 10-clock cycles time is required. If subclock is used to recover from watch mode, minimum time for watch mode release is determined by this 10-clock cycles.

2.2.3 Sub oscillator characteristics

(1) Crystal sub oscillator

T_A = -40°C to +85°C, V_{DD50} = V_{DD51} = AV_{DD} = 4.0 V ~ 5.5 V, V_{SS30} = V_{SS31} = V_{SS51} = AV_{SS} = 0 V

Table 2-4: Crystal Sub Oscillator Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Sub oscillator frequency	f _{X_T}			32.768		kHz
Oscillation stabilization time	T _{SOST}			10 ^{Note}		s

Note: Start-up time of external crystal must be checked with resonator supplier.

(2) RC sub oscillator

T_A = -40°C to +85°C, V_{DD50} = V_{DD51} = AV_{DD} = 4.0 V ~ 5.5 V, V_{SS30} = V_{SS31} = V_{SS51} = AV_{SS} = 0 V)

Table 2-5: RC Sub Oscillator Characteristics


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Sub oscillator frequency	f _{X_T}	R = 500 kΩ, C = 33 pF		40	100	kHz

2.2.4 Recommended oscillator circuit

(1) Recommended Main system clock oscillator circuit

(a) Ceramic resonator or crystal resonator connection

Figure 2-1: Main Oscillator Recommendations




Remark: Values of capacitors C1', C2' and R1' depend on used resonator and must be specified in cooperation with the manufacturer.

(2) Recommended subsystem clock oscillator circuit

(a) Ceramic resonator or crystal resonator connection: μPD70F3224(A)


Figure 2-2: Sub Oscillator Recommendations



Remark: Values of capacitors C1', C2' and resistors R1' depend on used resonator and must be specified in cooperation with the manufacturer.

(b) RC oscillator connection: μPD70F3226(A)

Figure 2-3: RC Oscillator Connection



- Cautions:**
1. External clock to main clock or subsystem clock oscillator input is prohibited.
 2. When using the main system clock or the sub system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as V_{SS} .
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.

2.3 DC Characteristics

T_A = -40°C to +85°C, V_{DD50} = V_{DD51} = AV_{DD} = 4.0 V ~ 5.5 V, V_{SS30} = V_{SS31} = V_{SS51} = AV_{SS} = 0 V

Table 2-6: DC Characteristics

Parameter		Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
High level Input Voltage	P11, P14-P15, P21, P23, P25, P50-P54, P56-P57	V _{IH1}		0.7 V _{DD51}		V _{DD51}	V
	P00-P06, P10, P12-P13, P20, P22, P24, P30-P34, PDL0-PDL15, PCM0-PCM3, PDH0-PDH5, PCT0, PCT1, PCT4, PCT6, NMI	V _{IH2}		0.8 V _{DD51}		V _{DD51}	
	P70-P711 ^{Note}	V _{IH3}		0.7 AV _{DD}		AV _{DD}	
	RESET	V _{IH4}		0.8 V _{DD51}		V _{DD51}	
Low level Input voltage	P11, P14-P15, P21, P23, P25, P50-P54, P56-P57	V _{IL1}		V _{SS51}		0.3 V _{DD51}	
	P00-P06, P10, P12-P13, P20, P22, P24, P30-P34, PDL0-PDL15, PCM0-PCM3, PDH0-PDH5, PCT0, PCT1, PCT4, PCT6, NMI	V _{IL2}		V _{SS51}		0.2 V _{DD51}	
	P70-P711 ^{Note}	V _{IL3}		0		0.3 AV _{DD}	
	RESET	V _{IL4}		V _{SS51}		0.2 V _{DD51}	
High Level Output Voltage		V _{OH1}	I _{OH} = -2.0 mA	V _{DD51} - 1.0 V		V _{DD51}	
			I _{OH} = -100 μA	V _{DD51} - 0.5 V		V _{DD51}	
Low Level Output Voltage		V _{OL1}	I _{OL} = 2.0 mA			0.4	
			I _{OL} = 100 μA			0.2	
Input leakage current, high	except for X1, X2, XT1, XT2	I _{LIH1}	V _I = V _{DD51}		0.3	3	μA
Input leakage current, low	except for X1, X2, XT1, XT2	I _{LIL1}	V _I = 0 V		-0.3	-3	
Software Pull-up resistor	P0, P1, P2, P3, P4, P5	R1		10	30	100	kΩ

Note: Can only be used as digital input port when AV_{DD} = V_{DD5x}

2.3.1 Supply current

(1) μPD70F3224 (A)

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD50} = V_{DD51} = AV_{DD} = 4.0\text{ V} \sim 5.5\text{ V}$, $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0\text{ V}$
 $f_{XX} = 16\text{ MHz}$, $f_{XT} = 32.768\text{ kHz}$

Table 2-7: Power supply current

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Power Supply Current Note 1 μPD70F3224(A)	I _{DD1}	Operating Note 2		35	50	mA
	I _{DD2}	HALT mode Note 3		20	30	
	I _{DD3}	WATCH mode Note 4		1.5	2.3	
	I _{DD4}	STOP mode Note 5		50	120	μA
	I _{DD5}	Sub Operating Note 6		360	600	
	I _{DD6}	Sub HALT mode Note 7		250	400	
	I _{DD7}	Sub WATCH mode Note 8		175	300	

- Notes:**
1. AV_{DD}/AV_{REF} current, port current (including a current flowing through the on-chip pull-up resistors) are not included.
 2. CPU operating at maximum frequency (PCC = 0x00H), peripheral functions operating at maximum frequency (excepted DCAN0).
 3. CPU stopped, peripheral functions operating at maximum frequency (excepted DCAN0).
 4. CPU stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).
 5. Subclock not connected.
 6. CPU operating on subclock, main system clock oscillator stopped, all peripheral functions stopped, (Watch timer and Watchdog timer operating on subclock).
 7. CPU stopped, main system clock oscillator stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).
 8. CPU stopped, main system clock oscillator stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).

(2) μPD70F3226(A)

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD50} = V_{DD51} = AV_{DD} = 4.0\text{ V} \sim 5.5\text{ V}$, $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0\text{ V}$
 $f_{XX} = 16\text{ MHz}$, $f_{XT} = 32\text{ kHz}$

Table 2-8: Power Supply Current

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Power Supply Current Note 1 μPD70F3226(A)	I_{DD1}	Operating Note 2		35	50	mA
	I_{DD2}	HALT mode Note 3		20	30	
	I_{DD3}	WATCH mode Note 4		1.5	2.3	
	I_{DD4}	STOP mode Note 5		50	120	μA
	I_{DD5}	Sub Operating Note 6		375	625	
	I_{DD6}	Sub HALT mode Note 7		265	425	
	I_{DD7}	Sub WATCH mode Note 8		190	325	

- Notes:**
- AV_{DD}/AV_{REF} current, port current (including a current flowing through the on-chip pull-up resistors) are not included.
 - CPU operating at maximum frequency (PCC = 0x00H), peripheral functions operating at maximum frequency (excepted DCAN0).
 - CPU stopped, peripheral functions operating at maximum frequency (excepted DCAN0).
 - CPU stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).
 - Subclock not connected.
 - CPU operating on subclock, main system clock oscillator stopped, all peripheral functions stopped, (Watch timer and Watchdog timer operating on subclock).
 - CPU stopped, main system clock oscillator stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).
 - CPU stopped, main system clock oscillator stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).

2.3.2 Data retention characteristics


T_A= -40 ~ +85°C:

Table 2-9: Data Retention Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	V _{DDDR}	STOP mode ^{Note} (no functions operating)	3.0		5.5	V
Supply Voltage rise time	t _{RVD}		200			μs
Supply Voltage fall time	t _{FVD}		200			μs
Supply voltage hold time	t _{HVD}		0			ms
STOP release signal input time	t _{DREL}		0			ns
Data retention High-level input voltage	V _{IHDR}	All input ports	0.9V _{DDDR}		V _{DDDR}	V
Data retention High-level input voltage	V _{ILDR}	All input ports	0		0.1V _{DDDR}	V

Note: Subclock stopped

Figure 2-4: Data Retention Timing




2.4 AC Characteristics

2.4.1 General

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD50} = V_{DD51} = AV_{DD} = 4.0\text{ V} \sim 5.5\text{ V}$, $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0\text{ V}$


Output pin load capacitance: $C_L = 50\text{ pF}$

Figure 2-5: AC Test Input Waveform, AC Test Load Condition



2.4.2 AC test load condition

Figure 2-6: AC Test Load Condition



2.4.3 Basic operation

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD50} = V_{DD51} = AV_{DD} = 4.0\text{ V} \sim 5.5\text{ V}$, $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0\text{ V}$

Table 2-10: Reset Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
CPU Operating clock	f_{CPU}			16	MHz


2.4.4 Reset

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD50} = V_{DD51} = AV_{DD} = 4.0\text{ V} \sim 5.5\text{ V}$, $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0\text{ V}$

Table 2-11: Reset Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
$\overline{\text{RESET}}$ low-level width	t_{WRSL}		500		ns

Figure 2-7: $\overline{\text{RESET}}$ Timing



2.5 Peripheral Function Characteristics

2.5.1 Key return timing


$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD50} = V_{DD51} = AV_{DD} = 4.0\text{ V} \sim 5.5\text{ V}$, $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0\text{ V}$

Table 2-12: Key Return Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
KRn input low level width ^{Note}	t_{WKRL}		500		ns

Note: n = 0 to 7

Figure 2-8: Key Return Timing



2.5.2 Interrupt timing


$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD50} = V_{DD51} = AV_{DD} = 4.0\text{ V} \sim 5.5\text{ V}$, $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0\text{ V}$

Table 2-13: Interrupt Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
NMI high-level width	t_{WNIH}	Analog filter	500		ns
NMI low-level width	t_{WNIL}	Analog filter	500		ns
INTPn ^{Note} high-level width	t_{WITH}	Analog filter	500		ns
INTPn ^{Note} low-level width	t_{WITL}	Analog filter	500		ns

Note: n = 0 to 8

Figure 2-9: Interrupt Timing



Remark: n = 0 to 8

2.5.3 Timer G0 / Timer C0 / Timer 5n

T_A = -40°C to +85°C, V_{DD50} = V_{DD51} = AV_{DD} = 4.0 V ~ 5.5 V, V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0 V

Table 2-14: Timer G0 / Timer C0 / Timer 5n Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
TIG0m high-level width ^{Note 1}	t _{WTIGH}		T _T × 2 + 20 ^{Note 2}		ns
TIG0m low-level width ^{Note 1}	t _{WTIGL}		T _T × 2 + 20 ^{Note 2}		ns
TIC0m high-level width ^{Note 3}	t _{WTICH}		T _T × 2 + 20 ^{Note 2}		ns
TIC0m low-level width ^{Note 3}	t _{WTICL}		T _T × 2 + 20 ^{Note 2}		ns
TI5n input cycle time ^{Note 4}	T _{WTI5CY}		120		ns
TI5n input high level with ^{Note 4}	T _{WTI5CH}		48		ns
TI5n low level width ^{Note 4}	T _{WTI5CL}		48		ns

Notes: 1. m = 0 to 5

2. T_T: Depends on selected clock source for the peripheral clock supply and the setup of the respective timer macro clock and timer channel setup

3. m = 0 to 1

4. n = 0 to 2

Figure 2-10: Timer G0 Characteristics




Figure 2-11: Timer C0 Characteristics





Figure 2-12: Timer 5n Characteristics



2.5.4 CSI

T_A = -40°C to +85°C, V_{DD50} = V_{DD51} = AV_{DD} = 4.0 V ~ 5.5 V, V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0

Table 2-15: CSI Master Mode Characteristics

Parameter ^{Note}	Symbol	Test Conditions	MIN.	MAX.	Unit
$\overline{\text{SCK0n}}$ cycle time	t _{CYSKM}	Output	200		ns
$\overline{\text{SCK0n}}$ high level width	t _{WSKHM}	Output	0.5 t _{CYSK} - 10		ns
$\overline{\text{SCK0n}}$ low level width	t _{WSKLM}	Output	0.5 t _{CYSK} - 10		ns
SI0n set up time (to $\overline{\text{SCK0n}}$ ↑)	t _{SSISKM}		30		ns
SI0n hold time (from $\overline{\text{SCK0n}}$ ↑)	t _{HSKSIM}		30		ns
SO0n output delay time (from $\overline{\text{SCK0n}}$ ↓)	t _{DSKSOM}			30	ns
SO0n output hold time (from $\overline{\text{SCK0n}}$ ↑)	t _{HSKSOM}		0.5 t _{CYSK} - 5		ns


Remark: n = 0, 1

Table 2-16: CSI Slave Mode Characteristics

Parameter ^{Note}	Symbol	Test Conditions	MIN.	MAX.	Unit
$\overline{\text{SCK0n}}$ cycle time	t _{CYSKS}	Input	200		ns
$\overline{\text{SCK0n}}$ high level width	t _{WSKHS}	Input	0.5 t _{CYSK} - 10		ns
$\overline{\text{SCK0n}}$ low level width	t _{WSKLS}	Input	0.5 t _{CYSK} - 10		ns
SI0n set up time (to $\overline{\text{SCK0n}}$ ↑)	t _{SSISKS}		50		ns
SI0n hold time (from $\overline{\text{SCK0n}}$ ↑)	t _{HSKSIS}		50		ns
SO0n output delay time (from $\overline{\text{SCK0n}}$ ↓)	t _{DSKSOS}			50	ns
SO0n output hold time (from $\overline{\text{SCK0n}}$ ↑)	t _{HSKSOS}		0.5 t _{CYSK} - 5		ns

Remark: n = 0, 1

Figure 2-13: CSI Slave Mode Characteristics



2.5.5 UART

T_A = -40°C to +85°C, V_{DD50} = V_{DD51} = AV_{DD} = 4.0 V ~ 5.5 V, V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0 V

Table 2-17: UART Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Transfer rate	T _{UART}	f _{Peripheral} ≥ 5 MHz		312500	bps

2.5.6 DCAN

T_A = -40°C to +85°C, V_{DD50} = V_{DD51} = AV_{DD} = 4.0 V ~ 5.5 V, V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0 V

Table 2-18: DCAN Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Transfer rate	T _{DCAN}	f _{XX} = 16 MHz		1	Mbps

2.5.7 A/D converter

$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$, $V_{DD50} = V_{DD51} = AV_{DD} = 4.5\text{ V} \sim 5.5\text{ V}$, $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0\text{ V}$

Table 2-19: A/D Converter Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution	-			10		Bit
Overall Error ^{Note 1}	-				±3	LSB
Conversion time ^{Note 2}	T_{CONV}		5		12	μs
Sampling time ^{Note 3}	T_{SAM}			$T_{CONV}/6$		μs
Analog input voltage	V_{IAN}		AV_{SS}		AV_{DD}	V
Analog supply current	I_{AVDD}	A/D converter is operating		4.0	8.0	mA
	I_{LAVDD}	A/D converter is stopped ^{Note 4}		1.0	5.0	μA

- Notes:**
1. The quantization error is not included
 2. The conversion time T_{CONV} depends on the setting of the ADM register
 3. The sampling time T_{SAM} depends on the setting of the ADM register
 4. The leakage current specification becomes valid if the A/D converter reference voltage is switched off.

2.5.8 Voltage regulator

$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$, $V_{DD50} = V_{DD51} = AV_{DD} = 4.0\text{ V} \sim 5.5\text{ V}$, $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0\text{ V}$

Table 2-20: Voltage Regulator

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Output voltage stabilization time	t_{REG}	Time starts when V_{DD50} reaches minimum value of 4.0 V ($C_{REGC0} = C_{REGC1} = 1\text{ }\mu\text{F}$) ^{Note}		2	ms

Note: C_{REGC0} & C_{REGC1} are respectively connected to REGC0 and REGC1 pins. They must have the same value.

Remark: To improve EMI and noise filtering, it might be necessary to connect small size capacitances in parallel with C_{REGC0} & C_{REGC1} .

2.6 Flash EEPROM Characteristics

$$V_{DD50} = V_{DD51} = AV_{DD} = 4.0\text{ V} \sim 5.5\text{ V}, V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0\text{ V}$$

(1) Basic specification

Table 2-21: Flash EEPROM Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{DD}		4.0		5.5	V
	V_{PPH}	Programming Mode	7.5	7.8	8.1	V
	V_{PPL}		0		0.5	V
V_{PP} Supply current	I_{PP}	Programming Mode		40	80	mA
Maximum times of reprogramming	C_{WRT}		100			times
Write time	T_{WRT}	Byte ^{Note}		20	200	μs
Erase time	t_{ERASEB}	Block (64 kBytes) ^{Note}		0.2	20	s
	t_{ERASEA}	Block (128 kBytes) ^{Note}		0.4	40	s
Programming temperature	T_{PRG}		- 20		+70	°C

Note: Exclusive recovery times, firmware execution and verify.

(2) Serial programming operation characteristics

Table 2-22: Serial Programming Operation Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$V_{DD5X} \uparrow$ setup time to $V_{PP} \uparrow$	t_{VDD5SU}		1.0			ms
$V_{DD5X} \uparrow$ hold time to $V_{PP} \uparrow$	t_{VDD5HD}		1.0			ms
$V_{DD5X} \uparrow$ setup time to $\overline{\text{RESET}} \uparrow$	t_{DRRR}		10			μs
$V_{PP} \uparrow$ setup time to $\overline{\text{RESET}} \uparrow$	t_{PSRRF}		1			μs
$\overline{\text{RESET}} \uparrow$ count start setup time (to V_{PPH} level)	t_{RFOF}	$V_{PP} = V_{PPH}, T = 1/f_{XX}$	$5T + 500$			μs
Times of V_{PP} counting	t_{COUNT}				10	ms
V_{PP} count High level width	t_{CH}		1			μs
V_{PP} count low level width	t_{CL}		1			μs
V_{PP} count rise time	t_R				200	μs
V_{PP} count fall time	t_F				200	μs

Figure 2-14: V_{DD5X} Setup/Hold Time for V_{PP} Terminal






Figure 2-15: Flash EEPROM Programming Timings



3. Package Drawing

Figure 3-1: Package Drawing

100-PIN PLASTIC LQFP (FINE PITCH) (14x14)



NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	16.00±0.20
B	14.00±0.20
C	14.00±0.20
D	16.00±0.20
F	1.00
G	1.00
H	0.22 ^{+0.05} _{-0.04}
I	0.08
J	0.50 (T.P.)
K	1.00±0.20
L	0.50±0.20
M	0.17 ^{+0.03} _{-0.07}
N	0.08
P	1.40±0.05
Q	0.10±0.05
R	3 ^{+7°} _{-3°}
S	1.60 MAX.

S100GC-50-8EU, 8EA-2

4. Recommended Soldering Conditions

Solder this product under the following recommended conditions.
 For details of the recommended soldering conditions, refer to information document Semiconductor Device:

Mounting Technology Manual (C10535E).

For soldering methods and conditions other than those recommended please consult NEC.

Table 4-1: Soldering Conditions

Soldering Method	Soldering Condition	Symbol of Recommended Soldering Condition
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (210°C min.), Number of times: 3 max., Number of days: 7 Note	IR35-107-3
VPS	Package peak temperature: 215°C, Time: 30 seconds max. (210°C min.), Number of times: 2 max., Number of days: 7 Note	VP15-207-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per side of device)	-

Note: The number of days refers to storage at 25°C, 65% RH MAX after the dry pack has been opened.

After that, prebaking is necessary at 125 °C for 10 to 72 hours.

Caution: Do not use two or more soldering methods in combination (except partial heating method).

NOTES FOR CMOS DEVICES**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

All other product, brand, or trade names used in this publication are the trademarks or registered trademarks of their respective trademark owners.

Product specifications are subject to change without notice. To ensure that you have the latest product data, please contact your local NEC Electronics sales office.

- **The information in this document is current as of April, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.**
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics America Inc.

Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288

NEC Electronics (Europe) GmbH

Duesseldorf, Germany
Tel: 0211-65 03 1101
Fax: 0211-65 03 1327

Sucursal en España

Madrid, Spain
Tel: 091- 504 27 87
Fax: 091- 504 28 60

Succursale Française

Vélizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

Filiale Italiana

Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

Branch The Netherlands

Eindhoven, The Netherlands
Tel: 040-244 58 45
Fax: 040-244 45 80

Branch Sweden

Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

United Kingdom Branch

Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Hong Kong Ltd.

Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

Singapore
Tel: 65-6253-8311
Fax: 65-6250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951

Facsimile Message

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

From:

Name

Company

Tel. FAX

Address

Thank you for your kind support.

North America NEC Electronics America Inc. Corporate Communications Dept. Fax: 1-800-729-9288 1-408-588-6130	Hong Kong, Philippines, Oceania NEC Electronics Hong Kong Ltd. Fax: +852-2886-9022/9044	Asian Nations except Philippines NEC Electronics Singapore Pte. Ltd. Fax: +65-6250-3583
Europe NEC Electronics (Europe) GmbH Market Communication Dept. Fax: +49(0)-211-6503-1344	Korea NEC Electronics Hong Kong Ltd. Seoul Branch Fax: 02-528-4411	Japan NEC Semiconductor Technical Hotline Fax: +81- 44-435-9608
	Taiwan NEC Electronics Taiwan Ltd. Fax: 02-2719-5951	

I would like to report the following error/make the following suggestion:

Document title: _____

Document number: _____ Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Technical Accuracy	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Organization	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>