## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## MOS INTEGRATED CIRCUIT μPD703223, μPD703224 μPD703225, μPD703226

## V850ES/GB1<sup>TM</sup> VENUS 32-/16-bit Single-Chip Microcontroller with CAN Interface

#### **DESCRIPTION**

The V850ES/GB1 VENUS single chip microcontroller is a member of NEC's V850 32-bit RISC family, which match the performance gains attainable with RISC-based controllers to the needs of embedded control applications. The V850 CPU offers easy pipeline handling and programming, resulting in compact code size comparable to 16-bit CISC CPUs.

The V850ES/GB1 offers an excellent combination of general purpose peripheral functions, like serial communication interfaces (UART, clocked SI), timers and measurement inputs (A/D converter), with dedicated CAN network support. The device offers power-saving modes to manage the power consumption effectively under varying conditions. Thus equipped, the V850ES/GB1 VENUS is ideally suited for automotive applications.

#### **FEATURES**

- 32-bit RISC CPU with Harvard Architecture
- Internal ROM: 128 KBInternal RAM: 6 KB
- CAN Interface: 1 channel (DCAN)
- Serial Interfaces: 4 channels
  - 3-wire mode: 2 channels
  - UART mode: 2 channels (LIN compatible)
- Timers: 7 channels
  - 16-bit dual time-base timer: 1 channel
  - 16-bit capture/compare timer: 1 channel
  - 8-bit multi purpose timer: 3 channels
  - Watch timer: 1 channelWatchdog timer: 1 channel
- 10-bit resolution A/D Converter: 12 channels
- I/O lines: 84
- Power supply voltage range: +4.0 V to +5.5 V

- Frequency range:
  - Main: 8 MHz to 16 MHz
  - Crystal Sub clock: 32.768 kHz (μPD703224)
  - RC sub clock: 40 to 100 kHz (µPD703226)
- Built-in low power saving mode:
  - Halt, Watch, Stop
- Temperature range:
  - -40°C to +85°C
  - μPD703223(A), μPD703224(A),
  - μPD703225(A), μPD703226(A)
  - Package:
  - 100 LQFP, 0.5 mm pin-pitch (14 × 14 mm)


#### ORDERING INFORMATION

Device	Part Number	Package	Mask ROM	RAM	Sub Clock
	μPD703223GC(A)-8EU		96 KB	4 KB	Crystal
V850ES/GB1	μPD703224GC(A)-8EU	LQFP100 14 × 14 mm	128 KB	6 KB	Orystai
	μPD703225GC(A)-8EU		96 KB	4 KB	RC
	μPD703226GC(A)-8EU		128 KB	6 KB	11.0

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

#### INTERNAL BLOCK DIAGRAM



**Notes: 1.** μPD703223, μPD703224: XT1,XT2, μPD703225, μPD703226: CL1,CL2


2. The CAN macro of this device fulfils the requirements according ISO 11898. Additionally the CAN macro was tested according to the test procedures required by ISO 16845. The CAN macro successfully passed all test patterns. Beyond these test patterns, other tests like robustness tests and processor interface tests as recommended by C&S/FH Wolfenbuettel have successfully been issued.

#### PIN IDENTIFICATION

ANI0 to ANI11	Analog Input	RESET	Reset Input
${\rm AV_{DD}/AV_{REF}}$	Analog Power Supply	RXD60, RXD61	UART Receive Data
$AV_SS$	Analog Ground	SCK00, SCK01	Synchronous Interface Clock
CLKOUT	Processor Clock Output	SI00, SI01	Synchronous Interface Input
CRXD0	CAN Receive Data	SO00, SO01	Synchronous Interface Output
CTXD0	CAN Transmit Data	TI50, TI51, TI52	Timer 5 Count Input
INTP0 to INTP8	External Interrupt Input	TIC00, TIC01	Timer C0 Capture Input
NMI	Non-Maskable Interrupt Input	TIG00 to TIG05	Timer G0 Capture Input
P00 to P06	Port 0	TO50, TO51, TO52	Timer 5 Compare Output
P10 to P15	Port 1	TOC0	Timer C0 Compare Output
P20 to P25	Port 2	TOG01 to TOG04	Timer G0 Compare Output
P30 to P34	Port 3	TXD60, TXD61	UART Transmit Data
P40 to P47	Port 4	X1, X2	Main System Clock
P50 to P57	Port 5	XT1, XT2 (CL1,CL2)	Crystal (RC) Sub Clock
P70 to P711	Port 7	REGC0, REGC1	3.3 V Regulator Output
PCS0 to PCS1	Port CS	$V_{SS30}, V_{SS31}$	Ground
PCT0, PCT1, PCT4, PCT6	Port CT	V <sub>SS51</sub>	Ground for I/O Buffers
PDH0 to PDH5	Port DH	$V_{\rm DD50}$	Digital Power Supply
PCM0 to PCM3	Port CM	$V_{DD51}$	Power Supply for I/O Buffers
PDL0 to PDL15	Port DL	IC	Internally connected
KR0 to KR7	Key Return Inputs		

#### **PIN CONFIGURATION**

• 100-Pin Plastic LQFP (fine pitch) (14 mm × 14 mm) (Top View)



**Note:** μPD703223, μPD703224: XT1,XT2, μPD703225, μPD703226: CL1,CL2

#### **Table of Contents**

1.		Pir	า Functions	9
	1.1	Pin F	Functions	9
	1.2	I/O C	Circuits	. 13
	1.3	Port	Pin	. 14
	1.4	Non-	Port Pin	. 17
2.		Ele	ectrical Specifications	. 18
	2.1	Abso	olute Maximum Ratings	. 18
	2.2	Gene	eral Characteristics	. 19
		2.2.1	I/O capacitance	. 19
		2.2.2	Main oscillator characteristics	. 19
		2.2.3	Sub oscillator characteristics	. 20
		2.2.4	Recommended oscillator circuit	. 21
	2.3	DC C	Characteristics	. 23
		2.3.1	Supply current	. 24
		2.3.2	Data retention characteristics	
	2.4	AC C	Characteristics	. 27
		2.4.1	General	. 27
		2.4.2	AC test load condition	. 27
		2.4.3	Basic operation	
		2.4.4	Reset	
	2.5	Perig	oheral Function Characteristics	
		2.5.1	Key return timing	
		2.5.2	Interrupt timing	
		2.5.3	Timer G0 / Timer C0 /Timer 5n	
		2.5.4	CSI	
		2.5.5	UART	
		2.5.6	DCAN	
		2.5.7	A/D converter	
		2.5.8	Voltage regulator	
3.		Pa	ckage Drawing	. 34
4.		Re	commended Soldering Conditions	. 35

## **List of Figures**

Figure 1-1:	Input / Output Circuits	13
Figure 2-1:	Main Oscillator Recommendations	
Figure 2-2:	Sub Oscillator Recommendations	21
Figure 2-3:	RC Oscillator Connection	22
Figure 2-4:	Data Retention Timing	26
Figure 2-5:	AC Test Input Waveform, AC Test Load Condition	27
Figure 2-6:	AC Test Load Condition	27
Figure 2-7:	RESET Timing	28
Figure 2-8:	Key Return Timing	29
Figure 2-9:	Interrupt Timing	29
Figure 2-10:	Timer G0 Characteristics	
Figure 2-11:	Timer C0 Characteristics	30
Figure 2-12:	Timer 5n Characteristics	
Figure 2-13:	CSI Slave Mode Characteristics	32
Figure 3-1:	Package Drawing	34

#### **List of Tables**

Table 1-1:	Pin Functions	9
Table 1-2:	Mode of Port Pin After Reset	14
Table 1-3:	Non-Port Pin Recommended Connections	17
Table 2-1:	Absolute Maximum Ratings	18
Table 2-2:	I/O Capacitance	
Table 2-3:	Main Oscillator Characteristics	19
Table 2-4:	Crystal Sub Oscillator Characteristics	20
Table 2-5:	RC Sub Oscillator Characteristics	20
Table 2-6:	DC Characteristics	23
Table 2-7:	Power supply current	24
Table 2-8:	Power Supply Current	25
Table 2-9:	Data Retention Characteristics	26
Table 2-10:	Reset Timing	27
Table 2-11:	Reset Timing	28
Table 2-12:	Key Return Timing	29
Table 2-13:	Interrupt Timing	29
Table 2-14:	Timer G0 / Timer C0 / Timer 5n Characteristics	30
Table 2-15:	CSI Master Mode Characteristics	31
Table 2-16:	CSI Slave Mode Characteristics	31
Table 2-17:	UART Characteristics	32
Table 2-18:	DCAN Characteristics	32
Table 2-19:	A/D Converter Characteristics	33
Table 2-20:	Voltage regulator	33
Table 4-1:	Soldering Conditions	

#### 1. Pin Functions

#### 1.1 Pin Functions

Table 1-1: Pin Functions (1/4)

	Pin	Func	tion	I/O	Driver	Software
No.	Name	Default	Alternate	1/0	Type	Pull Up
1	AV <sub>DD</sub> /AV <sub>REF</sub>	Analog Supply	-	-	-	-
2	AV <sub>SS</sub>	Analog Ground	-	-	-	-
3	P00/INTP0		External interrupt input INTP0			
4	P01/INTP1		External interrupt input INTP1			
5	P02/INTP2	Port 0:	Port 0: External interrupt input INTP2		5-W	x
6	P03/INTP3	7-bit input/output port	External interrupt input INTP3	I/O	3-44	^
7	P04/INTP4		External interrupt input INTP4			
8	P05/INTP5		External interrupt input INTP5			
9	$V_{DD50}$	Digital Supply	-	-	-	-
10	REGC0	Internal Voltage Regulator Output	-	-	-	-
11	V <sub>SS30</sub>	Digital Ground	-		-	-
12	X1	Main Oscillator Input	-		16	-
13	X2	Main Oscillator Output	-		16	-
14	RESET	Reset Input	-		2	-
15	CL1/XT1	Sub Oscillator Input	-		16	-
16	CL2/XT2	Sub Oscillator Output	-	0	16	-
17	NMI	Non-Maskable Interrupt Input	-	I	2	-
18	P06/INTP6	Port 0: 7-bit input/output port	External interrupt input INTP6	I/O	5-W	Х
19	P10/SI00		3-wire Serial Link 0 Data Input	I/O	5-W	Х
20	P11/SO00		3-wire Serial Link 0 Data Output	I/O	5-A	Х
21	P12/SCK00		3-wire Serial Link 0 Clock I/O	I/O	5-W	Х
22	P13/RXD60/ INTP7	Port 1: 6-bit input/output port	UART0 Data Input External interrupt input INTP7	I/O	5-W	Х
23	P14/TXD60		UART0 Data Output	I/O	5-A	Х
24	P15		-	I/O	5-A	Х

Table 1-1: Pin Functions (2/4)

	Pin	Pin Function		I/O	Driver	Software
No.	Name	Default	Alternate	1/0	Type	Pull Up
25	P40/KR0		Key Return Input 0			
26	P41/KR1/ TIG00		Key Return Input 1 TimerG0 Capture Trigger 0 TimerG0 Compare Output 0			
27	P42/KR2/ TIG01/TOG01		Key Return Input 2 TimerG0 Capture Trigger 1 TimerG0 Compare Output 1			
28	P43/KR3/ TIG02/TOG02	Port 4: 8-bit input/output port	Key Return Input 3 TimerG0 Capture Trigger 2 TimerG0 Compare Output 2	I/O	5-W	X
29	P44/KR4/ TIG03/TOG03		Key Return Input 4 TimerG0 Capture Trigger 3 TimerG0 Compare Output 3			
30	P45/KR5/ TIG04/TOG04		Key Return Input 5 TimerG0 Capture Trigger 4 TimerG0 Compare Output 4			
31	P46/KR6/ TIG05		Key Return Input 6 TimerG0 Capture Trigger 5	-		
32	P47/KR7		Key Return Input 7			
33	P50		-		5-A	
34	P51		-		5-A	
35	P52		-	I/O	5-A	
36	P53	Port 5: 8-bit input/output port	-		5-A	- X
37	P54/CTXD0	. Total of the impassourpar port	DCAN0 Transmit Data		5-A	
38	P55/CRXD0		DCAN0 Receive Data		5-W	
39	P56		-		5-A	
40	P57		-		5-A	
41	PCS0	Port CS: 2-bit input/output port	-	I/O	5-K	_
42	PCS1	Tort Go. 2 bit input output port	-	., 0	O IX	
43	PDL0		-			
44	PDL1		-			
45	PDL2		-			
46	PDL3		-			
47	PDL4		-	]		
48	PDL5		-	]		
49	PDL6	Port DL: 16-bit input/output port	-	1/0	5-K	_
50	PDL7	TOTEDE. TO DICTIPUL/OUTPUT PORT	-	] "	J-I\	-
51	PDL8		-			
52	PDL9		-	1		
53	PDL10		-	1		
54	PDL11		-	1		
55	PDL12		-	1		
56	PDL13		-	1		
57	IC	internally connected	-	_	_	_

Table 1-1: Pin Functions (3/4)

	Pin	Func	tion	I/O	Driver	Software
No.	Name	Default	Alternate	1/0	Туре	Pull Up
58	PDL14	Port DL 46 hit innut/outnut nort	-	I/O	5-K	
59	PDL15	Port DL: 16-bit input/output port	-	1/0	3-K	-
60	V <sub>DD51</sub>	Power Supply I/O Buffers	-	•	-	-
61	V <sub>SS51</sub>	I/O Buffers Ground	-	•	-	-
62	PCM0		-			
63	PCM1/ CLKOUT	Port CM: 4-bit input/output port	CPU Clock Output	I/O	5-K	-
64	PCM2		-			
65	V <sub>SS31</sub>	Digital Ground	-	-	-	-
66	REGC1	Internal Voltage Regulator Output	-	-	-	-
67	РСМ3	Port CM: 4-bit input/output port -				
68	PDH0		-			
69	PDH1		-			
70	PDH2	Dort DU. 6 hit innut/output nort	-	I/O	5-K	-
71	PDH3	Port DH: 6-bit input/output port	-	-		
72	PDH4		-			
73	PDH5		-			
74	PCT0		-			
75	PCT1	Port CT: 4-bit input/output port	-	I/O	5-K	_
76	PCT4		-	1/0	3-10	_
77	PCT6		-			
78	P20/RXD61/ INTP8		UART1 Data Input External interrupt input INTP8		5-W	
79	P21/TXD61		UART1 Data Output		5-A	
80	P22/SI01	Port 2: 6-bit input/output port	3-wire Serial Link 1 Data Input	I/O	5-W	Х
81	P23/SO01		3-wire Serial Link 1 Data Output		5-A	
82	P24/SCK01		3-wire Serial Link 1 Clock I/O		5-W	
83	P25		-		5-A	
84	P30/TI50/ TO50		8-bit Timer 50 External Clock Input / PWM Output			
85	P31/TI51/ TO51		8-bit Timer 51 External Clock Input / PWM Output			
86	P32/TI52/ TO52	Port 3: 5-bit input/output port	8-bit Timer 52 External Clock Input / PWM Output	I/O	5-W	Х
87	P33/TIC00/ TOC0		16 bits TimerC0 Capture Trigger 0 / Compare Output 0			
88	P34/TIC01		16 bits TimerC0 Capture Trigger 1			


Table 1-1: Pin Functions (4/4)

	Pin	Func	tion	I/O	Driver	Software
No.	Name	Default	Alternate	] "//	Type	Pull Up
89	P711/ANI11		ANI11			
90	P710/ANI10		ANI12			
91	P79/ANI9		ANI9			
92	P78/ANI8		ANI8			
93	P77/ANI7		ANI7			
94	P76/ANI6	Dort 7, 10 hit innut nort	ANI7		9-C	
95	P75/ANI5	Port 7: 12-bit input port	ANI6	] '	9-0	_
96	P74/ANI4		ANI5			
97	P73/ANI3		ANI3			
98	P72/ANI2		ANI2			
99	P71/ANI1		ANI1	1		
100	P70/ANI0		ANI0			

Caution: REGC0 and REGC1 have to be connected to each other and the capacitors on REGC0 and REGC1 have to be attached as tight as possible to the pins

#### 1.2 I/O Circuits

Figure 1-1: Input / Output Circuits





#### 1.3 Port Pin

Table 1-2: Mode of Port Pin After Reset (1/3)

Port Name	Pin Name	Pin Function after Reset Single Chip Mode	If not used		
PNMI	NMI	NMI	Independently connect to V <sub>SS51</sub> or V <sub>DD51</sub> via resistor		
	P00/INTP0				
	P01/INTP1				
	P02/INTP2		Input: Independently connect to		
P0	P03/INTP3	Port Mode (input mode)	V <sub>SS51</sub> or V <sub>DD51</sub> via resistor		
	P04/INPT4	(input modo)	Output: leave open		
	P05/INPT5				
	P06/INPT6				
	P10/SI00				
	P11/SO00		Input: Independently connect to		
D4	P12/SCK00	Port Mode	Input: Independently connect to V <sub>SS51</sub> or V <sub>DD51</sub> via resistor		
P1	P13/INTP7/RXD60	(input mode)			
	P14/TXD60		Output: leave open		
	P15				
	P20/INTP8/RXD61				
	P21/TXD61		Input: Independently connect to		
DO	P22/SIO01	Port Mode (input mode)	V <sub>SS51</sub> or V <sub>DD51</sub> via resistor		
P2	P23/SO01				
	P24/SCK01		Output: leave open		
	P25				
	P30/TI50/TO50				
	P31/TI51/TO51	-	Input: Independently connect to		
P3	P32/TI52/TO52	Port Mode (input mode)	V <sub>SS51</sub> or V <sub>DD51</sub> via resistor		
	P33/TIC00/TOC0	(input mode)	Output: leave open		
	P34/TIC01				
	P40/KR0				
	P41/KR1/TIG00				
	P42/KR2/TIG01/TOG01		Input: Independently connect to		
D4	P43/KR3/TIG02/TOG02	Port Mode	V <sub>SS51</sub> or V <sub>DD51</sub> via resistor		
P4	P44/KR4/TIG03/TOG03	(input mode)			
	P45/KR5/TIG04/TOG04		Output: leave open		
	P46/KR6/TIG05				
	P47/KR7				

Table 1-2: Mode of Port Pin After Reset (2/3)

Port Name	Pin Name	Pin Function after Reset Single Chip Mode	If not used		
	P50				
	P51				
	P52		Input: Independently connect to		
P5	P53	Port Mode	V <sub>SS51</sub> or V <sub>DD51</sub> via resistor		
F3	P54/CTXD0	(input mode)	Output Issue as a		
	P55/CRCD0		Output: leave open		
	P56				
	P57				
	P70/ANI0				
	P71/ANI1				
	P72/ANI2				
	P73/ANI3				
P7	P74/ANI4				
	P75/ANI5	Port Mode	Independently connect to AV <sub>SS</sub> or AV <sub>DD</sub> via resistor		
	P76/ANI6	(input mode)			
	P77/ANI7				
	P78/ANI8				
	P79/ANI9				
	P710/ANI10				
	P711/ANI11				
	PCS0	Port Mode	Input: Independently connect to		
PCS	PCS1	(input mode)	V <sub>SS51</sub> or V <sub>DD51</sub> via resistor Output: leave open		
	PC0		Input: Independently connect to		
PCT	PC1	Port Mode	V <sub>SS51</sub> or V <sub>DD51</sub> via resistor		
PCT	PC4	(input mode)			
	PC6		Output: leave open		
	PDH0				
	PDH1		Input: Independently connect to		
DDII	PDH2	Port Mode	V <sub>SS51</sub> or V <sub>DD51</sub> via resistor		
PDH	PDH3	(input mode)			
	PDH4		Output: leave open		
	PDH5				
	PCM0		Input: Independently connect to		
DOM	PCM1	Port Mode	Input: Independently connect to V <sub>SS51</sub> or V <sub>DD51</sub> via resistor		
PCM	PCM2	(input mode)			
	PCM3		Output: leave open		

Table 1-2: Mode of Port Pin After Reset (3/3)

Port Name	Pin Name	Pin Function after Reset Single Chip Mode	If not used	
	PDL0			
	PDL1			
	PDL2			
	PDL3			
	PDL4			
	PDL5	Port Mode		
	PDL6		Input: Independently connect to	
PDL	PDL7		V <sub>SS51</sub> or V <sub>DD51</sub> via resistor	
IPDL	PDL8	(input mode)		
	PDL9		Output: leave open	
	PDL10			
	PDL11			
	PDL12			
	PDL13			
	PDL14			
	PDL15			

#### 1.4 Non-Port Pin

Table 1-3: Non-Port Pin Recommended Connections

Pin Number	Pin name	Connection for normal operation	if not used
1	$AV_DD$	Analog power supply	Connect to V <sub>DD51</sub>
2	AV <sub>SS</sub>	Analog Ground	Connect to V <sub>SS51</sub>
9	V <sub>DD50</sub>	5.0 V Power supply	-
10	REGC0	Connect an 1 µF capacitor between this pin and Ground	-
11	V <sub>SS30</sub>	Digital Ground	-
12	X1	Refer to 2.2.4 for recommended circuit	-
13	X2	There to 2.2.4 for recommended circuit	-
14	RESET	Reset input	-
15	XT1	Refer to 2.2.4 for recommended circuit	Connect to V <sub>SS30</sub> or V <sub>SS31</sub> via resistor
16	XT2	Trefer to 2.2.4 for recommended circuit	Leave open
57	IC	Connect to Ground	-
60	V <sub>DD51</sub>	I/O Buffers power supply	
61	V <sub>SS51</sub>	I/O Buffers Ground	
65	V <sub>SS31</sub>	Digital ground	
66	REGC1	Connect an 1 µF capacitor between this pin and Ground	

Caution: REGC0 and REGC1 have to be connected to each other and the capacitors on REGC0 and REGC1 have to be attached as tight as possible to the pins

#### 2. Electrical Specifications

#### 2.1 Absolute Maximum Ratings

 $T_A = 25^{\circ}C, V_{SS51} = 0 \text{ V}$ 

Table 2-1: Absolute Maximum Ratings

Parameter	Symbol	Conditi	ons	Ratings	Unit	
	V <sub>DD50,</sub> V <sub>DD51</sub>	$V_{DD50} = V_{DD51}$		-0.5 ~ +6.0		
Supply voltage	$AV_{DD}$	$AV_{DD} \le V_{DD5x} + 0.5 \text{ V}$		-0.5 ~ +6.0		
Supply voltage	V <sub>SS30,</sub> V <sub>SS31</sub>	$V_{SS30} = V_{SS31}$		-0.5 ~ +0.5	V	
	AV <sub>SS</sub>			-0.5 ~ +0.5		
Input voltage	VI	V <sub>I</sub> < V <sub>DD51</sub> + 0.5 V	All port pins Note 1, NMI, RESET	-0.5 ~ +6.0		
Analog Input Voltage	V <sub>IAN</sub>	$V_{IAN} < AV_{DD} + 0.5 V$		-0.5 ~ +6.0		
Low Level	l <sub>OL</sub>	All port pins Note 1	1 pin	4.0		
Output current Note 1	·OL	All port piris	All pins	50	mA	
High Level	lou	All port pins <sup>Note 1</sup>	1 pin	-4.0	111/	
Output current Note 1	ІОН	All port pins	All pins	-50		
Output Voltage	V <sub>O1</sub>	V <sub>O1</sub> < V <sub>DD51</sub> + 0.5 V		-0.5 ~ +6.0	V	
Operating temperature	T <sub>A</sub>			-40 ~ +85	°C	
Storage temperature	T <sub>STGA</sub>			-65 ~ +150	0	

**Remarks: 1.** x = 0, 1

**2.** The characteristics of the dual-functions pins are the same as those of the port pins unless otherwise specified.

Note: All Ports pins are P0, P1, P2, P3, P4, P5, P7, PCS, PCT, PDH, PCM, PDL.

Cautions: 1. Avoid direct connections among the IC device output (or I/O) pins and between  $V_{DD}$  or  $V_{CC}$  and GND.

2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

#### 2.2 General Characteristics

#### 2.2.1 I/O capacitance

 $T_A = 25^{\circ}C$ ,  $V_{DD50} = V_{DD51} = V_{SS51} = V_{SS30} = V_{SS31} = AV_{DD} = AV_{SS} = 0 V$ 

Table 2-2: I/O Capacitance

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I</sub>	f <sub>C</sub> = 1 MHz			15	pF
Input/output capacitance	C <sub>IO</sub>	Unmeasured pins			15	pF
Output capacitance	Co	returned to 0 V			15	pF

#### 2.2.2 Main oscillator characteristics

 $T_A = -40^{\circ}C$  to +85°C,  $V_{DD50} = V_{DD51} = AV_{DD} = 4.0 \text{ V} \sim 5.5 \text{ V}, V_{SS30} = V_{SS31} = V_{SS51} = AV_{SS} = 0 \text{ V}$ 

Table 2-3: Main Oscillator Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Main oscillator frequency	$f_{XX}$	Note 1	8		16	MHz
Oscillation stabilization time Note 2, 3		After Reset Note 4		2 <sup>17</sup> /f <sub>XX</sub>		ms
	T <sub>OST</sub>	After Stop mode Note 4	2	Note 5		ms
		After Watch mode Note 6	100	Note 5		μs

**Notes: 1.** Indicates only the oscillation circuit characteristics. Refer to "AC Characteristic" for CPU operation clock.

- **2.** Time, which is required for internal stabilization. The OSTS register has to be set to a time, which is longer than above defined values, before entering either WATCH or STOP mode.
- 3. After V<sub>DD5X</sub> reaches oscillator voltage range MIN. 4.0 V
- **4.** Start-up time of external crystal or resonator is not included and must be checked with resonator supplier.
- **5.** Typical value differs depending on settings of the Oscillation Stabilization Time Selection register (OSTS)
- **6.** To release watch mode, minimum 10-clock cycles time is required. If sub clock is used to recover from watch mode, minimum time for watch mode release is determined by this 10-clock cycles.



#### 2.2.3 Sub oscillator characteristics

#### (1) Crystal sub oscillator

$${\rm T_{A} = -40^{\circ}C~to~+85^{\circ}C,~V_{DD50} = V_{DD51} = AV_{DD} = 4.0~V \sim 5.5~V,~V_{SS30} = V_{SS31} = V_{SS51} = AV_{SS} = 0~V_{SS30} = 0~V_{SS31} = 0~V_{SS31}$$

Table 2-4: Crystal Sub Oscillator Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Sub oscillator frequency	$f_{XT}$			32.768		kHz
Oscillation stabilization time	T <sub>SOST</sub>			10 <sup>Note</sup>		S

Note: Start-up time of external crystal must be checked with resonator supplier.

#### (2) RC sub oscillator

$${\rm T_A = -40^{\circ}C\ to\ +85^{\circ}C,\ V_{DD50} = V_{DD51} = AV_{DD} = 4.0\ V \sim 5.5\ V,\ V_{SS30} = V_{SS31} = V_{SS51} = AV_{SS} = 0\ V)}$$


Table 2-5: RC Sub Oscillator Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Sub oscillator frequency	f <sub>XT</sub>	R = 500 k $\Omega$ , C = 33 pF		40	100	kHz

#### 2.2.4 Recommended oscillator circuit

- (1) Recommended Main system clock oscillator circuit
  - (a) Ceramic resonator or crystal resonator connection


Figure 2-1: Main Oscillator Recommendations



**Remark:** Values of capacitors C1', C2' and R1' depend on used resonator and must be specified in cooperation with the manufacturer.

- (2) Recommended subsystem clock oscillator circuit
  - (a) Ceramic resonator or crystal resonator connection: µPD703223 (A), µPD703224 (A)


Figure 2-2: Sub Oscillator Recommendations



**Remark:** Values of capacitors C1', C2' and resistors R'1 depend on used resonator and must be specified in cooperation with the manufacturer.

(b) RC Oscillator connection: µPD703225 (A), µPD703226 (A)

Figure 2-3: RC Oscillator Connection



Cautions: 1. External clock to main clock or subsystem clock oscillator input is prohibited.

- 2. When using the main system clock or the sub system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
  - · Keep the wiring length as short as possible.
  - · Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as  $V_{SS}$ .
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.

#### 2.3 DC Characteristics

 ${\rm T_{A} = -40^{\circ}C~to~+85^{\circ}C,~V_{DD50} = V_{DD51} = AV_{DD} = 4.0~V \sim 5.5~V,~V_{SS30} = V_{SS31} = V_{SS51} = AV_{SS} = 0~V_{SS30} = 0~V_{SS31} = 0~V_{SS31}$ 

Table 2-6: DC Characteristics

Parameter		Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
	P11, P14-P15, P21, P23, P25, P50-P54, P56-P57	V <sub>IH1</sub>		0.7 V <sub>DD51</sub>		V <sub>DD51</sub>	
High level Input Voltage	P00-P06, P10, P12-P13, P20, P22, P24, P30-P34, PDL0-PDL15, PCM0-PCM3, PDH0-PDH5, PCT0, PCT1, PCT4, PCT6, NMI	V <sub>IH2</sub>		0.8 V <sub>DD51</sub>		V <sub>DD51</sub>	
	P70-P711Note	V <sub>IH3</sub>		0.7 AV <sub>DD</sub>		AV <sub>DD</sub>	
	RESET	V <sub>IH4</sub>		0.8 V <sub>DD51</sub>		V <sub>DD51</sub>	
	P11, P14-P15, P21, P23, P25, P50-P54, P56-P57	V <sub>IL1</sub>		V <sub>SS51</sub>		0.3 V <sub>DD51</sub>	
Low level Input voltage	P00-P06, P10, P12-P13, P20, P22, P24, P30-P34, PDL0-PDL15, PCM0-PCM3, PDH0-PDH5, PCT0, PCT1, PCT4, PCT6, NMI	V <sub>IL2</sub>		V <sub>SS51</sub>		0.2 V <sub>DD51</sub>	V
	P70-P711 <sup>Note</sup>	$V_{IL3}$		0		0.3 AV <sub>DD</sub>	
	RESET	$V_{IL4}$		V <sub>SS51</sub>		0.2 V <sub>DD51</sub>	
High Level Ou	tnut Voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -2.0 mA	V <sub>DD51</sub> - 1.0 V		V <sub>DD51</sub>	
i ilgir Level Ou	iput voltage	VOH1	I <sub>OH</sub> = -100 μA	V <sub>DD51</sub> - 0.5 V		V <sub>DD51</sub>	
Low Level Out	rnut Voltage	V <sub>OL1</sub>	$I_{OL} = 2.0 \text{ mA}$			0.4	
LOW LOVE! Out	pat voltage	*OL1	I <sub>OL</sub> = 100 μA			0.2	
Input leakage current, high	except for X1, X2, XT1, XT2	I <sub>LIH1</sub>	$V_I = V_{DD51}$		0.3	3	
Input leakage current, low	except for X1, X2, XT1, XT2	I <sub>LIL1</sub>	V <sub>I</sub> = 0 V		-0.3	-3	μA
Software Pull-up resistor	P0, P1, P2, P3, P4, P5	R1		10	30	100	kΩ

**Note:** Can only be used as digital input port when  $AV_{DD} = V_{DD5x}$ 



#### 2.3.1 Supply current

(1) μPD703223 (A), μPD703224 (A)

 $T_A = -40$ °C to +85°C,  $V_{DD50} = V_{DD51} = AV_{DD} = 4.0 \text{ V} \sim 5.5 \text{ V}$ ,  $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0 \text{ V}$   $f_{XX} = 16 \text{ MHz}$ ,  $f_{XT} = 32.768 \text{ kHz}$ 

Table 2-7: Power supply current

Parameter	Symbol	Test Conditions MIN.		TYP.	MAX.	Unit
	I <sub>DD1</sub>	Operating Note 2		30	45	
	I <sub>DD2</sub>	HALT mode Note 3		20	30	mA
Power Supply I <sub>DD3</sub>	I <sub>DD3</sub>	WATCH mode Note 4		1.5	2.3	
Current Note 1 µPD703223(A)	I <sub>DD4</sub>	STOP mode Note 5		50	120	
μPD703224(A)	I <sub>DD5</sub>	Sub Operating Note 6		125	250	μA
	I <sub>DD6</sub>	Sub HALT mode Note 7		75	150	μΛ
	I <sub>DD7</sub>	Sub WATCH mode Note 8		75	150	

**Notes: 1.** AV<sub>DD</sub>/AV<sub>REF</sub> current, port current (including a current flowing through the on-chip pull-up resistors) are not included.

- **2.** CPU operating at maximum frequency (PCC = 0x00H), peripheral functions operating at maximum frequency (excepted DCAN0).
- 3. CPU stopped, peripheral functions operating at maximum frequency (excepted DCAN0).
- **4.** CPU stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).
- 5. Subclock not connected.
- **6.** CPU operating on subclock, main system clock oscillator stopped, all peripheral functions stopped, (Watch timer and Watchdog timer operating on subclock).
- **7.** CPU stopped, main system clock oscillator stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).
- **8.** CPU stopped, main system clock oscillator stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).

(2) µPD703225 (A), µPD703226 (A)

 $T_A = -40$ °C to +85°C,  $V_{DD50} = V_{DD51} = AV_{DD} = 4.0 \text{ V} \sim 5.5 \text{ V}$ ,  $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0 \text{ V}$   $f_{XX} = 16 \text{ MHz}$ ,  $f_{XT} = 32 \text{ kHz}$ 

Table 2-8: Power Supply Current

Parameter	Symbol	Test Conditions MIN.		TYP.	MAX.	Unit
	I <sub>DD1</sub>	Operating Note 2		30	45	
	I <sub>DD2</sub>	HALT mode Note 3		20	30	mA
Power Supply I <sub>DD3</sub>	I <sub>DD3</sub>	WATCH mode Note 4		1.5	2.3	
Current Note 1 µPD703225(A)	I <sub>DD4</sub>	STOP mode Note 5		50	120	
μPD703226(A)	I <sub>DD5</sub>	Sub Operating Note 6		140	275	μA
	I <sub>DD6</sub>	Sub HALT mode Note 7		90	175	μΛ
	I <sub>DD7</sub>	Sub WATCH mode Note 8		90	175	

- **Notes: 1.** AV<sub>DD</sub>/AV<sub>REF</sub> current, port current (including a current flowing through the on-chip pull-up resistors) are not included.
  - 2. CPU operating at maximum frequency (PCC = 0x00H), peripheral functions operating at maximum frequency (excepted DCAN0).
  - 3. CPU stopped, peripheral functions operating at maximum frequency (excepted DCAN0).
  - **4.** CPU stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).
  - 5. Subclock not connected.
  - **6.** CPU operating on subclock, main system clock oscillator stopped, all peripheral functions stopped, (Watch timer and Watchdog timer operating on subclock).
  - **7.** CPU stopped, main system clock oscillator stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).
  - **8.** CPU stopped, main system clock oscillator stopped, all peripheral functions stopped (Watch timer and Watchdog timer operating on subclock).



#### 2.3.2 Data retention characteristics


 $T_{\Delta}$ = -40 ~ +85°C:

Table 2-9: Data Retention Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	$V_{DDDR}$	STOP mode Note (no functions operating)	3.0		5.5	V
Supply Voltage rise time	t <sub>RVD</sub>		200			μs
Supply Voltage fall time	t <sub>FVD</sub>		200			μs
Supply voltage hold time	t <sub>HVD</sub>		0			ms
STOP release signal input time	t <sub>DREL</sub>		0			ns
Data retention High-level input voltage	V <sub>IHDR</sub>	All input ports	0.9V <sub>DDDR</sub>		V <sub>DDDR</sub>	V
Data retention High-level input voltage	V <sub>ILDR</sub>	All input ports	0		0.1V <sub>DDDR</sub>	V

Note: Subclock stopped

Figure 2-4: Data Retention Timing




#### 2.4 AC Characteristics

#### 2.4.1 General

 $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{DD50} = V_{DD51} = AV_{DD} = 4.0 \text{ V} \sim 5.5 \text{ V}$ ,  $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0 \text{ V}$ 


Output pin load capacitance: C<sub>L</sub>= 50 pF

Figure 2-5: AC Test Input Waveform, AC Test Load Condition



#### 2.4.2 AC test load condition

Figure 2-6: AC Test Load Condition



#### 2.4.3 Basic operation

$$T_A = -40^{\circ}C$$
 to  $+85^{\circ}C$ ,  $V_{DD50} = V_{DD51} = AV_{DD} = 4.0 \text{ V} \sim 5.5 \text{ V}$ ,  $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0 \text{ V}$ 

Table 2-10: Reset Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
CPU Operating clock	f <sub>CPU</sub>			16	MHz


#### 2.4.4 Reset

$${\rm T_{A} = -40^{\circ}C~to~+85^{\circ}C,~V_{DD50} = V_{DD51} = AV_{DD} = 4.0~V \sim 5.5~V,~V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0~V_{SS31} = AV_{SS31} = AV_{$$

Table 2-11: Reset Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
RESET low-level width	t <sub>WRSL</sub>		500		ns

Figure 2-7: RESET Timing



#### 2.5 Peripheral Function Characteristics

#### 2.5.1 Key return timing


 ${\rm T_{A} = -40^{\circ}C~to~+85^{\circ}C,~V_{DD50} = V_{DD51} = AV_{DD} = 4.0~V \sim 5.5~V,~V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0~V}$ 

Table 2-12: Key Return Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
KRn input low level width Note	t <sub>WKRL</sub>		500		ns

**Note:** n = 0 to 7

Figure 2-8: Key Return Timing



#### 2.5.2 Interrupt timing


 $T_A = -40$ °C to +85°C,  $V_{DD50} = V_{DD51} = AV_{DD} = 4.0 \text{ V} \sim 5.5 \text{ V}, V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0 \text{ V}$ 

Table 2-13: Interrupt Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
NMI high-level width	t <sub>WNIH</sub>	Analog filter	500		ns
NMI low-level width	t <sub>WNIL</sub>	Analog filter	500		ns
INTPn <sup>Note</sup> high-level width	t <sub>WITH</sub>	Analog filter	500		ns
INTPn <sup>Note</sup> low-level width	t <sub>WITL</sub>	Analog filter	500		ns

Note: n = 0 to 8

Figure 2-9: Interrupt Timing



**Remark:** n = 0 to 8

#### 2.5.3 Timer G0 / Timer C0 / Timer 5n

$$T_A = -40^{\circ}C$$
 to  $+85^{\circ}C$ ,  $V_{DD50} = V_{DD51} = AV_{DD} = 4.0 \text{ V} \sim 5.5 \text{ V}$ ,  $V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0 \text{ V}$ 

Table 2-14: Timer G0 / Timer C0 / Timer 5n Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
TIG0m high-level width Note 1	t <sub>WTIGH</sub>		T <sub>T</sub> x 2 + 20 <sup>Note 2</sup>		ns
TIG0m low-level width Note 1	t <sub>WTIGL</sub>		T <sub>T</sub> x 2 + 20 <sup>Note 2</sup>		ns
TIC0m high-level width Note 3	t <sub>WTICH</sub>		T <sub>T</sub> x 2 + 20 <sup>Note 2</sup>		ns
TIC0m low-level width Note 3	t <sub>WTICL</sub>		T <sub>T</sub> x 2 + 20 <sup>Note 2</sup>		ns
TI5n input cycle timeNote 4	T <sub>WTI5CY</sub>		120		ns
TI5n input high level with Note 4	T <sub>WTI5CH</sub>		48		ns
TI5n low level widthNote 4	T <sub>WTI5CL</sub>		48		ns

**Notes: 1.** m = 0 to 5

- **2.** T<sub>T</sub>: Depends on selected clock source for the peripheral clock supply and the setup of the respective timer macro clock and timer channel setup
- 3. m = 0 to 1
- **4.** n = 0 to 2

Figure 2-10: Timer G0 Characteristics




Figure 2-11: Timer C0 Characteristics





Figure 2-12: Timer 5n Characteristics



#### 2.5.4 CSI

 ${\rm T_{A} = -40^{\circ}C~to~+85^{\circ}C,~V_{DD50} = V_{DD51} = AV_{DD} = 4.0~V \sim 5.5~V,~V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0}$ 

Table 2-15: CSI Master Mode Characteristics

Parameter Note	Symbol	Test Conditions	MIN.	MAX.	Unit
SCK0n cycle time	t <sub>CYSKM</sub>	Output	200		ns
SCK0n high level width	t <sub>WSKHM</sub>	Output	0.5 t <sub>CYSK</sub> - 10		ns
SCK0n low level width	t <sub>WSKLM</sub>	Output	0.5 t <sub>CYSK</sub> - 10		ns
SI0n set up time (to SCK0n ↑)	t <sub>SSISKM</sub>		30		ns
SI0n hold time (from SCK0n ↑)	t <sub>HSKSIM</sub>		30		ns
SO0n output delay time (from $\overline{\text{SCK0n}} \downarrow$ )	t <sub>DSKSOM</sub>			30	ns
SO0n output hold time (from SCK0n ↑)	t <sub>HSKSOM</sub>		0.5 t <sub>CYSK</sub> - 5		ns

**Remark:** n = 0, 1

Table 2-16: CSI Slave Mode Characteristics

Parameter Note	Symbol	Test Conditions	MIN.	MAX.	Unit
SCK0n cycle time	t <sub>CYSKS</sub>	Input	200		ns
SCK0n high level width	t <sub>WSKHS</sub>	Input	0.5 t <sub>CYSK</sub> -10		ns
SCK0n low level width	t <sub>WSKLS</sub>	Input	0.5 t <sub>CYSK</sub> -10		ns
SI0n set up time (to SCK0n ↑)	t <sub>SSISKS</sub>		50		ns
SI0n hold time (from SCK0n ↑)	t <sub>HSKSIS</sub>		50		ns
SO0n output delay time (from $\overline{\text{SCK0n}} \downarrow$ )	t <sub>DSKSOS</sub>			50	ns
SO0n output hold time (from SCK0n ↑)	t <sub>HSKSOS</sub>		0.5 t <sub>CYSK</sub> - 5		ns

**Remark:** n = 0, 1

SCK0n

Hi-Z

Input Data

SO0n

Output Data

Figure 2-13: CSI Slave Mode Characteristics

#### 2.5.5 UART

$${\rm T_A = -40^{\circ}C~to~+85^{\circ}C,~V_{DD50} = V_{DD51} = AV_{DD} = 4.0~V \sim 5.5~V,~V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0~V_{SS31} = 0~V_{SS31}$$

Table 2-17: UART Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Transfer rate	T <sub>UART</sub>	f <sub>Peripheral</sub> ≥ 5 MHz		312500	bps

#### 2.5.6 DCAN

$$T_{A}$$
 = -40°C to +85°C,  $V_{DD50}$  =  $V_{DD51}$  =  $AV_{DD}$  = 4.0 V ~ 5.5 V,  $V_{SS51}$  =  $V_{SS30}$  =  $V_{SS31}$  =  $AV_{SS}$  = 0 V

Table 2-18: DCAN Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Transfer rate	T <sub>DCAN</sub>	f <sub>XX</sub> = 16 MHz		1	Mbps

#### 2.5.7 A/D converter

 $T_A = -40^{\circ}C$  to +85°C,  $V_{DD50} = V_{DD51} = AV_{DD} = 4.5 \text{ V} \sim 5.5 \text{ V}, V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0 \text{ V}$ 

Table 2-19: A/D Converter Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution	-			10		Bit
Overall Error Note 1	-				±3	LSB
Conversion time Note 2	T <sub>CONV</sub>		5		12	μs
Sampling time <sup>Note 3</sup>	T <sub>SAM</sub>			T <sub>CONV</sub> /6		μs
Analog input voltage	V <sub>IAN</sub>		AV <sub>SS</sub>		$AV_{DD}$	V
Analog supply current	I <sub>AVDD</sub>	A/D converter is operating		4.0	8.0	mA
	I <sub>LAVDD</sub>	A/D converter is stopped <sup>Note 4</sup>		1.0	5.0	μΑ

Notes: 1. The quantization error is not included

- 2. The conversion time  $T_{\mbox{CONV}}$  depends on the setting of the ADM register
- 3. The sampling time  $T_{SAM}$  depends on the setting of the ADM register
- **4.** The leakage current specification becomes valid if the A/D converter reference voltage is switched off.

#### 2.5.8 Voltage regulator

 $T_A = -40 ^{\circ} C$  to +85  $^{\circ} C$ ,  $V_{DD50} = V_{DD51} = AV_{DD} = 4.0 \text{ V} \sim 5.5 \text{ V}, V_{SS51} = V_{SS30} = V_{SS31} = AV_{SS} = 0 \text{ V}$ 

Table 2-20: Voltage regulator

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Output voltage stabilization time	t <sub>REG</sub>	Time starts when $V_{DD50}$ reaches minimum value of 4.0 V $(C_{REGC0} = C_{REGC1} = 1 \ \mu F)$ Note		2	ms


**Note:** C<sub>REGC0</sub> & C<sub>REGC1</sub> are respectively connected to REGC0 and REGC1 pins. They must have the same value.

**Remark:** To improve EMI and noise filtering, it might be necessary to connect small size capacitances in parallel with C<sub>REGC0</sub> & C<sub>REGC1</sub>.

#### 3. Package Drawing

Figure 3-1: Package Drawing

#### 100-PIN PLASTIC LQFP (FINE PITCH) (14x14)



#### NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	16.00±0.20
В	14.00±0.20
С	14.00±0.20
D	16.00±0.20
F	1.00
G	1.00
Н	$0.22^{+0.05}_{-0.04}$
I	0.08
J	0.50 (T.P.)
K	1.00±0.20
L	0.50±0.20
М	$0.17^{+0.03}_{-0.07}$
N	0.08
Р	1.40±0.05
Q	0.10±0.05
R	3°+7°
S	1.60 MAX.

S100GC-50-8EU, 8EA-2

#### 4. Recommended Soldering Conditions

Solder this product under the following recommended conditions.

For details of the recommended soldering conditions, refer to information document Semiconductor Device:

Mounting Technology Manual (C10535E).

For soldering methods and conditions other than those recommended please consult NEC.

Table 4-1: Soldering Conditions

Soldering Method	Soldering Condition	Symbol of Recommended Soldering Condition
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (210°C min.), Number of times: 3 max., Number of days: 7 Note	IR35-107-3
VPS	Package peak temperature: 215°C, Time: 30 seconds max. (210°C min.), Number of times: 2 max., Number of days: 7 Note	VP15-207-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per side of device)	-

**Note:** The number of days refers to storage at 25°C, 65% RH MAX after the dry pack has been opened.

After that, prebaking is necessary at 125 °C for 10 to 72 hours.

Caution: Do not use two or more soldering methods in combination (except partial heating method).

#### - NOTES FOR CMOS DEVICES -

#### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

All other product, brand, or trade names used in this publication are the trademarks or registered trademarks of their respective trademark owners.

Product specifications are subject to change without notice. To ensure that you have the latest product data, please contact your local NEC Electronics sales office.

- The information in this document is current as of April, 2005. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or
  data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all
  products and/or types are available in every country. Please check with an NEC Electronics sales
  representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
  "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1



## **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### **NEC Electronics America Inc.**

Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288

#### NEC Electronics (Europe) GmbH

Duesseldorf, Germany Tel: 0211-65 03 1101 Fax: 0211-65 03 1327

#### Sucursal en España

Madrid, Spain Tel: 091-504 27 87 Fax: 091-504 28 60

#### Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

#### Filiale Italiana

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

#### Branch The Netherlands

Eindhoven, The Netherlands
Tel: 040-244 58 45
Fax: 040-244 45 80

#### Branch Sweden

Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

#### United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

#### **NEC Electronics Hong Kong Ltd.**

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

#### NEC Electronics Singapore Pte. Ltd.

Singapore

Tel: 65-6253-8311 Fax: 65-6250-3583

#### NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951



# Facsimile Message

Organization

From:		Messag	е	and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form wheneve			
Name							
Compar	ny			you'd like to repor improvements to us.		ggest	
Tel.		FAX					
Address	S						
				Thank you for yo	our kind supp	ort.	
NEC E Corpor Fax: 1	America lectronics America Inc. ate Communications Dept. -800-729-9288 -408-588-6130	Hong Kong, Philippines, Ocean NEC Electronics Hong Kong Ltd. Fax: +852-2886-9022/9044	. 1	Asian Nations except   NEC Electronics Singap Fax: +65-6250-3583			
Market	e lectronics (Europe) GmbH Communication Dept. 49(0)-211-6503-1344	Korea NEC Electronics Hong Kong Ltd. Seoul Branch Fax: 02-528-4411	. 1	Japan NEC Semiconductor Te Fax: +81- 44-435-9608			
		<b>Taiwan</b> NEC Electronics Taiwan Ltd. Fax: 02-2719-5951					
	I like to report the followent title:	wing error/make the following	g sug	ggestion:			
Docum	ent number:			Page number: _			
If possi	ible, please fax the ref	erenced page or drawing.					
	Document Rating	Excellent Good		Acceptable	Poor		
	Clarity Technical Accuracy						
	. John Hour / Woodrady			_			