

MOS INTEGRATED CIRCUIT V850E/PHC3

V850E/PHC3 32-Bit Single-Chip Microcontroller

DESCRIPTION

With its high performance V850E CPU core and its compact feature set the V850E/PHC3 is especially suited for embedded control applications.

The V850E/PHC3 devices provide an excellent combination of general purpose peripheral functions like serial communication interfaces, timers/counters, measurement and control functions, with dedicated motor control timers and full CAN network support.

Thus equipped, the V850E/PHC3 product is ideally suited for automotive control applications, such as electric power steering (EPS). It is also an excellent choice for other embedded applications where a combination of sophisticated peripheral functions and CAN network support is required.

FEATURE

- 32-bit RISC CPU incl. single-precision FPU
- Internal flash memory: 480 KB
- Internal RAM: 32 KB
- Data Flash: 32 KB
- Operating Clocks CPU Frequency: 80 MHz MainOsc: operates on 16MHz crystal 2 x PLL: ratio 5, 2
- Timers
 10 ch 16-bit general purpose timer/counter
 2 ch 16-bit timer for Motor Control
 2 ch 16-bit general purpose timer/counter with encoder function
- A/D Converter: 2 x 10 channels 10 bit resolution
- CAN Interface: 2 channel (AFCAN)
- Serial Interfaces: 6 channels
 - synchronous: 2 channels (CSIB)
 - synchronous with FIFO: 2 channels (CSIE)
 - asynchronous: 2 channels (UARTC)
- DMA: 10 channels

ORDERING INFORMATION

- Auxiliary Frequency Output
- I/O lines: 76 + 5 input only
- Clock Monitor
- Power Save Mode: HALT
- On Chip Debug: N-Wire
- Power supply: 3.3V +/- 0.3V and 1.5V +/- 10%
- Temperature range: -40°C to +125°C
- Package: 144 pin LQFP

Product Name	Product Family	Package	Flash	Data Flash	RAM
μPD70F3485GJ(A2)-GAE	V850E/PHC3	144 pin LQFP	480 KB	32 KB	32 KB

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

Notes for CMOS Devices

1. Precaution against ESD for semiconductors

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2. Handling of unused input pins for CMOS

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

3. Status before initialization of MOS devices

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Legal Notes

- The information in this document is current as of February 2010. The information is subject to
 change without notice. For actual design-in, refer to the latest publications of NEC Electronics data
 sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not
 all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such NEC Electronics products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics
 products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising
 from defects in NEC Electronics products, customers must incorporate sufficient safety measures in
 their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact NEC Electronics sales representative in advance to determine NEC Electronics 's willingness to support a given application.

- **Notes: 1.** "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
 - 2. "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).
 - **3.** SuperFlash[®] is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan. This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) Santa Clara, California 408-588-6000 Tel: 800-366-9782 Fax: 408-588-6130 800-729-9288 **NEC Electronics (Europe) GmbH** Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327 Sucursal en España Madrid, Spain 091-5042787 Tel: Fax: 091-504 28 60 Succursale Francaise Vélizy-Villacoublay, France 01-30-67 58 00 Tel: Fax: 01-30-67 58 99 **Filiale Italiana** Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 **Branch The Netherlands** Eindhoven, The Netherlands Tel: 040-244 58 45 040-244 45 80 Fax: **Branch Sweden** Taeby, Sweden Tel: 08-63 80 820 08-63 80 388 Fax: **United Kingdom Branch** Milton Kevnes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 2886-9022/9044 Fax: **NEC Electronics Hong Kong Ltd.** Seoul Branch Seoul, Korea Tel: 02-528-0303 02-528-4411 Fax: **NEC Electronics Singapore Pte. Ltd.** Singapore Tel: 65-6253-8311 65-6250-3583 Fax: **NEC Electronics Taiwan Ltd.** Taipei. Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951 NEC do Brasil S.A. **Electron Devices Division** Guarulhos, Brasil Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

Table of Contents

1.	Elec	trical	Target Specification	6
	1.1		lute Maximum Ratings	
	1.2		apacitance	
	1.3	Opera	ation Conditions	. 7
	1.4		ator Characteristics	
	1.5	DC CI	haracteristics	. 9
		1.5.1	Input/Output Level	. 9
		1.5.2	Pin Leakage Current	10
		1.5.3	Operation and HALT Mode Supply Current	11
	1.6	AC CI	haracteristics	
		1.6.1	Power Supply Turning On / Interception Timing	13
		1.6.2	Reset And Interrupt Timing1	
		1.6.3	Clocked Serial Interface B (CSIB) Characteristics.	15
		1.6.4	Clocked Serial Interface E (CSIE) Timing1	17
		1.6.5	UARTC Timing	24
		1.6.6	CAN Timing	
		1.6.7	AD Converter	25
		1.6.8	Flash Memory Programming Characteristics	26
2.	Rec	omme	nded Soldering Conditions 2	28
3.	Pacl			
	3.1	Packa	age Dimension of µPD70F3485GJ(A2)-GAE2	29
4.	Revi	ision H	listory	30

1. Electrical Target Specification

1.1 Absolute Maximum Ratings

 $T_a = 25^{\circ}C$ $V_{SS15} = CV_{SS} = V_{SS30} = AV_{SS0.1} = 0V$

Parameter	Symbol	Conditions		Ratings	Unit
	V _{DD15}			-0.5 to +2.0	V
Current current a ma	CV _{DD}			-0.5 to +2.0	V
Supply voltage	V _{DD30}			-0.5 to +4.6	V
	AV _{DD}			-0.5 to +4.6	V
Input voltage	VI	The pin X1 is excluded.		-0.5 to V _{DD30} +0.3 ^a	V
Analog input voltage	V _{IN}	ANI00 to ANI09 ANI10 to ANI19		-0.3 to AV _{DD} +0.3 ^a	V
A/D Converter	AV _{REF0,1}			-0.3 to AV _{DD} +0.3 ^a	V
High level		For 1 pin	1 pin	-4.0	mA
output current	I _{ОН}	Total of all pins ^b	Total	-75	mA
Low level	L	For 1 pin	1 pin	4.0	mA
output current	I _{OL}	Total of all pins ^b	Total	75	mA
Operating		Normal operating mode (Package) ^c		-40 to +125	°C
ambient temperature	T _a Flash programming mode, when flash memory is written. (Package) ^c		ory is	-40 to +125	°C
Storage	T _{stg}	In tray.		-65 to +125	°C
temperature	' stg	Off tray, mounted but not powered.		-65 to + 150	°C

Table 1-1: Absolute Maximum Ratings

a. Please do not exceed absolute maximum rating (max. +4.6V) of each power supply voltage.

b. Total sum of all input and output currents of all pins. Please observe additionally the Table 1-7 on page 11, footnotes b. and c.

c. Measured on JEDEC 4 layer PCB.

Cautions: 1. Do not directly connect output (or I/O) pins of IC products to each other, or to VDD, VSS, and GND.

2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions shown below for DC characteristics and AC characteristics are within the range for normal operation and quality assurance.

1.2 Pin Capacitance

 $T_a = 25^{\circ} C \\ V_{DD15} = C V_{DD} = V_{DD30} = A V_{DD} = V_{SS15} = C V_{SS} = V_{SS30} = A V_{SS0,1} = 0 V$

Table 1-2: Pin Capacitance

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cl	fc=1MHz			15	pF
Input/output capacitance	C _{IO}	All pins are at 0V excluding the pin that is measured.			15	pF
Output capacitance	CO				15	pF

1.3 Operation Conditions

Table 1-3:	Operating	Conditions
------------	-----------	------------

Internal system clock frequency	Operatir	ng Temperature	Power Supply Voltage			
80MHz	T _a = -40 to +125°C	Normal operating mode	$V_{DD15} = CV_{DD} = 1.5V \pm 0.15V$ $V_{DD30} = AV_{DD} = 3.3V \pm 0.3V$			

1.4 Oscillator Characteristics

Figure 1-1:	Oscillator Recommendations
-------------	-----------------------------------



- **Remark:** Values of capacitors C1' and C2' depend on used crystal and must be specified in cooperation with the crystal manufacturer.
- Cautions: 1. External clock input is prohibited.
 - 2. Wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
 - Place the oscillation circuit as close as possible to X1 and X2 pins.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.

• Do not route the wiring near a signal line through which a high fluctuating current flows.

• Always make the ground point of the oscillator capacitor the same potential as CVss15.

• Do not ground the capacitor to a ground pattern through which a high current flows.

• Do not fetch signals from the oscillator.

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fosc			16		MHz
Oscillation stabilization time	tost	The oscillation stabilization time depends on the crystal and circuit and must be specified in cooperation with the crys- tal manufacturer. Ensure that all conditions and tolerances of all components are considered for deter- mination of oscillation stabilization time: Resistance value Capacity value Voltage Temperature Manufacturing range	n/a	n/a	n/a	
PLL lockup time	PSTC	Internal digital counter, counting with fosc (fx=fosc) frequency.		2 ¹⁴ /fx		S

 Table 1-4:
 Operating Conditions

1.5 DC Characteristics

1.5.1 Input/Output Level

$$\begin{split} & \mathsf{T}_{a} = -40 \text{ to } + 125^{\circ}\mathsf{C} \\ & \mathsf{V}_{\text{DD15}} = \mathsf{C}\mathsf{V}_{\text{DD}} = 1.5\mathsf{V} \pm 10\% \\ & \mathsf{V}_{\text{DD30}} = \mathsf{A}\mathsf{V}_{\text{DD}} = 3.3\mathsf{V} \pm 0.3\mathsf{V} \\ & \mathsf{V}_{\text{SS15}} = \mathsf{C}\mathsf{V}_{\text{SS}} = \mathsf{V}_{\text{SS30}} = \mathsf{A}\mathsf{V}_{\text{SS}} = 0\mathsf{V} \end{split}$$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
		DDI, DMS, DCK	0.7·V _{DD30}		V _{DD30} +0.3	V
Input	VIH	P0, P1, P2, P3, P4, P5, P6, P7, P8, P9, P10, P11	0.7·V _{DD30}		V _{DD30} +0.3	V
voltage, high	₹IH	DRST	0.75·V _{DD30}		V _{DD30} +0.3	V
		MODE0, MODE1, RESET	0.8·V _{DD30}		V _{DD30} +0.3	V
		DDI, DMS, DCK	-0.5		0.3·V _{DD30}	V
Input voltage,	VIL	P0, P1, P2, P3, P4, P5, P6, P7, P8, P9, P10, P11,	-0.5		0.3·V _{DD30}	V
low	۲IL	DRST	-0.5		0.3·V _{DD30}	V
		MODE0, MODE1, RESET	-0.5		0.2·V _{DD30}	V
Output voltage,	V _{OH}	I _{OH} =-2.5 mA ^a	V _{DD30} -1.0			V
high	чон	I _{OH} =-0.1 mA	V _{DD30} -0.4			V
Output voltage,	V _{OL}	I _{OL} =2.5mA ^a			0.8	V
low	VOL	I _{OL} =0.1mA			0.4	V
Build in pull down resistor	RL	DRST pin only	10	50	120	KΩ

Table 1-5: Input/Output Leve

a. Max \pm 2.5 mA x 12 of output current simultaneously. Only the output port pins have to be considered.

1.5.2 Pin Leakage Current

$$\begin{split} & \mathsf{T}_a = -40 \text{ to } + 125^\circ \mathsf{C} \\ & \mathsf{V}_{\text{DD15}} = \mathsf{C}\mathsf{V}_{\text{DD}} = 1.5\mathsf{V} \pm 10\% \\ & \mathsf{V}_{\text{DD30}} = \mathsf{A}\mathsf{V}_{\text{DD}} = 3.3\mathsf{V} \pm 0.3\mathsf{V} \\ & \mathsf{V}_{\text{SS15}} = \mathsf{C}\mathsf{V}_{\text{SS}} = \mathsf{V}_{\text{SS30}} = \mathsf{A}\mathsf{V}_{\text{SS}} = 0\mathsf{V} \end{split}$$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Input leakage current, high		$V_{I} = V_{DD30}$	All pins except ANI00 to ANI09, ANI10 to ANI19			10.0	μA
	L	$V_{I} = AV_{DD}$	ANI00 to ANI09, ANI10 to ANI19 -40°C < Ta ≤ 90 °C			1.0	μΑ
	ЦН	ANI09, ANI10 to ANI19	ANI00 to ANI09, ANI10 to ANI19 +90°C < Ta \leq 95°C			1.2	μA
			ANI00 to ANI09, ANI10 to ANI19 +95°C < Ta ≤ 125°C			3.0	μA
Input leakage	ILIL	V _I = 0 V	All pins except ANI00 to ANI09, ANI10 to ANI19			-10.0	μA
current, low		V _I = 0 V	ANI00 to ANI09, ANI10 to ANI19			-1.0	μA
Output leakage current, high	I _{LOH}	$V_{O} = V_{DD30}$	All pins			10.0	μA
Output leakage current, low	I _{LOL}	V _O = 0 V	All pins			-10.0	μA

Table 1-6: Pin Leakage Current

1.5.3 Operation and HALT Mode Supply Current

$$\begin{split} & \mathsf{T}_{a} = -40 \text{ to } + 125^{\circ}\mathsf{C} \\ & \mathsf{V}_{\text{DD15}} = \mathsf{C}\mathsf{V}_{\text{DD}} = 1.5\mathsf{V} \pm 10\% \\ & \mathsf{V}_{\text{DD30}} = \mathsf{A}\mathsf{V}_{\text{DD}} = 3.3\mathsf{V} \pm 0.3\mathsf{V} \\ & \mathsf{V}_{\text{SS15}} = \mathsf{C}\mathsf{V}_{\text{SS}} = \mathsf{V}_{\text{SS30}} = \mathsf{A}\mathsf{V}_{\text{SS}} = 0\mathsf{V} \end{split}$$

Parameter	С	onditions	Symbol	TYP.ª	MAX.	Unit
	Normal Operation mode	V _{DD15} , CV _{DD} f _{CPU} = 80MHz	I _{DD15}	130	245	mA
	mode	V _{DD30} ^{b, c}	I _{DD30}		21	mA
Supply current	Flash programming mode	V _{DD15} , CV _{DD} f _{CPU} = 80MHz	I _{DDF15}	140	265	mA
		V _{DD30} ^{b, c}	I _{DDF30}		46	mA
	Halt mode	V _{DD15,} CV _{DD} f _{CPU} = 80MHz	I _{DDH15}	122	227	mA

 Table 1-7:
 Power Supply Current

a. The typical value is a reference value at $T_a = 25$ °C, $V_{DD15} = 1.5$ V and $V_{DD30} = 3.3$ V

b. No external loads considered (C_L = 0 pF). External loads cause additional pin currents. Pin current for each pin can be calculated according to following formular:

 $I_{pin} [mA] = 0.0057 [V] \times C_{L} [pF] \times f [MHz]$

 $I_{DD30_total} = \Sigma (I_{pin}) + I_{DD30}$

Where C_L is the onboard load capacitance and f is the average pin toggle frequency. Load-dependent pin currents must be summed up and added to I_{DD30} . The maximum value for I_{DD30_total} must not exceed 75mA.

Example:

Only the pin A, B and C may operate in output mode, with the following conditions. pin A: 8 MHz toogle frequency, on board load capacity $C_{LA} = 30 \text{ pF}$ pin B: 2 MHz toogle frequency, on board load capacity $C_{LB} = 40 \text{ pF}$ pin C: 1 MHz toogle frequency, on board load capacity $C_{LC} = 50 \text{ pF}$

I_{DD30 total}, the V_{DD30} supply current (in normal operation mode), is then calculated as follows:

$$\begin{split} I_{DD30_total} &= I_{pin_A} + I_{pin_B} + I_{pin_C} + I_{DD3} \\ &= (0.0057 \times 30 \times 8) \text{ mA} + (0.0057 \times 40 \times 2) \text{ mA} + (0.0057 \times 50 \times 1) \text{ mA} + 21 \text{ mA} \\ &= 23.109 \text{ mA} \end{split}$$

c. Stationary DC load currents of the port pins (I_{OH}/I_{OL}) are not included (e.g. current which flows through external pull-down / pull-up resistors). Ensure that the sum of V_{DD30} supply current from above calculation formula and stationary DC load current of ports (I_{OH}/I_{OL}) will be less than 75 mA. (refer to 1.1 Absolute Maximum Ratings)

1.6 AC Characteristics





AC Test Output Measurement Points



Load Conditions



Caution: If the load capacitance exceeds 35 pF due to the circuit configuration, bring the load capacitance of the device to 35 pF or less by inserting a buffer or by some other means.

1.6.1 Power Supply Turning On / Interception Timing

$$\begin{split} &\mathsf{T}_{a} = -40 \text{ to } + 125^{\circ}\mathsf{C} \\ &\mathsf{V}_{\text{DD15}} = \mathsf{C}\mathsf{V}_{\text{DD}} = 1.5\mathsf{V} \pm 10\% \\ &\mathsf{V}_{\text{DD30}} = \mathsf{A}\mathsf{V}_{\text{DD}} = 3.3\mathsf{V} \pm 0.3\mathsf{V} \\ &\mathsf{V}_{\text{SS15}} = \mathsf{C}\mathsf{V}_{\text{SS}} = \mathsf{V}_{\text{SS30}} = \mathsf{A}\mathsf{V}_{\text{SS}} = 0\mathsf{V} \end{split}$$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
V _{DD15} to V _{DD30}	t _{RLI}		0	1	s
V _{DD30} to V _{DD15}	t _{RIL}		0	1	S
V _{DD15} to RESET	t _{RLR}		0.5 + t _{OSC} ^a		ms
V _{DD30} to RESET	t _{RIR}		0.5 + t _{OSC} ^a		ms
V _{DD30} to MODE1-0	t _{RIM}		0.2		ms
MODE1-0 to RESET	t _{RMR}		0		ns
RESET to MODE1-0	t _{FRM}		0		ns
RESET to V _{DD30}	t _{FRI}		500		ns
RESET to V _{DD15}	t _{FRL}		500		ns
V_{DD30} to V_{DD15}	t _{FLI}		0	1	S
V _{DD15} to V _{DD30}	t _{FIL}		0	1	S

Table 1-8: Turning On / Interception Timing

a. t_{OSC} depends on the external oscillator's stabilization time, crystal type and circuit and should be specified / evaluated in cooperation with the oscillator manufacturer



Figure 1-2: Turning On / Interception Timing

1.6.2 Reset And Interrupt Timing

$$\begin{split} &\mathsf{T}_{a} = -40 \text{ to } + 125^{\circ}\mathsf{C} \\ &\mathsf{V}_{DD15} = \mathsf{C}\mathsf{V}_{DD} = 1.5\mathsf{V} \pm 10\% \\ &\mathsf{V}_{DD30} = \mathsf{A}\mathsf{V}_{DD} = 3.3\mathsf{V} \pm 0.3\mathsf{V} \\ &\mathsf{V}_{SS15} = \mathsf{C}\mathsf{V}_{SS} = \mathsf{V}_{SS30} = \mathsf{A}\mathsf{V}_{SS} = 0\mathsf{V} \end{split}$$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
RESET input low level width	t _{WRSL}	except for power on	500		ns
NMI input low level width	t _{WNIL}	(analog filter)	500		ns
NMI input high level width	t _{WNIH}	(analog filter)	500		ns
		n=0,1 (analog filter)	500		ns
INTPn input low level width	t _{WITL}	n=212 (digital filter)	Sampling clock × 5T		ns
		n=0,1 (analog filter)	500		ns
INTPn input high level width	t _{WITH}	n=212 (digital filter)	Sampling clock × 5T		ns

Table 1-9: Reset And Interrupt Timing

Figure 1-3: Reset And Interrupt Timing



Remark: n = 0 to 12

1.6.3 Clocked Serial Interface B (CSIB) Characteristics

$$\begin{split} &\mathsf{T}_a=-40 \text{ to }+125^\circ C\\ &\mathsf{V}_{DD15}=C\mathsf{V}_{DD}=1.5\mathsf{V}\pm10\%\\ &\mathsf{V}_{DD30}=\mathsf{AV}_{DD}=3.3\mathsf{V}\pm0.3\mathsf{V}\\ &\mathsf{V}_{SS15}=C\mathsf{V}_{SS}=\mathsf{V}_{SS30}=\mathsf{AV}_{SS}=0\mathsf{V}\\ &\mathsf{The load capacity of the output terminal is }\mathsf{C}_{\mathsf{L}}=35\mathsf{pF}. \end{split}$$

Table 1-10: CSIB Characteristics (Master Mode)

CBnCKS2 to CBnCKS0 \neq 111B

Parameter	Symbol	MIN.	MAX.	Unit
SCKBn cycle time	t _{CYSKM}	125		ns
SCKBn high level width	t _{WSKHM}	0.5 · t _{CYSKM} - 10		ns
SCKBn low level width	t _{WSKLM}	0.5 · t _{CYSKM} - 10		ns
SIBn setup time	t _{SSISKM}	20		ns
SIBn hold time	t _{HSKSIM}	10		ns
SOBn delay	t _{DSKSOM}		10	ns
SOBn hold time	t _{HSKSOM}	0.5 · t _{CYSKM} - 10		ns

Table 1-11: CSIB Characteristics (Slave Mode)

CBnCKS2 to CBnCKS0 = 111B

Parameter	Symbol	MIN.	MAX.	Unit
SCKBn clock cycle time	t _{CYSKS}	125		ns
SCKBn high level width	t _{WSKHS}	0.5 · t _{CYSKS} - 10		ns
SCKBn low level width	t _{WSKLS}	0.5 · t _{CYSKS} - 10		ns
SIBn setup time	t _{SSISKS}	5		ns
SIBn hold time	t _{HSKSIS}	10		ns
SOBn delay	t _{DSKSOS}		25	ns
SOBn hold time	t _{HSKSOS}	^t wsĸнs		ns

Remark: n = 0, 1





1.6.4 Clocked Serial Interface E (CSIE) Timing

 $\begin{array}{l} T_a=-40 \ to \ +125^\circ C \\ V_{DD15}=CV_{DD}=1.5V\pm 10\% \\ V_{DD30}=AV_{DD}=3.3V\pm 0.3V \\ V_{SS15}=CV_{SS}=V_{SS30}=AV_{SS}=0V \\ The \ load \ capacity \ of \ the \ output \ terminal \ is \ C_L=35pF. \end{array}$

Table 1-13:	CSIE Characteristics	(Master Mode)
-------------	----------------------	---------------

Parameter		Symbol	MIN.	MAX.	Unit
Macro operation clock, cycle tim	ie	t _{KCY}	31.25		ns
SCKEn cycle time		t _{KCYM}	125		ns
SCKEn high, low width		t _{KWHM,} t _{KWLM}	t _{KCYM} /2 - 10		ns
SIEn input setup time (vs. SCKEn)		t _{SSIM}	20		ns
SIEn input hold time (vs. SCKE	n)	t _{HSIM}	10		ns
SOEn output delay (vs. SCKEn)		t _{DSOM}		10	ns
SOEn output hold time (vs. SCk	(En)	t _{HSOM}	t _{KCYM} /2 - 10		ns
	CEnSIT=x CEnOPE=0 CEnMD=x	t _{WSCSB0}	t _{KCYM} /2 - 10		ns
SCSEnm inactive (High) width	CEnSIT=x CEnOPE=1 CEnMD=x	t _{WSCSB1}	(CS _{IDLE} + 0.5) · t _{KCYM} - 10		ns
SCSEnm setup time (vs. SCKEn)	CEnSIT=x CEnOPE=0 CEnIDL=x CEnMD=0	t _{SSCSB0}	t _{KCY} - 10		ns
	CEnSIT=x CEnOPE=1 CEnIDL=0 CEnMD=0	t _{SSCSB1}	CS _{SETUP} · t _{KCYM} + t _{KCY} - 10		ns
CEnSIT=x CEnOPE=1 CEnIDL=1 CEnMD=1		t _{SSCSB2}	CS _{SETUP} · t _{KCYM} + t _{KCY} - 10		ns
	CEnSIT=0 CEnOPE=0 CEnMD=x	^t нscsbo	t _{KCY} - 10		ns
SCSEnm hold time (vs. SCKEn)	CEnSIT=1 CEnOPE=0 CEnMD=x	t _{HSCSB1}	t _{KCYM} /2 - 10		ns
	CEnSIT=0 CEnOPE=1 CEnMD=x	t _{HSCSB2}	CS _{HOLD} · t _{KCYM} - 10		ns
	CEnSIT=1 CEnOPE=1 CEnMD=x	t _{HSCSB3}	(CS _{HOLD} + 0.5) · t _{KCYM} - 10		ns

Т

<i>Table 1-13:</i>	CSIE Characteristics (Master Mode)				
Parameter	Symbol	MIN.	MA		

Parameter		Symbol	MIN.	MAX.	Unit
SCSEnm interframe time	CEnSIT=x CEnOPE=1 CEnMD=x	t _{INTER}	$CS_{INTER} \cdot t_{KCYM}$		ns
	CEnSIT=x CEnOPE=0 CEnMD=x	-	Not Applicable		ns

Remark: n = 0, 1

m = 7 - 0 (n = 0), 3 - 0 (n = 1) CS_{SETUP}CS_{INTER}: are set by register CEnOPT0 CS_{IDLE},CS_{HOLD}: are set by register CEnOPT1

Parameter	Symbol	MIN.	MAX.	Unit
Macro operation clock, cycle time	t _{KCY}	31.25		ns
SCKEn cycle time	t _{KCYS}	125		ns
SCKEn high, low width	t _{KWHS,} t _{KWLS}	t _{KCYS} /2 - 10		ns
SIEn input setup time (vs. SCKEn)	t _{SSIS}	10		ns
SIEn input hold time (vs. SCKEn)	t _{HSIS}	t _{KCY} · 1.5 + 10		ns
SOEn output delay (vs. SCKEn)	t _{DSOS}		20	ns
SOEn output hold time (vs. SCKEn)	t _{HSOS}	t _{KCYS} /2 - 10		ns

Table 1-14: CSIE Characteristics (Slave Mode)

Remark: n=0, 1



Remark: n = 0, 1

(b) [SCKEn/SIEn/SOEn] Pins In Master Mode: (CEnCTL1: CEnCKP/CEnDAP=1/0 or 0/1)





(c) [SCKEn/SIEn/SOEn] Pins In Slave Mode: (CEnCTL1: CEnCKP/CEnDAP=0/0 or 1/1)





(d) [SCKEn/SIEn/SOEn] Pins In Slave Mode: (CEnCTL1: CEnCKP/CEnDAP=1/0 or 0/1)





Figure 1-16: CSEn7 - CSEn0 Pin Timings (e) Only In Master Mode (CEnCTL0:CEnSIT/CEnWE=0/0 & CEnCTL4:CEnOPE=0) Continuous transfer start (SOEn output timing) SCKEn SCSEnm

Remark: n = 0, 1

m = 7 - 0 (n = 0), 3 - 0 (n = 1) INTCEnC: CSIEn transfer end interrupt

(f) Only In Master Mode (CEnCTL0:CEnSIT/CEnWE/CEnCSM=0/1/0 & CEnCTL4:CEnOPE=0)



Remark: n = 0, 1

m = 7 - 0 (n = 0), 3 - 0 (n = 1)

INTCEnC: CSIEn transfer end interrupt

(g) Only In Master Mode (CEnCTL0:CEnSIT/CEnWE/CEnCSM=0/1/1 & CEnCTL4:CEnOPE=0)



Remark: n = 0, 1m = 7 - 0 (n = 0), 3 - 0 (n = 1)INTCEnC: CSIEn transfer end interrupt

(h) Only In Master Mode (CEnCTL0:CEnSITCEnWE/CEnCSM=1/1/0 & CEnCTL4:CEnOPE=0)



Remark: n = 0, 1

m = 7 - 0 (n = 0), 3 - 0 (n = 1)INTCEnC: CSIEn transfer end interrupt

(i) Only In Master Mode (CEnCTL0:CEnSIT/CEnWE/CEnCSM=1/1/0 & CEnCTL4:CEnOPE=0)



Remark: n = 0, 1m = 7 - 0 (n = 0), 3 - 0 (n = 1)INTCEnC: CSIEn transfer end interrupt

(j) Only In Master Mode (CEnCTL0:CEnSIT/CEnWE/CEnCSM=1/1/1 & CEnCTL4:CEnOPE=0) Or (CEnCTL0:CEnSIT=1 & CEnCTL4:CEnOPE=1)



Remark: n = 0, 1m = 7 - 0 (n = 0), 3 - 0 (n = 1)INTCEnC: CSIEn transfer end interrupt

1.6.5 UARTC Timing

 $\begin{array}{l} T_a=-40 \text{ to } +125^\circ\text{C} \\ V_{DD15}=CV_{DD}=1.5V\pm10\% \\ V_{DD30}=AV_{DD}=3.3V\pm0.3V \\ V_{SS15}=CV_{SS}=V_{SS30}=AV_{SS}=0V \\ \text{The load capacity of the output terminal is } C_L=35\text{pF.} \end{array}$

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transfer rate	T _{UARTC}			4	Mbps

1.6.6 CAN Timing

$$\begin{split} &\mathsf{T}_a=-40 \text{ to } +125^\circ \text{C} \\ &\mathsf{V}_{DD15}=\mathsf{C}\mathsf{V}_{DD}=1.5\mathsf{V}\pm10\% \\ &\mathsf{V}_{DD30}=\mathsf{A}\mathsf{V}_{DD}=3.3\mathsf{V}\pm0.3\mathsf{V} \\ &\mathsf{V}_{SS15}=\mathsf{C}\mathsf{V}_{SS}=\mathsf{V}_{SS30}=\mathsf{A}\mathsf{V}_{SS}=0\mathsf{V} \\ &\text{The load capacity of the output terminal is C_L=35pF.} \end{split}$$

Table 1-18: CAN Timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Internal transmit to receive data delay	t _{node}	$t_{node} = t_{output} + t_{input}$		75	ns

Figure 1-19: CAN Timing





Figure 1-20: Internal Delay



Image figure of internal delay

1.6.7 AD Converter

$$\begin{split} T_{a} &= -40 \text{ to } + 125^{\circ}\text{C} \\ V_{DD15} &= CV_{DD} = 1.5\text{V} \pm 10\% \\ V_{DD30} &= AV_{DD} = AV_{REF0,1} = 3.3\text{V} \pm 0.3\text{V} \\ V_{SS15} &= CV_{SS} = V_{SS30} = AV_{DD} = 0\text{V} \end{split}$$

Table 1-21: AD Converter Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution				10		bit
Overall error ^a	TOE				±4	LSB
Quantization error					±0.5	LSB
Conversion time ^b	t _{CONV}		2.0		8.0	μs
Sampling time ^c	t _{SAMP}			3 · t _{CONV} / 16		S
Analog input voltage	V _{IAN}		AV _{SS0,1}		AV _{REF0,1}	V
AV _{REFn} input voltage	AV _{REF0,1}	$AV_{REF0,1} = AV_{DD}$			AV _{DD}	V
AV _{REFn} input current	AI _{REF0,1}			60	300	μA
AV _{DD} supply current	AI _{DD}				6	mA

a. The quantization error is not included.

b. The conversion time depends on register setting ADMn1. For ADMn1 register setting please refer to the users manual.

c. The sampling time depends on the conversion time and thus from the ADMn1 register seeting. For ADMn1 register setting please refer to the users manual.

1.6.8 Flash Memory Programming Characteristics

(1) Basic Characteristics

 $\begin{array}{l} T_a=-40 \ to \ +125^\circ C \\ V_{DD15}=CV_{DD}=1.5V\pm 10\% \\ V_{DD30}=AV_{DD}=3.3V\pm 0.3V \\ V_{SS15}=CV_{SS}=V_{SS30}=AV_{SS}=0V \\ The load capacity of the output terminal is C_L=35pF. \end{array}$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating Frequency	f _{CPU}				80	MHz
High Level Input Voltage	V _{IH}	FLMD0	0.8·V _{DD30}		V _{DD30}	
Low Level Input Voltage	V _{IL}	FLMD0	-0.5		0.2·V _{DD30}	
Code Flash	Rewrite count	C _{ERWR} ^a			100	times
	Data retention				15	years
Data Flash	Rewrite count	C _{ERWR} ^a			10000	times
	Data retention				3	years

Table 1-22:	Flash Programming	Characteristics
-------------	-------------------	------------------------

The initial write when the product is shipped, any erase → write set of operations, or any programming operation is counted as one rewrite.
 Example: (P: Program(write) E: Erase)

Example. (F. Flogram(while) E. Elase)

 $\begin{array}{ll} \mbox{Product is shipped} \rightarrow \mbox{P} \rightarrow \mbox{E} \rightarrow \mbox{P} \rightarrow \mbox{E} \rightarrow \mbox{P}: & \mbox{Rewrite count: 3} \\ \mbox{Product is shipped} \rightarrow \mbox{E} \rightarrow \mbox{P} \rightarrow \mbox{E} \rightarrow \mbox{P} \rightarrow \mbox{E} \rightarrow \mbox{P}: & \mbox{Rewrite count: 3} \\ \end{array}$

(2) Serial Writing Operating Conditions

$$\begin{split} &\mathsf{T}_a = -40 \text{ to } +125^\circ \mathsf{C} \\ &\mathsf{V}_{DD15} = \mathsf{C}\mathsf{V}_{DD} = 1.5\mathsf{V} \pm 10\% \\ &\mathsf{V}_{DD30} = \mathsf{A}\mathsf{V}_{DD} = 3.3\mathsf{V} \pm 0.3\mathsf{V} \\ &\mathsf{V}_{SS15} = \mathsf{C}\mathsf{V}_{SS} = \mathsf{V}_{SS30} = \mathsf{A}\mathsf{V}_{SS} = 0\mathsf{V} \\ &\mathsf{The load capacity of the output terminal is } \mathsf{C}_\mathsf{L} = 35\mathsf{pF}. \end{split}$$

Table 1-23:	Serial Writing	Characteristics
-------------	----------------	-----------------

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
FLMD0 setup time (from V _{DD15})	t _{DP}		1			ms
RESET release (from FLMD0)	t _{PR}	а	2			ms
Count start time from RESET to FLMD0	f _{RP}		1.2			ms
Count finish time from RESET to FLMD0	f _{RPE}				10	ms
FLMD0 high / low level width	t _{PW}		10		100	μs
FLMD0 rise / fall time	t _R / t _F				1	μs

a. Turning on timing has to be considered for all power supply voltages, refer to 1.6.1 Power Supply Turning On / Interception Timing



2. Recommended Soldering Conditions

Solder this product under the following recommended conditions. For details of the recommended soldering conditions, refer to the Joint Industry Standard:

JEDEC J-STD-020C (MSL=3)

For soldering methods and conditions other than those recommended please consult NEC.

3. Package

3.1 Package Dimension of µPD70F3485GJ(A2)-GAE

144-PIN PLASTIC LQFP (FINE PITCH) (20x20)



P144GJ-50-GAE-2

© NEC Electronics Corporation 2008

4. Revision History

Version	Date	Remarks
1.0	2008/11/21	Initial version
2.0	2010/01/14	Flash memory size of 512 KB splitted into internal flash memory of 480 KB and data flash of 32 KB. μ PD70F3485W-CAR (bare die) derivate removed. V_{DD15x} , V_{SS15x} replaced by V_{DD15} , V_{SS15} . CV_{DD15} , CV_{SS15} replaced by V_{DD3} , V_{SS3} . V_{DD3x} , V_{SS3x} replaced by V_{DD30} , V_{SS30} . I_{DD3} replaced by I_{DD30} . Input level VIH/VIL of MODE1 (FLMD0) pin corrected (to same input level as MODE0 pin). Frequency name f_{XX} replaced by f_{CPU} in Table 1-7 conditions. Parameter "Reprogramming" replaced by "Rewrite count C_{ERWR} " in Table 1-22. Reference voltage supply for FLMD0 setup time changed from (unspecific) VDD to VDD15 in Table 1-23 and Figure 1-24.

Table 4-1: Revision History



Facsimile Message

FAX

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Address

Tel.

From:

Name

Company

Thank you for your kind support.

North America NEC Electronics America Inc. Corporate Communications Dept. Fax: 1-800-729-9288 1-408-588-6130	Hong Kong, Philippines, Oceania NEC Electronics Hong Kong Ltd. Fax: +852-2886-9022/9044	Asian Nations except Philippines NEC Electronics Singapore Pte. Ltd. Fax: +65-6250-3583
Europe NEC Electronics (Europe) GmbH Market Communication Dept. Fax: +49(0)-211-6503-1344	Korea NEC Electronics Hong Kong Ltd. Seoul Branch Fax: 02-528-4411	Japan NEC Semiconductor Technical Hotline Fax: +81- 44-435-9608
	Taiwan NEC Electronics Taiwan Ltd. Fax: 02-2719-5951	

I would like to report the following error/make the following suggestion:

Document title: _____

Document number: _____

Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity				
Technical Accuracy				
Organization				

CS 99.1