Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



mos integrated circuit PD78094, 78095, 78096, 78098A

8-BIT SINGLE-CHIP MICROCONTROLLERS

DESCRIPTION

The μ PD78094, 78095, 78096, 78098A are members of the μ PD78098 subseries of the 78K/0 series of microcontrollers. Besides a high-speed and high-performance CPU, each microcontroller has on-chip ROM, RAM, I/O ports, an IEBusTM controller, an 8-bit resolution A/D converter, an 8-bit resolution D/A converter, a timer, serial interface, real-time output port, interrupt control, and various other peripheral hardware.

PROM versions (μ PD78P098A) will be added to this subseries. These μ PD78P098A devices will consist of a one-time PROM version and an EPROM version, both of which operating in the same power supply voltage range as the mask ROM version. Various development tools are currently being developed.

The details of the functions are described in the following user's manuals. Be sure to read them before starting design.

 μ PD78098 Subseries User's Manual: IEU-1381 78K/0 Series User's Manual – Instructions: IEU-1372

FEATURES

· Internal high capacity ROM and RAM

	Item	Program memory	Data memory		Package	
Part		(ROM)	Internal high-	Buffer RAM	Internal	
number			speed RAM		expansion RAM	
μPD78094		32 Kbytes	1024 bytes	32 bytes	None	80-pin plastic QFP
μPD78095		40 Kbytes				(14 x 14 mm)
μPD78096		48 Kbytes				
μPD78098A		60 Kbytes			2048 bytes	

• External memory expansion space: 64 Kbytes

 Instruction execution time can be varied from high-speed (0.5 μs) to ultra-low-speed (122 μs)

• I/O ports: 69 (N-ch open-drain: 4)

IEBus controller

 Effective transmission rate: 3.9 kbps/17 kbps/ 26 kbps

• 8-bit resolution A/D converter: 8 channels

• 8-bit resolution D/A converter: 2 channels

Serial interface: 3 channels

• 3-wire/SBI/2-wire mode: 1 channel

• 3-wire mode: 1 channel

• 3-wire/UART mode: 1 channel

• Timer: 5 channels

Supply voltage: VDD = 2.7 to 5.5 V

APPLICATIONS

Car audio, CD (compact disk) changer, etc.

The information in this document is subject to change without notice.




ORDERING INFORMATION

Package
80-pin plastic QFP (14 × 14 mm)
80-pin plastic QFP (14 \times 14 mm)
80-pin plastic QFP (14 \times 14 mm)
80-pin plastic QFP (14 \times 14 mm)

78K/0 SERIES DEVELOPMENT

The following shows the 78K/0 series products development. Subseries names are shown inside frames.



The following table shows the differences among subseries functions.

	Function	ROM	Timer				8-bit	8-bit	Serial interface	I/O	V _{DD} MIN.	External
Part number		capacity	8-bit	16-bit	Watch	WDT	A/D	D/A			Value	expansion
Control	μPD78078	32K-60K	4ch	1ch	1ch	1ch	8ch	2ch	3ch (UART: 1ch)	88	1.8 V	Available
	μPD78070A	_								61	2.7 V	
	μPD78054	16K-60K	2ch							69	2.0 V	
	μPD78018F	8K-48K						_	2ch	53	1.8 V	
	μPD78014	8K-32K									2.7 V	
	μPD780001	8K		_	_				1ch	39		_
	μPD78002	8K-16K			1ch		_			53		Available
	μPD78083				_		8ch		1ch (UART: 1ch)	33	1.8 V	_
FIP drive	μPD780208	32K-40K	2ch	1ch	1ch	1ch	8ch	_	2ch	74	2.7 V	_
	μPD78044A	16K-40K								68		
	μPD78024	24K-32K								54		
LCD drive	μPD78064	16K-32K	2ch	1ch	1ch	1ch	8ch	_	2ch (UART: 1ch)	57	2.0 V	_
IEBus	μPD78098	32K-60K	2ch	1ch	1ch	1ch	8ch	2ch	3ch (UART: 1ch)	69	2.7 V	Available
Supported												



Overview of Function

Part number		μPD78094	μPD78095	μPD78096	μPD78098A			
Item	DOM	00.141	40.161	40.161	00.141			
Internal	ROM	32 Kbytes	40 Kbytes	48 Kbytes	60 Kbytes			
memory	Internal high-speed RAM	1024 bytes						
	Buffer RAM	32 bytes						
	Internal expansion RAM	None			2048 bytes			
Memory sp		64 Kbytes						
General reg	gisters		ers (8 bits × 8 regi					
Instruction	cycle	On-chip instruction	on execution time of	cycle variable function				
	When main system clock selected	0.5 μs/1.0 μs/2.0	μs/4.0 μs/8.0 μs/1	6.0 μ s (at main system clo	ck of 6.0 MHz)			
	When subsystem clock selected	122 μs (at subsy	stem clock of 32.7	68 kHz)				
Instruction		16-bit operation	n					
			(8 bits × 8 bits, 16	bits ÷ 8 bits)				
		BCD adjust, etc.	Bit manipulate (set, reset, test, boolean operation) BCD adjust, etc.					
I/O ports		Total	: 69					
,, o porto		• CMOS input : 2						
		• CMOS I/O : 63						
		N-ch open-drain I/O : 4						
IEBus cont	roller	Effective transmission rate : 3.9 kbps/17 kbps/26 kbps						
A/D conver	ter	8-bit resolution × 8 channels						
D/A conver	ter	8-bit resolution	× 2 channels					
Serial inter	face	• 3-wire/SBI/2-wi	re mode selectable	e: 1 channel				
		• 3-wire mode (o	n-chip max. 32 byt	es automatic data transmit/	receive function): 1 channel			
		• 3-wire/UART m	ode selectable	: 1 channel				
Timer		• 16-bit timer/eve	ent counter	: 1 channel				
		8-bit timer/even	t counter	: 2 channels				
		Watch timer		: 1 channel				
		Watchdog timer : 1 channel						
Timer outp	ut	3 (14-bit PWM output × 1)						
Clock outpo	ut	15.6 kHz, 31.3 kHz, 62.5 kHz, 125 kHz, 250 kHz, 500 kHz, 1.0 MHz, 2.0 MHz, 4.0 MHz						
·		(at main system clock of 6.0 MHz)						
		32.768 kHz (at subsystem clock of 32.768 kHz)						
Buzzer output		977 Hz, 1.95 kHz, 3.9 kHz, 7.8 kHz (at main system clock of 6.0 MHz)						
Vectored Maskable interrupts Internal: 14, external: 7				·				
interrupts	Non-maskable interrupt	Internal: 1						
	Software interrupt	Internal: 1						
Test input	'		Internal: 2, external: 1					
Supply volt	age	V _{DD} = 2.7 to 5.5 V						
Package	- 0 -	80-pin plastic QFP (14 x 14 mm)						
		OO PIII PIGGIG QI I (14 x 14 IIIII)						


CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)	7
2.	BLOCK DIAGRAM	9
3.	PIN FUNCTIONS	10
	3.1 Port Pins	10
	3.2 Non-port Pins	
	3.3 Pin I/O Circuits and Recommended Connection of Unused Pins	14
4.	MEMORY SPACE	18
5.	PERIPHERAL HARDWARE FUNCTIONS	19
	5.1 Ports	19
	5.2 Clock Generator	20
	5.3 Timer/Event Counter	21
	5.4 Clock Output Control Circuit	23
	5.5 Buzzer Output Control Circuit	24
	5.6 A/D Converter	24
	5.7 D/A Converter	25
	5.8 Serial Interfaces	25
	5.9 Real-Time Output Port	27
	5.10 IEBus Controller	28
6.	INTERRUPT FUNCTIONS AND TEST FUNCTIONS	29
	6.1 Interrupt Functions	29
	6.2 Test Functions	32
7.	EXTERNAL DEVICE EXPANSION FUNCTIONS	33
8.	STANDBY FUNCTION	33
9.	RESET FUNCTION	33
10.	INSTRUCTION SET	34
11.	ELECTRICAL SPECIFICATIONS	37
12.	CHARACTERISTIC CURVES (REFERENCE VALUES)	64
13.	PACKAGE DRAWING	66

14. RECOMN	IENDED SOLDERING CONDITIONS	.67
APPENDIX A.	DEVELOPMENT TOOLS	. 68
APPENDIX B.	RELATED DOCUMENTS	69

1. PIN CONFIGURATION (TOP VIEW)

80-pin plastic QFP (14 × 14 mm)
 μPD78094GC-×××-3B9
 μPD78095GC-×××-3B9
 μPD78096GC-×××-3B9
 μPD78098AGC-×××-3B9



Cautions 1. Connect IC (Internally Connected) pin directly to Vss.

- 2. AVDD pin should be connected to VDD.
- 3. AVss pin should be connected to Vss.

RX P00-P07 : Port0 : Receive Data (IEBus Controller) $\overline{\mathsf{TX}}$: Transmit Data (IEBus Controller) P10-P17 : Port1 P20-P27 : Port2 PCL : Programmable Clock P30-P37 : Port3 BUZ : Buzzer Clock

P40-P47 : Port4 STB : Strobe
P50-P57 : Port5 BUSY : Busy

: Port6 : Address/Data Bus P60-P67 AD0-AD7 : Address Bus P70-P72 : Port7 A8-A15 : Port12 $\overline{\mathsf{RD}}$: Read Strobe P120-P127 WR P130, P131 : Port13 : Write Strobe

RTP0-RTP7 : Realtime Output Port $\overline{\text{WAIT}}$: Wait

INTP0-INTP6 : Interrupt from Peripherals ASTB : Address Strobe

TI00, TI01 : Timer Input X1, X2 : Crystal (Main System Clock)
TI1, TI2 : Timer Input XT1, XT2 : Crystal (Subsystem Clock)

TO0-TO2 : Timer Output RESET : Reset
SB0, SB1 : Serial Bus ANI0-ANI7 : Analog Input
SI0-SI2 : Serial Input ANO0, ANO1 : Analog Output

SO0-SO2 : Serial Output AVD : Analog Power Supply SCK0-SCK2 : Serial Clock AVss : Analog Ground


RxD : Receive Data (UART) AVREFO, 1 : Analog Reference Voltage

TxD : Transmit Data (UART) VDD : Power Supply

ASCK : Asynchronous Serial Clock Vss : Ground

IC : Internally Connected

2. BLOCK DIAGRAM



3. PIN FUNCTIONS

3.1 Port Pins (1/2)

Pin Name	I/O	Function		After	Alternate
				Reset	Function Pin
P00	Input	Port 0	Input only	Input	INTP0/TI00
P01	Input/	8-bit I/O port	Input/output can be specified bit-wise.	Input	INTP1/TI01
P02	Output		When used as an input port, pull-up resistor		INTP2
P03			can be connected by software.		INTP3
P04					INTP4
P05					INTP5
P06					INTP6
P07 ^{Note 1}	Input	Ţ	Input only	Input	XT1
P10-P17	Input/	Port 1		Input	ANI0-ANI7
	Output	8-bit input/output port.			
		Input/output can be specified	ed bit-wise.		
		When used as an input por	t, pull-up resistor can be connected by		
		software. Note 2			
P20	Input/	Port 2		Input	SI1
P21	Output	8-bit input/output port.			SO1
P22		Input/output can be specifie	ed bit-wise.		SCK1
P23		When used as an input por	rt, pull-up resistor can be connected by software.		STB
P24					BUSY
P25					SI0/SB0
P26					SO0/SB1
P27					SCK0
P30	Input/	Port 3		Input	TO0
P31	Output	8-bit input/output port.			TO1
P32		Input/output can be specifie	ed bit-wise.		TO2
P33		When used as an input por	rt, pull-up resistor can be connected by software.		TI1
P34					TI2
P35					PCL
P36					BUZ
P37					_
P40-P47	Input/	Port 4		Input	AD0-AD7
	Output	8-bit input/output port.			
		Input/output can be specifie	ed in 8-bit units.		
		When used as an input por	rt, pull-up resistor can be connected by software.		

- Notes 1. When using the P07/XT1 pins as an input port, set 1 to bit 6 of the processor clock control register (FRC).

 Do not use the on-chip feedback resistor of the subsystem clock oscillator.
 - 2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input, the pull-up resistor is automatically disconnected.

3.1 Port Pins (2/2)

Pin Name	I/O	Function		After	Alternate	
				Reset	Function Pin	
P50-P57	Input/	Port 5		Input	A8-A15	
	Output	8-bit input/output port.				
		LEDs can be driven direct	ctly.			
		Input/output can be spec	ified bit-wise.			
		When used as an input p	ort, pull-up resistor can be connected by software.			
P60	Input/	Port 6	N-ch open-drain input/output	Input	_	
P61	Output	8-bit input/output port.	port. On-chip pull-up resistor			
P62		Input/output can be	can be specified by mask option.			
P63		specified bit-wise.	LED can be driven directly.			
P64			When used as an input port,	Input	RD	
P65			pull-up resistor can be		WR	
P66			connected by software.		WAIT	
P67					ASTB	
P70	Input/	Port 7		Input	SI2/RxD	
P71	Output	3-bit input/output port.			SO2/TxD	
P72		Input/output can be spec	ified bit-wise.		SCK2/ASCK	
		When used as an input p	ort, pull-up resistor can be connected by software.			
P120-P123	Input/	Port 12		Input	RTP0-RTP3	
P124	Output	8-bit input/output port.			RTP4/TX	
P125		Input/output can be spec	Input/output can be specified bit-wise.			
P126, P127		When used as an input p		RTP6, RTP7		
P130, P131	Input/	Port 13			ANO0, ANO1	
	Output	2-bit input/output port.				
		Input/output can be spec	ified bit-wise.			
		When used as an input p	ort, pull-up resistor can be connected by software.			

3.2 Non-port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function Pin
INTP0	Input	External interrupt input by which the active edge (rising edge, falling edge, or	Input	P00/TI00
INTP1	·	both rising and falling edges) can be specified.	'	P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SIO	Input	Serial interface serial data input.	Input	P25/SB0
SI1				P20
SI2				P70/RxD
SO0	Output	Serial interface serial data output.	Input	P26/SB1
SO1				P21
SO2				P71/TxD
SB0	Input/	Serial interface serial data input/output.	Input	P25/SI0
SB1	Output			P26/SO0
SCK0	Input/	Serial interface serial clock input/output.	Input	P27
SCK1	Output			P22
SCK2				P72/ASCK
STB	Output	Serial interface automatic transmit/receive strobe output.	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input.	Input	P24
RxD	Input	Asynchronous serial interface serial data input.	Input	P70/SI2
TxD	Output	Asynchronous serial interface serial data output.	Input	P71/SO2
ASCK	Input	Asynchronous serial interface serial clock input.	Input	P72/SCK2
TI00	Input	External count clock input to 16-bit timer (TM0).	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00).		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1).		P33
TI2		External count clock input to 8-bit timer (TM2).		P34
TO0	Output	16-bit timer output (also used for 14-bit PWM output).	Input	P30
TO1		8-bit timer output.		P31
TO2				P32
PCL	Output	Clock output (for main system clock, subsystem clock trimming).	Input	P35
BUZ	Output	Buzzer output.	Input	P36
RTP0-RTP3	Output	Real-time output port by which data is output in synchronization with a trigger.	Input	P120-P123
RTP4				P124/TX
RTP5				P125/RX
RTP6, RTP7				P126, P127
TX	Output	IEBus controller data output	Input	P124/RTP4
RX	Input	IEBus controller data input	Input	P125/RTP5

3.2 Non-port Pins (2/2)

Pin Name	I/O	Function	After	Alternate
			Reset	Function Pin
AD0-AD7	Input/ Output	Low-order address/data bus at external memory expansion.	Input	P40-P47
A8-A15	Output	High-order address bus at external memory expansion.	Input	P50-P57
RD	Output	External memory read operation strobe signal output.	Input	P64
WR		External memory write operation strobe signal output.		P65
WAIT	Input	Wait insertion at external memory access.	Input	P66
ASTB	Output	Strobe output which latches the address data output for ports 4 or 5 to access external memory.	Input	P67
AN10-AN17	Input	A/D converter analog input.	Input	P10-P17
ANO0, ANO1	Output	D/A converter analog output.	Input	P130, P131
AV _{REF0}	Input	A/D converter reference voltage input.		_
AV _{REF1}	Input	D/A converter reference voltage input.	_	_
AVDD	_	A/D converter analog power supply. Connect to V _{DD} .	_	_
AVss	_	A/D converter ground potential. Connect to Vss.	_	_
RESET	Input	System reset input.	_	_
X1	Input	Main system clock oscillation crystal connection.	_	_
X2	_		_	-
XT1	Input	Subsystem clock oscillation crystal connection.	Input	P07
XT2	_			_
V _{DD}	_	Positive power supply.		
Vss	_	Ground potential.	_	_
IC	_	Internal connection. Connected directly to Vss.	_	_

3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

Table 3-1. Types of Pin Input/Output Circuits (1/2)

Pin Name	Input/Output	I/O	Recommended Connection for Unused Pins
	Circuit Type		
P00/INTP0/TI00	2	Input	Connect to Vss.
P01/INTP1/TI01	8-A	Input/output	Independently connect to Vss via a resistor.
P02/INTP2			
P03/INTP3			
P04/INTP4			
P05/INTP5			
P06/INTP6			
P07/XT1	16	Input	Connect to V _{DD} or Vss.
P10/ANI0-P17/ANI7	11	Input/output	Independently connect to VDD or Vss via a resistor.
P20/SI1	8-A		
P21/SO1	5-A		
P22/SCK1	8-A		
P23/STB	5-A		
P24/BUSY	8-A		
P25/SI0/SB0	10-A		
P26/SO0/SB1			
P27/SCK0			
P30/TO0	5-A		
P31/TO1			
P32/TO2			
P33/TI1	8-A		
P34/TI2			
P35/PCL	5-A		
P36/BUZ			
P37			
P40/AD0-P47/AD7	5-E		Independently connect to VDD via a resistor.
P50/A8-P57/A15	5-A		Independently connect to VDD or Vss via a resistor.
P60-P63	13-B		Independently connect to VDD via a resistor.
P64/RD	5-A		Independently connect to VDD or Vss via a resistor.
P65/WR			
P66/WAIT			
P67/ASTB			

Table 3-1. Types of Pin Input/Output Circuits (2/2)

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection for Unused Pins
P70/SI2/RxD	8-A	Input/output	Independently connect to VDD or Vss via a resistor.
P71/SO2/TxD	5-A		
P72/SCK2/ASCK	8-A		
P120/RTP0-P123/RTP3	5-A		
P124/RTP4/TX			
P125/RTP5/RX			
P126/RTP6, P127/RTP7			
P130/ANO0,	12-A		Independently connect to Vss via a resistor.
P131/ANO1			
RESET	2	Input	_
XT2	16	_	Leave open.
AV _{REF0}	_		Connect to Vss.
AVREF1			Connect to V _{DD} .
AVDD			
AVss			Connect to Vss.
IC			Connect directly to Vss.

Type 2 Type 8-A pullup enable V_{DD} data -○ IN/OUT output Schmitt-triggered input with hysteresis characteristics disable Type 5-A V_{DD} Type 10-A pullup enable pullup enable V_{DD} data data -○ IN/OUT -○ IN/OUT open drain output disable output N-ch disable input enable V_{DD} Type 5-E Type 11 pullup enable pullup enable → V_{DD} V_{DD} data P-ch -○ IN/OUT data output disable -○ IN/OUT P-ch__ output Comparator disable V_{REF} (threshold voltage) input enable

Figure 3-1. Pin Input/Output Circuits (1/2)

VDD Type 12-A Type 16 pullup feedback cut-off enable V_{DD} P-ch data--○ IN/OUT output disable XT1 XT2 input enable Analog Output Voltage Type 13-B V_{DD} Mask Option -○IN/OUT data output disable N-ch V_{DD} P-ch RD Middle-High Voltage Input Buffer

Figure 3-2. Pin Input/Output Circuits (2/2)

4. MEMORY SPACE

The memory map of the μ PD78094, 78095, 78096, and 78098A is shown in Figure 4-1.

FFFFH Special Function Registers (SFR) 256×8 bits FF00H F7FFH **FEFFH** General Registers 32×8 bits FEE0H **FEDFH** Internal High-Speed RAM Internal Expansion RAM Notes 1, 2 1024×8 bits 2048 x 8 bits FB00H **FAFFH** Use Prohibited FAE0H F000H **FADFH** Buffer RAM 32×8 bits $\mathsf{nnnn}\mathsf{H}$ FAC0H **FABFH** Program Area Use Prohibited Data Memory F900H Space 1000H F8FFH 0FFFH **IEBus Registers** 32×8 bits F8E0H **CALLF Entry Area** F8DFH Use Prohibited H0080 F800H 07FFH F7FFH Use Prohibited F000H Program Area **EFFFH** H0800 **External Memory** 007FH nnnnH+1 nnnnH**CALLT Table Area** 0040H Program Memory 003FH Internal ROMNote 3 Space Vector Table Area 0000H 0000H

Figure 4-1. Memory Map

Notes 1. Only μ PD78098A.

- **2.** When using the external device expansion function with the μ PD78098A, set the internal ROM capacity to below 56 Kbytes by using a memory size switching register.
- 3. Internal ROM capacity is different among products.

Target	Internal ROM last address	Target	Internal ROM last address
Part number	nnnnH	part number	nnnnH
μPD78094	7FFFFH	μPD78096	BFFFH
μPD78095	9FFFFH	μPD78098A	EFFFH

Remark Shaded areas indicate internal memory.



5. PERIPHERAL HARDWARE FUNCTIONS

5.1 Ports

Input/output ports are classified into three types.

CMOS input (P00, P07)
 CMOS input/output (P01-P06, Ports 1-5, P64-P67, Port 7, Port 12, Port 13)
 N-ch open-drain input/output (P60-P63)
 Total

Table 5-1. Functions of Ports


Port Name	Pin Name	Function
Port 0	P00, P07	Input only.
	P01-P06	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 1	P10-P17	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 2	P20-P27	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 3	P30-P37	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 4	P40-P47	Input/output port. Input/output can be specified in 8-bit units. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 5	P50-P57	The test input flag (KRIF) is set to 1 by falling edge detection. Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software. LEDs can be driven directly.
Port 6	P60-P63	N-ch open-drain input/output port. Input/output can be specified bit-wise. On-chip pull-up resistor can be connected by mask option. LEDs can be driven directly.
	P64-P67	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 7	P70-P72	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 12	P120-P127	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.
Port 13	P130, P131	Input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be connected by software.

5.2 Clock Generator

There are two kinds of clock generators: main system and subsystem clock generators. It is possible to change the instruction execution time.

- 0.5 μ s/1.0 μ s/2.0 μ s/4.0 μ s/8.0 μ s/16.0 μ s (at main system clock frequency of fxx = 6.0 MHz)
- 122 μ s (at subsystem clock frequency of fxT = 32.768 kHz)

Figure 5-1. Clock Generator Block Diagram





5.3 Timer/Event Counter


There are the following five timer/event counter channels:

16-bit timer/event counter : 1 channel
 8-bit timer/event counter : 2 channels
 Watch timer : 1 channel
 Watchdog timer : 1 channel

Table 5-2. Types and Functions of Timer/Event Counters

		16-bit Timer/Event Counter	8-bit Timer/Event Counter	Watch Timer	Watchdog Timer
Туре	Interval timer	1 channel	2 channels	1 channel	1 channel
	External event counter	1 channel	2 channels	_	_
Function	Timer output	1 output	2 outputs	_	
	PWM output	1 output	_	_	_
	Pulse width measurement	2 inputs	_	_	_
	Square wave output	1 output	2 outputs	_	_
	One-shot pulse output	1 output	_	_	_
	Interrupt request	2	2	1	1
	Test input	_	_	1	_

Figure 5-2. 16-Bit Timer/Event Counter Block Diagram







Figure 5-3. 8-Bit Timer/Event Counter Block Diagram

Figure 5-4. Watch Timer Block Diagram



Prescaler 12 5 fxx $f_{XX} \\$ fxx fxx $f_{XX} \\$ fxx 2 11 2⁶ **2**⁹ 27 28 INTWDT Maskable Interrupt Request Selector Control Circuit 8-Bit Counter RESET **INTWDT** Non-maskable Interrupt Request


Figure 5-5. Watchdog Timer Block Diagram

5.4 Clock Output Control Circuit

This circuit can output clocks of the following frequencies:

- 15.6 kHz/31.3 kHz/62.5 kHz/125 kHz/250 kHz/500 kHz/1.0 MHz/2.0 MHz/4.0 MHz
 (at main system clock frequency of fxx = 6.0 MHz)
- 32.768 kHz (at subsystem clock frequency of fxT = 32.768 kHz)

Figure 5-6. Clock Output Control Circuit Block Diagram




5.5 Buzzer Output Control Circuit

This circuit can output clocks of the following frequencies that can be used for driving buzzers:

• 977 Hz/1.95 kHz/3.9 kHz/7.8 kHz (at main system clock frequency of fxx = 6.0 MHz)

Figure 5-7. Buzzer Output Control Circuit Block Diagram




5.6 A/D Converter

The A/D converter consists of eight 8-bit resolution channels.

A/D conversion can be started by the following two methods:

- · Hardware starting
- · Software starting

Figure 5-8. A/D Converter Block Diagram




5.7 D/A Converter

The D/A converter consists of two 8-bit resolution channels.

The conversion method is the R-2R resistor ladder method.

Figure 5-9. D/A Converter Block Diagram



5.8 Serial Interfaces

There are the following three on-chip serial interface channels synchronous with the clock:

- Serial interface channel 0
- Serial interface channel 1
- Serial interface channel 2

Table 5-3. Types and Functions of Serial Interfaces

Function	Serial Interface Channel 0	Serial Interface Channel 1	Serial Interface Channel 2			
3-wire serial I/O mode	(MSB/LSB first switching possible)	(MSB/LSB first switching possible)	(MSB/LSB first switching possible)			
3-wire serial I/O mode with automatic data transmit/receive function	_	(MSB/LSB first switching possible)	_			
2-wire serial I/O mode	(MSB first)	_	_			
SBI (Serial bus interface) mode	(MSB first)	_	_			
Asynchronous serial interface (UART) mode	_	_	On-chip dedicated baud rate generator)			





Figure 5-10. Serial Interface Channel 0 Block Diagram

Figure 5-11. Serial Interface Channel 1 Block Diagram






Figure 5-12. Serial Interface Channel 2 Block Diagram

5.9 Real-Time Output Port

Data set previously in the real-time output buffer is transferred to the output latch by hardware concurrently with timer interrupt or external interrupt generation in order to output to off-chip. This is a real-time output function. Pins used to output to off-chip are called real-time output ports.

By using a real-time output port, a signal which has no jitter can be output. This is most applicable to control of stepping motors, etc.




Figure 5-13. Real-Time Output Port Block Diagram

5.10 IEBus Controller

IEBus (Inter Equipment BusTM) is a small-scale digital data transmission system for transmitting data between units. When configuring the IEBus with the μ PD78098 subseries, the IEBus driver/receiver need to be connected externally as they are not incorporated.

Using the IEBus controller incorporated in the μ PD78098 subseries, positive logic/negative logic can be selected by software for the externally connected IEBus driver/receiver.

6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

6.1 Interrupt Functions

A total of 23 interrupt functions are provided, divided into the following three types.

Non-maskable interrupt : 1Maskable interrupts : 21Software interrupt : 1

Table 6-1. List of Interrupt Factors


Interrupt	DefaultNote1	Interrupt F	Factor	Internal/	Vector	Basic ^{Note2}
Туре	Priority	Name	Trigger	External	Table	Structure
					Address	Туре
Non-	<u> </u>	INTWDT	Overflow of watchdog timer (When the watchdog timer	Internal	0004H	(A)
maskable			mode 1 is selected)			
Maskable	0	INTWDT	Overflow of watchdog timer (When the interval timer	1		(B)
			mode is selected)			
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	(D)
	3	INTP2			000AH	1
	4	INTP3			000CH	1
	5	INTP4			000EH	1
	6	INTP5			0010H	1
	7	INTP6			0012H	1
	8	INTCSI0	Completion of serial interface channel 0 transfer	Internal	0014H	(B)
	9	INTCSI1	Completion of serial interface channel 1 transfer	1	0016H	1
	10	INTSER	Occurrence of serial interface channel 2 UART reception	1	0018H	1
			error			
	11	INTSR	Completion of serial interface channel 2 UART reception	1	001AH	1
		INTCSI2	Completion of serial interface channel 2 3-wire transfer]		
	12	INTST	Completion of serial interface channel 2 UART]	001CH	1
			transmission			
	13	INTTM3	Reference interval signal from watch timer]	001EH	1
	14	INTTM00	Generation of matching signal of 16-bit timer register]	0020H	1
			and capture/compare register (CR00)			
	15	INTTM01	Generation of matching signal of 16-bit timer register		0022H	
			and capture/compare register (CR01)			
	16	INTTM1	Generation of matching signal of 8-bit timer/event		0024H	
			counter 1			
	17	INTTM2	Generation of matching signal of 8-bit timer/event]	0026H	1
			counter 2			
	18	INTAD	Completion of A/D conversion		0028H]
	19	INTIE	Writing data from the IEBus controller to the return code]	002AH]
			register (RCR) (including the same value) or detecting			
			an IEBus interface runaway.			
Software		BRK	Execution of BRK instruction	Internal	003EH	(E)

Notes 1. Default priority is the priority order when several maskable interrupts are generated at the same time. 0 is the highest order and 19 is the lowest order.


2. Basic structure types (A) to (E) correspond to (A) to (E) in Figure 6-1.

Figure 6-1. Interrupt Function Basic Configuration (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)






Figure 6-1. Interrupt Function Basic Configuration (2/2)

(D) External maskable interrupt (except INTP0)



(E) Software interrupt



IF : Interrupt request flag
IE : Interrupt enable flag
ISP : In-service priority flag
MK : Interrupt mask flag
PR : Priority specification flag


6.2 Test Functions

Table 6-2 shows the two test functions available.

Table 6-2. Test Input Factors

Test Input Fac	Internal/				
Name	me Trigger				
INTWT	Overflow of watch timer	Internal			
INTPT4	PT4 Detection of falling edge of port 4				

Figure 6-2. Basic Configuration of Test Function



IF : Test input flag MK : Test mask flag

32

7. EXTERNAL DEVICE EXPANSION FUNCTIONS

The external device expansion functions connect external devices to areas other than the internal ROM, RAM, and SFR. External devices connection uses ports 4 to 6.


8. STANDBY FUNCTION

The standby function is designed to reduce current consumption.

It has the following two modes:

- HALT mode : In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.
- STOP mode: In this mode, oscillation of the main system clock is stopped. All the operations performed on the
 main system clock are suspended, and only the subsystem clock is used for extremely small power
 consumption.

Figure 8-1. Standby Function



Note Current consumption is reduced by shutting off the main system clock. If the CPU is operating on the subsystem clock, shut off the main system clock by setting MCC. You cannot use a STOP instruction.

Caution When switching on the main system clock again after the subsystem clock has been used with the main system clock stopped, be sure to provide enough time for the generation to be stable with the program first.

9. RESET FUNCTION

There are the following two reset methods.

- External reset input by RESET pin
- Internal reset by watchdog timer runaway time detection

10. INSTRUCTION SET

(1) 8-bit instructions
MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd Operand	#byte	А	r ^{Note}	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte] [HL + B]	\$addr16	1	None
1st Operand										[HL + C]			
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
Г	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
r1											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
Х													MULU
С													DIVUW

Note Except r = A

(2) 16-bit instructions MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Opera	and #word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
1st Operand								
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVWNote						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, HL

(3) Bit manipulation instructions MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

	2nd Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
1st Operar	nd								
A.bit							MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit							MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit							MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit							MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit							MOV1	BT BF BTCLR	SET1 CLR1
CY		MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call instruction/Branch instructions
CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

2nd Operand 1st Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC, BZ, BNZ
Compound instruction					BT, BF BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP



11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings $(TA = 25 \, ^{\circ}C)$

Parameter	Symbol	Test Conditions		Ratings	Unit
Supply voltage	VDD			-0.3 to +7.0	V
	AV _{DD}			-0.3 to V _{DD} + 0.3	V
	AV _{REF0}			-0.3 to V _{DD} + 0.3	V
	AV _{REF1}			-0.3 to V _{DD} + 0.3	V
	AVss			-0.3 to +0.3	V
Input voltage	V _{I1}	P00-P07, P10-P17, P20-P2	7, P30-P37,	-0.3 to V _{DD} + 0.3	V
		P40-P47, P50-P57, P64-P6	7, P70-P72,		
		P120-P127, P130, P131, X	1, X2, XT2,		
		RESET			
	V _{I2}	P60-P63	N-ch open-drain	-0.3 to +16	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V
Analog input voltage	Van	P10-P17	Analog input pins	AVss - 0.3 to AVREF0 + 0.3	V
Output current, high	Іон	Per pin		-10	mA
		Total for P01-P06, P30-P37	7, P56, P57,	-15	mA
		P60-P67, P120-P127			
		Total for P10-P17, P20-P27	7, P40-P47,	-15	mA
		P50-P55, P70-P72, P130, I	P131		
Output current, low	I _{OL} Note	Per pin	Peak value	30	mA
			r.m.s. value	15	mA
		Total for P50-P55	Peak value	100	mA
			r.m.s. value	70	mA
		Total for P56, P57, P60-P6	3 Peak value	100	mA
			r.m.s. value	70	mA
		Total for P10-P17, P20-P27	, Peak value	50	mA
		P40-P47, P70-P72, P130, I	r.m.s. value	20	mA
		Total for P01-P06, P30-P37	, Peak value	50	mA
		P64-P67, P120-P127	r.m.s. value	20	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	T _{stg}			-65 to +150	°C
Power dissipation	Pd			650	mW

Note The r.m.s. value should be calculated as follows: [r.m.s. value] = [Peak value] $x \sqrt{Duty}$

Caution Exposure to Absolute Maximum Ratings for extended periods may affect device reliablity; exceeding the ratings could cause permanent damege. The parameters apply independently.

Main System Clock Oscillator Characteristics ($T_A = -40 \text{ to } +85 \text{ °C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Resonator	Recommended	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X2	Oscillation frequency (fx) Note 1 Oscillation stabilization	V _{DD} = Oscillation voltage range After V _{DD} came to MIN.	1.0	6.0	6.29	MHz
	777	time Note 2	of oscillation voltage range				
Crystal resonator	X2	Oscillation frequency (fx) Note 1		1.0	6.0	6.29	MHz
	1 2 701	Oscillation stabilization	V _{DD} = 4.5 to 5.5 V			10	ms
	<i>h</i>	time Note 2				30	
External clock	X1 X2	X1 input frequency (fx) Note 1		1.0	6.0	6.29	MHz
	μPD74HCU04	X1 input high- and	Using at fxx = fx	85		500	ns
		low-level widths (txH, txL)	Other than above	72		500	

- Notes 1. Only the oscillator characteristics are shown. For instruction execution time, refer to AC Characteristics.
 - 2. Time required for oscillation to stabilize after a reset or the STOP mode has been released.
- Cautions 1. When using the main system clock oscillator, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacitance:
 - · Keep the wiring length as short as possible.
 - · Do not cross the wiring over other signal lines.
 - . Do not route the wiring in the vicinity of lines through which a high fluctuating current flows.
 - Always keep the ground point of the capacitor of the oscillator circuit at the same potential as VDD.
 - Do not connect the power source pattern through which a high current flows.
 - Do not extract signals from the oscillation circuit.
 - When switching on the main system clock again after the subsystem clock has been used with the main system clock stopped, be sure to provide enough time for the generation to be stable with the program first.

Subsystem Clock Oscillator Characteristics ($T_A = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (fx) Note 1		32	32.768	35	kHz
	R2 → □ □ → □ □ ← □ □ ← □ □ ← □ □ □ ← □ □ □ □	Oscillation stabilization time Note 2	V _{DD} = 4.5 to 5.5 V		1.2	2	S
	///					10	
External clock	XT2 XT1	XT1 input frequency (fxT) Note 1		32		100	kHz
		XT1 input high-, low-level widths (txth, txtl)		5		15	μs

- Notes 1. Only the oscillator characteristics are shown. For instruction execution time, refer to AC Characteristics.
 - 2. Time required for oscillation to stabilize after power (VDD) is turned on.
- Cautions 1. When using the subsystem clock oscillator, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacitance:
 - . Keep the wiring length as short as possible.
 - Do not cross the wiring over other signal lines.
 - Do not route the wiring in the vicinity of lines through which a high fluctuating current flows.
 - Always keep the ground point of the capacitor of the oscillator circuit at the same potential as
 VDD.
 - Do not connect the power source pattern through which a high current flows.
 - Do not extract signals from the oscillation circuit.
 - The amplification factor of the subsystem clock oscillator circuit is designed to be low to reduce
 the current consumption and therefore, the subsystem clock circuit is influenced by noise more
 easily than the main system clock oscillator. When using the subsystem clock, therefore, exercise
 utmost care in wiring the circuit.

Capacitance (TA = 25 $^{\circ}$ C, VDD = Vss = 0 V)

Parameter	Symbol	Test Conditions	Test Conditions		TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz Unme	f = 1 MHz Unmeasured pins returned to 0 V.			15	pF
I/O capacitance	Сю	f = 1 MHz	P01-P06, P10-P17, P20-P27,			15	pF
		Unmeasured	Jnmeasured P30-P37, P40-P47, P50-P57,				
		pins returned	pins returned P64-P67, P70-P72,				
		to 0 V.	P120-P127, P130, P131				
			P60-P63			20	pF



Parameter	Symbol	Test Conditions	Test Conditions			MAX.	Unit
Input voltage, high	V _{IH1}	P10-P17, P21, P23, P3	0-P32, P35-P37, P40-P47,	0.7V _{DD}		V _{DD}	V
		P50-P57, P64-P67, P7	1, P120-P127, P130, P131				
	V _{IH2}	P00-P06, P20, P22, P	24-P27, P130, P131	0.8V _{DD}		V _{DD}	V
		RESET					
	VIH3	P60-P63	N-ch open-drain	0.7V _{DD}		15	V
	V _{IH4}	X1, X2		V _{DD} - 0.5		V _{DD}	V
	V _{IH5}	XT1/P07, XT2	4.5 ≤ V _{DD} ≤ 5.5 V	0.8Vpd		V _{DD}	V
			2.7 ≤ V _{DD} ≤ 4.5 V	0.9V _{DD}		V _{DD}	V
Input voltage, low	VIL1	P10-P17, P21, P23,P3	0-P32, P35-P37, P40-P47	0		0.3Vpd	V
		P50-P57, P64-P67, P71, P120-P127, P130, P131					
	V _{IL2}	P00-P06, P20, P22, P2	4-P27, P33, P34, P70, P72	0		0.2V _{DD}	V
		RESET					
	V _{IL3}	P60-P63	$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	0		0.3Vpd	V
		(N-ch open drain)	2.7 V ≤ V _{DD} ≤ 4.5 V	0		0.2V _{DD}	V
	V _{IL4}	X1, X2		0		0.4	V
	V _{IL5}	XT1/P07, XT2	V _{DD} = 4.5 to 5.5 V	0		0.2V _{DD}	V
				0		0.1V _{DD}	V
Output voltage, high	V _{OH1}	V _{DD} = 4.5 to 5.5 V, Iон	= -1 mA	V _{DD} - 1.0			V
		Iон = −100 μA		V _{DD} - 0.5			V
Output voltage, low	V _{OL1}	P50-P57, P60-P63	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V},$		0.4	2.0	V
			IoL = 15 mA				
		P01-P06, P10-P17,	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V},$			0.4	V
		P20-P27, P30-P37,	IoL = 1.6 mA				
		P40-P47, P64-P67,					
		P70-P72, P120-P127,					
		P130, P131					
	V _{OL2}	SB0, SB1, SCK0	V _{DD} = 4.5 to 5.5 V,			0.2V _{DD}	V
			open-drain				
			pulled high (R = 1 k Ω)				
	Vol3	Ιοι = 400 μΑ				0.5	V



Parameter	Symbol	Test Conditions	Test Conditions		TYP.	MAX.	Unit
Input leakage current, high	ILIH1	VIN = VDD	P00-P06, P10-P17,			3	μΑ
			P20-P27, P30-P37,				
			P40-P47, P50-P57,				
			P60-P67, P70-P72,				
			P120-P127, P130,				
			P131, RESET				
	I _{LIH2}		X1, X2, XT1/P07, XT2			20	μΑ
	Ішнз	Vin = 15 V	P60-P63			80	μΑ
Input leakage current, low	ILIL1	Vin = 0 V	P00-P06, P10-P17,			-3	μΑ
			P20-P27, P30-P37,				
			P40-P47, P50-P57,				
			P64-P67, P70-P72,				
			P120-P127, P130,				
			P131, RESET				
	I _{LIL2}		X1, X2, XT1/P07, XT2			-20	μΑ
	ILIL3		P60-P63			-3 ^{Note}	μΑ
Output leakage current, high	Ісон	Vout = Vdd				3	μΑ
Output leakage current, low	ILOL	Vout = 0 V				-3	μΑ
Mask option pull-up resistor	R ₁	VIN = 0 V, P60-P63		20	40	90	kΩ
Software pull-up resistor	R ₂	VIN = 0 V, P01-P06,	4.5 V ≤ V _{DD} ≤ 5.5 V	15	40	90	kΩ
		P10-P17, P20-P27,					
		P30-P37, P40-P47,					
		P50-P57, P64-P67,	2.7 V ≤ V _{DD} ≤ 4.5 V	20		500	kΩ
		P70-P72, P120-P127,					
		P130, P131					

Note When no pull-up resistor is incorporated to P60-63 (to be specified by mask option), the value is $-200 \,\mu\text{A}$ in either of the following cases.

- (1) When external device expansion function is used and low-level is input to P60 to P63 pins.
- (2) During the 1.5 clocks when read out instruction is executed to port 6 (P6) and port mode register 6 (PM6).

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Supply current Note 1	I _{DD1}	5.0-MHz crystal oscil-	V_{DD} = 5.0 $V \pm 10\%$ Note 6		4	15	mA
		lation operating mode	$V_{DD} = 3.0 \text{ V} \pm 10\%$ Note 7		0.6	2.4	mA
		$(f_{xx} = 2.5 \text{ MHz})^{\text{Note 2}}$					
		5.0-MHz crystal oscil-	$V_{DD} = 5.0 \text{ V} \pm 10\%$ Note 6		6.5	22.5	mA
		lation operating mode	$V_{DD} = 3.0 \text{ V} \pm 10\%$ Note 7		0.8	3.1	mA
		$(f_{xx} = 5.0 \text{ MHz})^{\text{Note 3}}$					
		6.29-MHz crystal oscil-	$V_{DD} = 5.0 \text{ V} \pm 10\%$ Note 6		3.8	14.5	mA
		lation operating mode					
		(fxx = 2.1 MHz) Note 4					
		6.29-MHz crystal oscil-	$V_{DD} = 5.0 \text{ V} \pm 10\%$ Note 6		6	21	mA
		lation operating mode					
		(f _{xx} = 4.19 MHz) Note 5					

- **Notes 1.** Not including AVREF0, AVREF1, AVDD currents and port currents (including current flowing into on-chip pull-up resistors).
 - 2. When bit 0 of the clock switch selection register 1 is set to 0, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 00H.
 - **3.** When bit 0 of the clock switch selection register 1 is set to 0, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 01H.
 - **4.** When bit 0 of the clock switch selection register 1 is set to 1, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 00H.
 - Only the characteristics of the supply current are shown. For the IEBus standards, refer to IEBus controller characteristics.
 - **5.** When bit 0 of the clock switch selection register 1 is set to 1, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 01H.
 - Only the characteristics of the supply current are shown. For the IEBus standards, refer to IEBus controller characteristics.
 - 6. High-speed mode operation (when processor clock control register is set to 00H).
 - 7. Low-speed mode operation (when processor clock control register is set to 04H).

Remark fxx: Main system clock frequency.



Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Supply current Note 1	I _{DD2}	5.0-MHz crystal oscil-	V_{DD} = 5.0 $V \pm 10\%$ Note 7		1.5	4.5	mA
		lation HALT mode	$V_{DD} = 3.0 \text{ V} \pm 10\%$ Note 8		0.5	1.5	mA
		(f _{xx} = 2.5 MHz) Note 2					
		5.0-MHz crystal oscil-	$V_{DD} = 5.0 \text{ V} \pm 10\% ^{\text{Note 7}}$		1.8	5.4	mA
		lation HALT mode	$V_{DD} = 3.0 \text{ V} \pm 10\%$ Note 8		0.7	2.1	mA
		$(f_{xx} = 5.0 \text{ MHz})^{\text{Note 3}}$					
		6.29-MHz crystal oscil-	$V_{DD} = 5.0 \text{ V} \pm 10\%$ Note 7		1.5	4.5	mA
		lation HALT mode					
		(f _{xx} = 2.1 MHz) Note 4					
		6.29-MHz crystal oscil-	$V_{DD} = 5.0 \text{ V} \pm 10\%$ Note 7		1.8	5.4	mA
		lation HALT mode					
		(f _{xx} = 4.19 MHz) Note 5					
	IDD3	32.768-kHz	$V_{DD} = 5.0 \text{ V} \pm 10\%$		60	120	μΑ
		crystal oscillation	$V_{DD} = 3.0 \text{ V} \pm 10\%$		32	64	μΑ
		operating mode Note 6					
	I _{DD4}	32.768-kHz	$V_{DD} = 5.0 \text{ V} \pm 10\%$		25	55	μΑ
		crystal oscillation	$V_{DD} = 3.0 \text{ V} \pm 10\%$		5	15	μΑ
		HALT mode Note 6					
	I _{DD5}	XT1 = 0 V	$V_{DD} = 5.0 \text{ V} \pm 10\%$		1	30	μΑ
		STOP mode, feed-	$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.5	10	μΑ
		back resistor used					
	I _{DD6}	XT1 = 0 V	$V_{DD} = 5.0 \text{ V} \pm 10\%$		0.1	30	μΑ
		STOP mode, feed-	V _{DD} = 3.0 V ± 10%		0.05	10	μΑ
		back resistor not used					

- **Notes 1.** Not including AVREF0, AVREF1, AVDD currents and port currents (including current flowing into internal pull-up resistors).
 - 2. When bit 0 of the clock switch selection register 1 is set to 0, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 00H.
 - **3.** When bit 0 of the clock switch selection register 1 is set to 0, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 01H.
 - **4.** When bit 0 of the clock switch selection register 1 is set to 1, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 00H.
 - Only the characteristics of the supply current are shown. For the IEBus standards, refer to IEBus controller characteristics.
 - **5.** When bit 0 of the clock switch selection register 1 is set to 1, bit 0 of the clock switch selection register 2 is set to 0, and oscillation mode selection register is set to 01H.
 - Only the characteristics of the supply current are shown. For the IEBus standards, refer to IEBus controller characteristics.
 - 6. When the main system clcok is stopped.
 - 7. High-speed mode operation (when processor clock control register is set to 00H).
 - 8. Low-speed mode operation (when processor clock control register is set to 04H).

Remark fxx: Main system clock frequency.

AC Characteristics

(1) Basic Operation ($T_A = -40$ to +85 °C, $V_{DD} = 2.7$ to 5.5 V)

Parameter	Symbol	Test Conditions			MIN.	TYP.	MAX.	Unit
Cycle time	Tcy	Operating on	fxx = fx/3	$4.0 \le V_{DD} \le 5.5 V$	0.95		64	μs
(minimum instruction execution		main system clock	fxx = fx/6	$2.7 \le V_{DD} \le 5.5 \text{ V}$	1.91		64	μs
time)		(MCS = 0) Note1	fxx = fx/9	$4.0 \le V_{DD} \le 5.5 V$	2.86		64	μs
			fxx = fx/2	$2.7 \le V_{DD} \le 5.5 \text{ V}$	0.8		64	μs
		Operating on	fxx = 2fx/3	$4.5 \le V_{DD} \le 5.5 V$	0.48		32	μs
		main system clock		$4.0 \le V_{DD} \le 4.5 V$	0.95		32	μs
		(MCS = 1) Note2	fxx = fx/3	$2.7 \le V_{DD} \le 5.5 V$	0.95		32	μs
			fxx = 2fx/9	$4.0 \le V_{DD} \le 5.5 V$	1.43		32	μs
			fxx = fx	$4.5 \le V_{DD} \le 5.5 V$	0.4		32	μs
				$2.7 \le V_{DD} \le 4.5 \text{ V}$	0.8		32	μs
		Operating on subsy	stem clocl	<	114	122	125	μs
TI input frequency	f⊤ı	TI1, TI2	VDD = 4.5	to 5.5 V	0		4	MHz
					0		275	kHz
		TI01			0		50	kHz
		TI00			0		f _{sam} /16 ^{Note3}	MHz
TI input high-, low-level	tтıн,	TI1, TI2	VDD = 4.5	to 5.5 V	100			ns
widths	t⊤ı∟				1.8			μs
		TI01			10			μs
		TI00			8/f _{sam}	Note3		μs
Interrupt input high-, low-level	tinth,	INTP0			8/f _{sam}	Note3		μs
widths	tintl	INTP1-INTP6			10			μs
		KR0-KR7			10			μs
RESET low-level width	trst				10			μs


Notes 1. When oscillation mode selection register is set to 00H.

- 2. When oscillation mode selection register is set to 01H.
- 3. f_{sam} can be selected as $f_{xx}/2^N$, $f_{xx}/32$, $f_{xx}/64$, or $f_{xx}/128$ (N = 0 to 4) by bits 0 and 1 (SCS0, SCS1) of the sampling clock selection register.


Remarks 1. fxx: Main system clock frequency (fx or fx/2).

2. fx : Main system clock oscillation frequency.


 T_{CY} vs V_{DD} Main System Clock (IECL10 = 0, IECL20 = 0, MCS = 0) operation




Tcy vs V_{DD} Main System Clock (IECL10 = 0, IECL20 = 1, MCS = 0) operation




Tcy vs V_{DD} Main System Clock (IECL10 = 1, IECL20 = 0, MCS = 0) operation




Tcy vs V_{DD} Main System Clock (IECL10 = 1, IECL20 = 1, MCS = 0) operation




Tcy vs V_{DD} Main System Clock (IECL10 = 0, IECL20 = 0, MCS = 1) operation




 T_{CY} vs V_{DD} Main System Clock (IECL10 = 0, IECL20 = 1, MCS = 1) operation



Tcy vs V_{DD} Main System Clock (IECL10 = 1, IECL20 = 0, MCS = 1) operation



Tcy vs V_{DD} Main System Clock (IECL10 = 1, IECL20 = 1, MCS = 1) operation





(2) Read/Write Operation

(a) When MCS = 1, PCC2-PCC0 = 000B (TA = -40 to +85 °C, VDD = 4.5 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth		0.85tcy - 50		ns
Address setup time	tads		0.85tcy - 50		ns
Address hold time	t ADH		50		ns
Address → data input time	t _{ADD1}			(2.85 + 2n) tcy - 80	ns
	tADD2			(4 + 2n) tcy - 100	ns
$\overline{RD} \downarrow \to data$ input time	trdd1			(2 + 2n) tcy - 100	ns
	tRDD2			(2.85 + 2n) tcy - 100	ns
Read data hold time	tпрн		0		ns
RD low-level width	tRDL1		(2 + 2n) tcy - 60		ns
	tRDL2		(2.85 + 2n) tcy - 60		ns
$\overline{RD} \downarrow \to \overline{WAIT} \downarrow input\ time$	trdwT1			0.85tcy - 50	ns
	trdwt2			2tcy - 60	ns
$\overline{WR} \downarrow \to \overline{WAIT} \downarrow input\ time$	twrwt			2tcy - 60	ns
WAIT low-level width	twTL		(1.15 + 2n) tcy	(2 + 2n) tcy	ns
Write data setup time	twos		(2.85 + 2n) tcy - 100		ns
Write data hold time	twdh		20		ns
WR low-level width	twrl		(2.85 + 2n) tcy - 60		ns
$ASTB \downarrow \to \overline{RD} \downarrow delay \ time$	tastrd		25		ns
$ASTB \downarrow \to \overline{WR} \downarrow delay \ time$	tastwr		0.85tcy + 20		ns
In external fetch RD ↑ →	trdast		0.85tcy - 10	1.15tcy + 20	ns
ASTB ↑ delay time					
In external fetch $\overline{RD} \uparrow \to$	trdadh		0.85tcy - 50	1.15tcy + 50	ns
address hold time					
$\overline{RD} \uparrow \to write$ data output time	trdwd		40		ns
$\overline{ m WR} \downarrow ightarrow m write$ data output time	twrwd		0	50	ns
$\overline{ m WR} \uparrow ightarrow$ address hold time	twradh		0.85tcy + 40	1.15tcy + 40	ns
$\overline{WAIT} \uparrow \to RD \uparrow delay time$	twtrd		1.15tcy + 40	3.15tcy + 40	ns
$\overline{WAIT} \uparrow \to WR \uparrow delay time$	twrwr		1.15tcy + 30	3.15tcy + 30	ns

- **Remarks 1.** MCS: Bit 0 of the oscillation mode selection register.
 - 2. PCC2-PCC0: Bit 2-bit 0 of the processor clock control register.
 - **3.** tcy = Tcy/4.
 - 4. n indicates the number of waits.



(b) Except when MCS = 1, PCC2-PCC0 = 000B ($T_A = -40 \text{ to } +85 \text{ °C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth		tcy - 80		ns
Address setup time	tads		tcy - 80		ns
Address hold time	tadh		0.4tcy - 10		ns
Address → data input time	tADD1			(3 + 2n) tcy - 160	ns
	tADD2			(4 + 2n) tcy - 200	ns
$\overline{RD} \downarrow \to data$ input time	trdd1			(1.4 + 2n) tcy - 70	ns
	trdd2			(2.4 + 2n) tcy - 70	ns
Read data hold time	tпрн		0		ns
RD low-level width	tRDL1		(1.4 + 2n) tcy - 20		ns
	tRDL2		(2.4 + 2n) tcy - 20		ns
$\overline{RD} \downarrow \to \overline{WAIT} \downarrow input\ time$	trdwT1			tcy - 100	ns
	trdwt2			2tcy - 100	ns
$\overline{WR} \downarrow \to \overline{WAIT} \downarrow input\ time$	twrwt			2tcy - 100	ns
WAIT low-level width	twtl		(1 + 2n) tcy	(2 + 2n) tcy	ns
Write data setup time	twos		(2.4 + 2n) tcy - 60		ns
Write data hold time	twdh		20		ns
WR low-level width	twrl		(2.4 + 2n) tcy - 20		ns
$\overline{ASTB} \downarrow \to \overline{RD} \downarrow delay \ time$	tastrd		0.4tcy - 30		ns
$ASTB \downarrow \to \overline{WR} \downarrow delay \; time$	tastwr		1.4tcy -30		ns
In external fetch $\overline{RD} \uparrow \to$	trdast		tcy - 10	tcy + 20	ns
ASTB ↑delay time					
In external fetch RD ↑ →	trdadh		tcy - 50	tcy + 50	ns
address hold time					
$\overline{RD} \uparrow \to write$ data output time	trowd		0.4tcy - 20		ns
$\overline{ m WR} \downarrow ightarrow m write$ data output time	twrwd		0	60	ns
$\overline{ m WR} \uparrow ightarrow$ address hold time	twradh		tcy	tcy + 60	ns
$\overline{WAIT} \uparrow \to \overline{RD} \uparrow delay time$	twtrd		0.6tcy + 180	2.6tcy + 180	ns
$\overline{WAIT} \uparrow \to \overline{WR} \uparrow delay time$	twrwr		0.6tcy + 120	2.6tcy + 120	ns

- Remarks 1. MCS: Bit 0 of the oscillation mode selection register.
 - 2. PCC2-PCC0: Bit 2-bit 0 of the processor clock control register.
 - **3.** tcy = Tcy/4.
 - 4. n indicates the number of waits.

- (3) Serial Interface (T_A = -40 to +85 °C, V_{DD} = 2.7 to 5.5 V)
 - (a) Serial Interface Channel 0
 - (i) 3-wire serial I/O mode (SCK0 ··· internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy1	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK0 high-/low-level widths	t кн1,	V _{DD} = 4.5 to 5.5 V	tkcy1/2-50			ns
	t _{KL1}		tkcy1/2-100			ns
SI0 setup time	tsıĸ1	V _{DD} = 4.5 to 5.5 V	100			ns
(to SCK0 ↑)			150			ns
SI0 hold time (from SCK0 ↑)	tksi1		400			ns
$\overline{SCK0} \downarrow \to SO0$	tkso1	C = 100 pF ^{Note}			300	ns
output delay time						

Note C is the SO0 output line load capacitance.

(ii) 3-wire serial I/O mode (SCK0 ··· external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy2	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK0 high-/low-level widths	tkH2,	V _{DD} = 4.5 to 5.5 V	400			ns
	t _{KL2}		800			ns
SI0 setup time	tsık2		100			ns
(to SCK0 ↑)						
SI0 hold time (from SCK0 ↑)	tksi2		400			ns
$\overline{SCK0} \downarrow \to SO0$	tkso2	C = 100 pF ^{Note}			300	ns
output delay time						
SCK0 rise, fall time	t _{R2} ,	When using external device expansion			160	ns
	t _{F2}	function				
		When not using external device			1000	ns
		expansion function				

Note C is the SO0 output line load capacitance.



(iii) SBI mode (SCK0 ··· internal clock output)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз	V _{DD} = 4.5 to 5.5 V		800			ns
				3200			ns
SCK0 high-/low-level widths	t кнз,	V _{DD} = 4.5 to 5.5 V		tксүз/2-50			ns
	tкLз			tксүз/2-150			ns
SB0, SB1 setup time	tsık3	V _{DD} = 4.5 to 5.5 V		100			ns
(to SCK0 ↑)				300			ns
SB0, SB1 hold time	tksi3			tксүз/2			ns
(from SCK0 ↑)							
$\overline{SCK0}\downarrow\toSB0,SB1$	tкsoз	$R = 1 k\Omega$,	V _{DD} = 4.5 to 5.5 V	0		250	ns
output delay time		C = 100 pF ^{Note}		0		1000	ns
$\overline{SCK0} \uparrow \to SB0, SB1 \downarrow$	tksb			tксүз			ns
SB0, SB1 $\downarrow \rightarrow \overline{\text{SCK0}} \downarrow$	tsbk			tксүз			ns
SB0, SB1 high-level width	tsвн			tксүз			ns
SB0, SB1 low-level width	tsbl			tксүз			ns

Note R and C are the SB0 and SB1 output line load resistance and load capacitance.

(iv) SBI mode ($\overline{\text{SCK0}}$... external clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy4	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		800			ns
				3200			ns
SCK0 high-/low-level widths	tĸн4,	V _{DD} = 4.5 to 5.5 V		400			ns
	tĸL4						ns
SB0, SB1 setup time	tsık4	V _{DD} = 4.5 to 5.5 V		100			ns
(to SCK0 ↑)				300			ns
SB0, SB1 hold time	tksi4						ns
(from SCK0 ↑)							
$\overline{SCK0}\downarrow\toSB0,SB1$	tkso4	$R = 1 k\Omega$,	V _{DD} = 4.5 to 5.5 V	0		300	ns
output delay time		C = 100 pF ^{Note}		0		1000	ns
$\overline{SCK0} \uparrow \to SB0, SB1 \downarrow$	tksB			tkcy4			ns
SB0, SB1 $\downarrow \rightarrow \overline{\text{SCK0}} \downarrow$	tsbk			tkcy4			ns
SB0, SB1 high-level width	tsвн			tkcy4			ns
SB0, SB1 low-level width	tsbl			tkcy4			ns
SCK0 rise, fall time	t _{R4} ,	When using extern	al device expansion			160	ns
	t _{F4}	function					
		When not using ex	When not using external device			1000	ns
		expansion function	ı				

Note R and C are the SB0 and SB1 output line load resistance and load capacitance.

(v) 2-wire serial I/O mode (SCK0 ··· internal clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy5	$R = 1 k\Omega$,	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	1600			ns
		C = 100 pF ^{Note}		3200			ns
SCK0 high-level widths	tкн5			tkcy5/2-160			ns
SCK0 low-level width	t _{KL5}		V _{DD} = 4.5 to 5.5 V	tkcy5/2-50			ns
SB0, SB1 setup time	tsik5		V _{DD} = 4.5 to 5.5 V	100			ns
(to SCK0 ↑)				150			ns
SB0, SB1 hold time	tksi5			600			ns
(from SCK0 ↑)							
$\overline{SCK0} \downarrow \to SB0$, SB1	tkso5			0		300	ns
output delay time							

Note R and C are the SCK0, SB0, and SB1 output line load resistance and load capacitance.

(vi) 2-wire serial I/O mode (SCK0 ··· external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy6	V _{DD} = 4.5 to 5.5 V	1600			ns
			3200			ns
SCK0 high-level widths	t кн6		650			ns
SCK0 low-level width	tĸL6		800			ns
SB0, SB1 setup time	tsik6		100			ns
(to SCK0 ↑)						
SB0, SB1 hold time	tksi6		tксу6/2			ns
(from SCK0 ↑)						
$\overline{SCK0} \downarrow \to SB0, SB1$	tkso6	$R = 1 \text{ k}\Omega$, $C = 100 \text{ pF}^{\text{Note}}$	0		300	ns
output delay time						
SCK0 rise, fall time	t _{R6} ,	When using external device expansion			160	ns
	t _{F6}	function				
		When not using external device			1000	ns
		expansion function				

 $\textbf{Note} \ \ \mathsf{R} \ \mathsf{and} \ \mathsf{C} \ \mathsf{are the} \ \overline{\mathsf{SCK0}}, \ \mathsf{SB0}, \ \mathsf{and} \ \mathsf{SB1} \ \mathsf{output line load} \ \mathsf{resistance} \ \mathsf{and} \ \mathsf{load} \ \mathsf{capacitance}.$

(b) Serial Interface Channel 1

(i) 3-wire serial I/O mode (SCK1 ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy7	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK1 high-/low-level widths	tĸн7,	V _{DD} = 4.5 to 5.5 V	tксүт/2-50			ns
	t _{KL7}		tксүт/2-100			ns
SI1 setup time	tsik7	V _{DD} = 4.5 to 5.5 V	300			ns
(to SCK1 ↑)			350			ns
SI1 hold time	tksi7		400			ns
(from SCK1 ↑)						
SCK1 ↓ → SO1	tkso7	C = 100 pF ^{Note}			300	ns
output delay time						

Note C is the SO1 output line load capacitance.

(ii) 3-wire serial I/O mode (SCK1 ··· external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy8	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK1 high-/low-level widths	t кнв,	V _{DD} = 4.5 to 5.5 V	400			ns
	t _{KL8}		800			ns
SI1 setup time	tsik8		100			ns
(to SCK1 ↑)						
SI1 hold time	tksi8		400			ns
$(from \overline{SCK1} \uparrow)$						
$\overline{\text{SCK1}} \downarrow \rightarrow \text{SO1}$	tkso8	C = 100 pF ^{Note}			300	ns
output delay time						
SCK1 rise, fall time	t _{R8} ,	When using external device expansion			160	ns
	t _{F8}	function				
		When not using external device			1000	ns
		expansion function				

Note C is the SO1 output line load capacitance.

(iii) Automatic transmission/reception function 3-wire serial I/O mode (SCK1 ··· internal clock output)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy9	V _{DD} = 4.5 to 5.5 V		800			ns
				1600			ns
SCK1 high-/low-level widths	t кн9,	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		tксү9/2-50			ns
	t _{KL9}						ns
SI1 setup time (to SCK1 ↑)	tsik9	V _{DD} = 4.5 to 5.5 V		100			ns
				150			ns
SI1 hold time (from SCK1 ↑)	tksi9			400			ns
$\overline{\text{SCK1}} \downarrow \rightarrow \text{SO1}$	tkso9	C = 100 pF ^{Note}	V _{DD} = 4.5 to 5.5 V			300	ns
output delay time							
$\overline{SCK1} \uparrow \to STB \uparrow$	tsbd			tксү9/2-100		tксү9/2+100	ns
Strobe signal high-level width	tssw			tксүз-30		tксүз+30	ns
Busy signal setup time	tBYS			100			ns
(to busy signal detection timing)							
Busy signal hold time	tвүн	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		100			ns
(from busy signal detection timing)				150			ns
Busy inactivation \rightarrow SCK1 \downarrow	tsps					2t ксү9	ns

Note C is the SO1 output line load capacitance.

(iv) Automatic transmission/reception function 3-wire serial I/O mode (SCK1 ··· external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkCY10	V _{DD} = 4.5 V to 5.5 V	800			ns
			1600			ns
SCK1 high-/low-level widths	t кн10,	V _{DD} = 4.5 V to 5.5 V	400			ns
	t _{KL10}		800			ns
SI1 setup time (to SCK1 ↑)	tsik10		100			ns
SI1 hold time (from SCK1 ↑)	tksi10		400			ns
SCK1 ↓ → SO1	t KSO10	C = 100 pF ^{Note}			300	ns
output delay time						
SCK1 rise, fall time	t _{R10} ,	When using external device expansion			160	ns
	t _{F10}	function				
		When not using external device			1000	ns
		expansion function				

Note C is the SO1 output line load capacitance.

(c) Serial Interface Channel 2

(i) 3-wire serial I/O mode (SCK2 ··· internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	tkcY11	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK2 high-/low-level widths	tкн11,	V _{DD} = 4.5 to 5.5 V	tkcy11/2-50			ns
	t _{KL11}		tkcy11/2-100			ns
SI2 setup time	tsik11	V _{DD} = 4.5 to 5.5 V	100			ns
(to SCK2 ↑)			150			ns
SI2 hold time	tksi11		400			ns
(from SCK2 ↑)						
$\overline{SCK2} \downarrow \to SO2$	t KSO11	C = 100 pF ^{Note}			300	ns
output delay time						

Note C is the SO2 output line load capacitance.

(ii) 3-wire serial I/O mode (SCK2 ··· external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	tKCY12	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK2 high-/low-level widths	t KH12,	V _{DD} = 4.5 to 5.5 V	400			ns
	tKL12		800			ns
SI2 setup time	tsik12		100			ns
(to SCK2 ↑)						
SI2 hold time	t KSI12		400			ns
(from SCK2 ↑)						
$\overline{SCK2} \downarrow \to SO2$	tks012	C = 100 pF ^{Note}			300	ns
output delay time						
SCK2 rise, fall time	t _{R12} ,	When using external device expansion			160	ns
	t _{F12}	function				
		When not using external device			1000	ns
		expansion function				

Note C is the SO2 output line load capacitance.


(iii) UART mode (dedicated baud rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V _{DD} = 4.5 to 5.5 V			78125	bps
					39063	bps


(iv) UART mode (external clock input)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	t KCY13	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
ASCK high-/low-level widths	t кн13,	V _{DD} = 4.5 to 5.5 V	400			ns
	t _{KL13}		800			ns
Transfer rate		V _{DD} = 4.5 to 5.5 V			39063	bps
					19531	bps
ASCK rise, fall time	t R13,	When using external device expansion			160	ns
	t F13	function				
		When not using external device			1000	ns
		expansion function				

AC Timing Test Point (Excluding X1, XT1 Input)




Clock Timing






TI Timing






Read/Write Operations

External fetch (no wait):




External fetch (wait insertion):






External data access (no wait):




External data access (wait insertion):






Serial Transfer Timing


3-wire serial I/O mode:




SBI mode (bus release signal transfer):




SBI mode (command signal transfer):




2-wire serial I/O mode:



Automatic transmission/reception function 3-wire serial I/O mode:




Automatic transmission/reception function 3-wire serial I/O mode (busy processing):



Note The signals are not actually low here, but are represented in this way to show the timing convention.

UART Mode (External Clock Input)



A/D Converter Characteristics (TA = -40 to +85 °C, AVDD = VDD = 2.7 to 5.5 V, AVss = Vss = 0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Resolution				8	8	8	bit
Total error Note		IEAD = 00H				0.6	%
		IEAD = 01H	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		1	2.2	%
					1.4	2.6	%
Conversion time	tconv			19.1		200	μs
Sampling time	tsamp			24/f _{xx}			μs
Analog input voltage	VIAN			AVss		AV _{REF0}	V
Reference voltage	AV _{REF0}			2.7		AVDD	V
AV _{REF0} -AV _{SS} resistance	RAIREFO			4	14		kΩ

Note Excluding quantization error (±1/2 LSB). Shown as a percentage of the full scale value.

Remarks 1. f_{xx} : Main system clock frequency (f_x or $f_x/2$).

2. fx: Main system clock oscillation frequency.

D/A Converter Characteristics (TA = -40 to +85 °C, VDD = 2.7 to 5.5 V, AVss = Vss = 0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Total error		R = 2 MΩ ^{Note1}				1.2	%
		$R = 4 M\Omega^{Note1}$				0.8	%
		R = 10 MΩ ^{Note1}				0.6	%
Settling time		C = 30 pFNote1	V _{DD} = 4.5 to 5.5 V			10	μs
						15	μs
Output resistor	Ro	DACS0, DACS1 =	55H ^{Note2}		10		kΩ
Analog reference voltage	AV _{REF1}			2.7		V _{DD}	V
AVREF1 current	IREF1	Note2				1.5	mA

Notes 1. R and C are the D/A converter output pin load resistance and load capacitance.

2. Value for one D/A converter channel.



Data Memory STOP M	lade Law Sunnly Val	tage Data Retention Ch	aracteristics ($T_A = -40 \text{ to } 85 ^{\circ}\text{C}$)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		2.0		5.5	V
Data retention supply current	IDDDR	VDDDR = 2.0 V		0.1	10	μΑ
		Subsystem clock stopped,				
		feedback resistor disconnected				
Release signal setup time	tsrel		0			μs
Oscillation stabilization	twait	Release by RESET		2 ¹⁷ /f _x		ms
wait time		Release by interrupt		Note		ms

Note $2^{12}/f_{xx}$, or $2^{14}/f_{xx}$ through $2^{17}/f_{xx}$ can be selected by bits 0 to 2 (OSTS0-OSTS2) of the oscillation stabilization time selection register.


Remarks fxx: Main system clock frequency

fx: Main system clock oscillation frequency


Data Retention Timing (STOP mode released by RESET)




Data Retention Timing (Standby released signal: STOP mode released by interrupt signal)



Interrupt Input Timing



RESET Input Timing




IEBus Controller Characteristics (TA = -40 to 85 °C, VDD = 5 V \pm 10 %)


Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
IEBus controller system clock	fs	When using mode	0 or mode 1 ^{Note1}	5.91	6.00	6.09	MHz
frequency				6.20	6.29	6.39	MHz
		When using mode 2 ^{Note1}		5.97	6.00	6.03	MHz
				6.26	6.29	6.32	MHz
Driver delay time		C = 50 pF ^{Note2}	fs = 6.00 MHz			1.6	μs
$\overline{(TX)}$ output \rightarrow Bus line)			fs = 6.29 MHz			1.5	μs
Receiver delay time		fs = 6.00 MHz				0.75	μs
(Bus line $\rightarrow \overline{RX}$ input)		fs = 6.29 MHz				0.7	μs
Propagation delay time on		fs = 6.00 MHz				0.90	μs
the bus		fs = 6.29 MHz				0.85	μs

Notes 1. Values in lower line do not satisfy the standard as IEBus.


2. C is the \overline{TX} output line load capacitance.

12. CHARACTERISTIC CURVES (REFERENCE VALUES)






IDD vs VDD (fx = 6.0 MHz, fxx = 4.0 MHz)




13. PACKAGE DRAWING

80 PIN PLASTIC QFP (□14)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S80GC-65-3B9-3

ITEM	MILLIMETERS	INCHES
Α	17.2±0.4	0.677±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.2±0.4	0.677±0.016
F	0.8	0.031
G	0.8	0.031
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031 ^{+0.009} _{-0.008}
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

14. RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the conditions recommended below.

For details on the recommended soldering conditions, refer to information document "Semiconductor Device Mounting Technology Manual" (IEI-1207).

For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

Table 14-1. Soldering Conditions for Surface Mount Devices

μPD78094GC-××-3B9: 80-pin plastic QFP (14 x 14 mm) μPD78095GC-××-3B9: 80-pin plastic QFP (14 x 14 mm) μPD78096GC-××-3B9: 80-pin plastic QFP (14 x 14 mm) μPD78098AGC-××-3B9: 80-pin plastic QFP (14 x 14 mm)

Soldering Method	Soldering Conditions	Symbol
Infrared ray reflow	Package peak temperature: 235 °C,	IR35-00-2
	Reflow time: 30 seconds or less (at 210 °C or higher),	
	Number of reflow processes: 2 or less	
	< Cautions >	
	(1) Wait for the device temperature to return to normal after the first	
	reflow before starting the second reflow.	
	(2) Do not perform flux cleaning with water after the first reflow.	
VPS	Package peak temperature: 215 °C,	VP15-00-2
	Reflow time: 40 seconds or less (at 200 °C or higher),	
	Number of reflow processes: 2 or less	
	< Cautions >	
	(1) Wait for the device temperature to return to normal after the first	
	reflow before starting the second reflow.	
	(2) Do not perform flux cleaning with water after the first reflow.	
Wave soldering	Solder temperature: 260 °C or below,	WS60-00-1
	Flow time: 10 seconds or less, Number of flow processes: 1,	
	Preheating temperature: 120°C max. (package surface temperature)	
Partial heating	Pin temperature: 300 °C or below,	_
	Flow time: 3 seconds or less (per device side)	

APPENDIX A. DEVELOPMENT TOOLS

The following tools are available for system development using the µPD78098 subseries.

Language Processing Software

RA78K/0 ^{Note 1, 2, 3}	Assembler package used in common for the 78K/0 series
CC78K/0Note 1, 2, 3	C compiler package used in common for the 78K/0 series
DF78098Note 1, 2, 3	Device file used for the μ PD78098 subseries
CC78K/0-LNote 1, 2, 3	C compiler library source file used in common for the 78K/0 series

PROM Writing Tools

PG-1500	PROM programmer
PA-78P054GC	Programmer adapter connected to the PG-1500
PA-78P054KK-T	
PG-1500 ControllerNote 1, 2	Control program for the PG-1500

Debugging Tools

IE-78000-R	In-circuit emulator used in common for the 78K/0 series
IE-78000-R-BK	Break board used in common for the 78K/0 series
IE-78098-R-EM	Emulation board for evaluation of the μ PD78098 subseries
EP-78230GC-R	Emulation probe used in common for the μ PD78234 subseries
EV-9200GC-80	Socket mounted on the user system board prepared for 80-pin plastic QFP
EV-9900	Tool used for removing the μ PD78P098AKK-T from the EV-9200GF-80.
SM78K0 ^{Note 4, 5}	System simulator used in common for the 78K/0 series
SD78K/0 ^{Note 1, 2}	Screen debugger for the IE-78000-R
DF78098Note 1, 2, 4, 5	Device file used for the μPD78098 subseries

Real-Time OS

RX78K/0 ^{Note 1, 2, 3}	Real-time OS used for the 78K/0 series
MX78K0 ^{Note 1, 2, 3}	OS used for the 78K/0 series

Fuzzy Inference Development Support System

FE9000 ^{Note 1} /FE9200 ^{Note 5}	Fuzzy knowledge data creation tool
FT9080 ^{Note 1} /FT9085 ^{Note 2}	Translator
FI78K0Note 1, 2	Fuzzy inference module
FD78K0 ^{Note 1, 2}	Fuzzy inference debugger

Notes 1. Based on PC-9800 series (MS-DOS™)

- 2. Based on IBM PC/ATTM (PC DOSTM)
- **3.** Based on HP9000 series 300[™], HP9000 series 700[™] (HP-UX[™]), SPARCstation[™] (SunOS[™]), and EWS-4800 series (EWS-UX/V)
- 4. Based on PC-9800 series (MS-DOS + Windows™)
- 5. Based on IBM PC/AT (PC DOS + Windows)

Remark Use the RA78K/0, CC78K/0, SM78K0, and SD78K/0 in combination with the DF78098.



APPENDIX B. RELATED DOCUMENTS

Documents Related to Devices

Document	Document No.	
	Japanese	English
μPD78P098A Preliminary Product Information	IP-9135	In preparation
μPD78098 Subseries User's Manual	IEU-854	IEU-1381
78K/0 Series User's Manual—Instructions	IEU-849	IEU-1372
78K/0 Series Instruction Table	IEM-5522	_
78K/0 Series Instruction Set	IEM-5521	_
μPD78098 Subseries Special Function Register Table	IEM-5591	_
78K/0 Series Application Note—Basic III	IEA-767	In preparation

Documents Related to Development Tools (User's Manual)

Document		Document No.	
		Japanese	English
RA78K Series Assembler Package	Operation	EEU-809	EEU-1399
	Language	EEU-815	EEU-1404
RA78K Series Structured Assembler Preprocessor		EEU-817	EEU-1402
CC78K Series C Compiler	Operation	EEU-656	EEU-1280
	Language	EEU-655	EEU-1284
CC78K Series Library Source File		EEU-777	_
CC78K/0 C Compiler Application Note	Programming Know-How	EEA-618	In preparation
PG-1500 PROM Programmer		EEU-651	EEU-1335
PG-1500 Controller PC-9800 Series (MS-DOS based)		EEU-704	Planned
PG-1500 Controller IBM PC Series (PC DOS based)		EEU-5008	EEU-1291
IE-78000-R		EEU-810	EEU-1398
IE-78000-R-BK		EEU-867	EEU-1427
IE-78098-R-EM		EEU-933	EEU-1473
EP-78230		EEU-985	EEU-1515
SM78K0 System Simulator	Reference	EEU-5002	In preparation
SD78K/0 Screen Debugger	Introduction	EEU-852	_
PC-9800 Series (MS-DOS based)	Reference	EEU-816	_
SD78K/0 Screen Debugger	Introduction	EEU-5024	EEU-1414
IBM PC/AT (PC DOS based)	Reference	EEU-993	EEU-1413

Caution The contents of the documents listed above are subject to change without prior notice. Make sure to use the latest edition when starting design.



Documents Related to Embedded Software (User's Manual)

Document		Document No.	
		Japanese	English
78K/0 Series Real-time OS	Basic	EEU-912	_
	Installation	EEU-911	_
	Technical	EEU-913	_
78K/0 Series OS MX78K0	Basic	EEU-5010	_
Fuzzy Knowledge Data Creation Tool		EEU-829	EEU-1438
78K/0, 78K/II, and 87AD Series Fuzzy Inference Development Support System Translator		EEU-862	EEU-1444
78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Module		EEU-858	EEU-1441
78K/0 Series Fuzzy Inference Development Support System Fuzzy Inf	ference Debugger	EEU-921	EEU-1458

Other Documents

Document	Document No.	
	Japanese	English
Package Manual	IEI-635	IEI-1213
Semiconductor Device Mounting Technology Manual	IEI-616	IEI-1207
NEC Semiconductor Device Quality Grades	IEI-620	IEI-1209
NEC Semiconductor Device Reliability/Quality Control System	IEM-5068	_
Electrostatic Discharge (ESD) Test	MEM-539	_
Semiconductor Device Quality Assurance Guide	MEI-603	MEI-1202
Microcomputer-Related Product Guide - Third Party Products -	MEI-604	_

Caution The contents of the documents listed above are subject to change without prior notice. Be sure to use the latest edition when starting design.

NOTES FOR CMOS DEVICES -

1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

FIP, IEBus, and Inter Equipment Bus are trademarks of NEC Corporation.

MS-DOS and Windows are trademarks of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

HP9000 series 300, HP9000 series 700, and HP-UX are trademarks of Hewlett Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

The related documents indicated in this publication may include preliminary versions.

However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.