# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# 16 bits, Fixed-point Digital Signal Processor

 $\mu$ PD77016 is a 16 bits fixed-point DSP (Digital Signal Processor) developed for digital signal processing with its demand for high speed and precision.

#### **FEATURES**

- FUNCTIONS
  - Instruction cycle: 30 ns (MIN.) with 33 MHz clock
  - · Dual load/store
  - · Hardware loop function
  - · Conditional execution
  - Executes product-sum operation in one instruction cycle
- PROGRAMMING
  - 16 bits  $\times$  16 bits + 40 bits  $\rightarrow$  40 bits multiply accumulator
  - 8 general registers (40 bits each)
  - 8 ROM/RAM data pointer: each data memory area has 4 registers
  - 10 source interrupts (external: 4, internal: 6)
  - 3 operand instructions (example: R0 = R0 +R1L\*R2L)
  - · Nonpipeline on execution stage
- MEMORY AREAS
  - Program memory area: 64K words × 32 bits
  - Two independent data memory areas: 64K words × 16 bits (X/Y memory)
- ON-CHIP PERIPHERAL
  - I/O port: 4 bits
  - Serial I/O (16 bits): 2 channels
- CMOS
- +5 V single power supply


#### ORDERING INFORMATION

Part Number Package

 $\mu$ PD77016GM-KMD 160-pin plastic QFP (FINE PITCH) (24 × 24 mm)


The information in this document is subject to change without notice.

N Z





### **FUNCTIONAL PIN GROUPS**



# $\bigstar$ Functional Differences among the $\mu$ PD7701 $\times$ Family

Item	μPD77016	μPD77015	μPD77017	μPD77018	μPD77018A	μPD77019	μPD77019-013
Internal instruction RAM	1.5K words		256 words			4K words	
Internal instruction ROM	None	4K words	4K words 12K words 24K words				None
External instruction memory	48K words			N	one		
Data RAM (X/Y memory)	2K words each	1K words each	2K words each		3K wor	ds each	
Data ROM (X/Y memory)	None	2K words each	4K words each		12K words each		None
External data memory	48K words each			16K wo	rds each		
Instruction cycle (Maximum operation speed)		30 ns (33 MHz)					
External clock (at maximum operation speed)	66 MHz	_	33/16.5/8.25/4.125 MHz Variable multiple rate (1, 2, 4, 8 ) by mask option.			60/30/20/15/7.5 MHz Variable multiple rate (1, 2, 3, 4, 8 ) by mask option.	
Crystal (at maximum operation speed)	-	33 MHz			1 00	MHz	_
Instruction	-			STOP instru	ction is added.		
Serial interface (2 Channels)	Channel 1 has the same functions as channel 2.	Channel 1 has the same functions as that of the $\mu$ PD77016. Channel 2 has no SORQ2 or SIAK2 pin (Channel 2 is used for CODEC connection).					
Power supply	5V	3 V					
Package	160-pin plastic QFP		100-pin plastic TQFP			100-pin pl	astic TQFP

**Remark** The  $\mu$ PD77019-013 internal ROM area is masked already by the void code to use as RAM based DSP without mask code ordering process.






#### PIN CONFIGURATION

 $\mu$ PD77016GM-KMD

160-pin plastic QFP (FINE PITCH) (24  $\times$  24 mm) (Top View)







#### PIN IDENTIFICATION

BSTB: Bus Strobe
CLKIN: Clock Input
CLKOUT: Clock Output
D0-D15: 16 Bits Data Bus

DA0-DA15: External Data Memory Address Bus

GND: Ground

HA0,HA1: Host Data Access

HCS: Host Chip Select

HD0-HD7: Host Data Bus

HOLDAK: Hold Acknowledge

HOLDRQ: Hold Request

HRD: Host Read

HRE: Host Read Enable
HWE: Host Write Enable

HWR: Host Write

IA0-IA15: Instruction Memory Address Output

ID0-ID31: Instruction Data Input

INT1-INT4: Interrupt

MRD: Memory Read Output
MWR: Memory Write Output

N.C: No Connection

P0-P3: Port

PWR: Program Memory Write Strobe

RESET: Reset

SCK1,SCK2: Serial Clock Input SI1,SI2: Serial Data Input

SIAK1, SIAK2: Serial Input Acknowledge

SIEN1,SIEN2: Serial Input Enable
SO1,SO2: Serial Data Output
SOEN1,SOEN2: Serial Output Enable
SORQ1,SORQ2:Serial Output Request

TCK: Test Clock Input
TDI: Test Data Input
TDO: Test Data Output

TICE: Test In-Circuit Emulator

TMS: Test Mode Select

VDD: Power Supply

WAIT: Wait Input

 $\overline{X}/Y$ : X/Y Memory Select





D: 1:		D: 1:	0 1 .	D: 1:	0 1 1	D: 1:	6
Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol
1	RESET	41	D15	81	HWR	121	ID31
2	INT4	42	D14	82	HA0	122	ID30
3	INT3	43	D13	83	HA1	123	ID29
4	INT2	44	D12	84	HD7	124	ID28
5	INT1	45	GND	85	HD6	125	ID27
6	WAIT	46	V <sub>DD</sub>	86	HD5	126	ID26
7	HOLDRQ	47	D11	87	HD4	127	ID25
8	CLKIN	48	D10	88	HD3	128	ID24
9	P3	49	D9	89	HD2	129	PWR
10	P2	50	D8	90	HD1	130	GND
11	P1	51	D7	91	HD0	131	V <sub>DD</sub>
12	P0	52	D6	92	HRE	132	ID23
13	CLKOUT	53	D5	93	HWE	133	ID22
14	GND	54	D4	94	GND	134	ID21
15	V <sub>DD</sub>	55	GND	95	V <sub>DD</sub>	135	ID20
16	MWR	56	V <sub>DD</sub>	96	TDO	136	ID19
17	MRD	57	D3	97	TICE	137	ID18
18	BSTB	58	D2	98	TCK	138	ID17
19	HOLDAK	59	D1	99	TDI	139	ID16
20	X/Y	60	D0	100	TMS	140	GND
21	DA15	61	GND	101	IA15	141	V <sub>DD</sub>
22	DA14	62	V <sub>DD</sub>	102	IA14	142	ID15
23	DA13	63	SI1	103	IA13	143	ID14
24	DA12	64	SIEN1	104	IA12	144	ID13
25	GND	65	SCK1	105	GND	145	ID12
26	V <sub>DD</sub>	66	SIAK1	106	Vdd	146	ID11
27	DA11	67	SO1	107	IA11	147	ID10
28	DA10	68	SORQ1	108	IA10	148	ID9
29	DA9	69	SOEN1	109	IA9	149	ID8
30	DA8	70	GND	110	IA8	150	GND
31	DA7	71	V <sub>DD</sub>	111	IA7	151	VDD
32	DA6	72	SOEN2	112	IA6	152	ID7
33	DA5	73	SORQ2	113	IA5	153	ID6
34	DA4	74	SO2	114	IA4	154	ID5
35	GND	75	SIAK2	115	GND	155	ID4
36	V <sub>DD</sub>	76	SCK2	116	VDD	156	ID3
37	DA3	77	SIEN2	117	IA3	157	ID2
38	DA2	78	SI2	118	IA2	158	ID1
39	DA1	79	HCS	119	IA1	159	ID0
40	DA0	80	HRD	120	IA0	160	NC
		1		L		<u> </u>	l



# **CONTENTS**

1.	PIN	FUNC.	TIONS	õ
	1.1	Pin Fu	unctions	9
	1.2	Recor	mmended Connection for Unused Pins	14
2.	FUN	ICTION	vs	15
	2.1	Pipeli	ne Processing	15
		2.1.1	Outline	15
		2.1.2	Instructions with Delay	15
	2.2	Progr	am Control Unit	16
	2.3	Opera	ation Unit	16
		2.3.1	General register (R0 to R7)	16
		2.3.2	MAC: Multiply ACcumulator	17
		2.3.3	ALU: Arithmetic Logic Unit	17
		2.3.4	BSFT: Barrel ShiFTer	17
		2.3.5	SAC: Shifter And Count Circuit	17
		2.3.6	CJC: Condition Judge Circuit	17
	2.4	Memo	ory	18
		2.4.1	Instruction RAM Outline	19
		2.4.2	Data Memory Outline	19
		2.4.3	Data Memory Addressing	19
	2.5	On-ch	nip Peripheral Circuit	20
		2.5.1	Serial Interface Outline	20
		2.5.2	Host Interface Outline	20
		2.5.3	General Input/output Ports Outline	20
		2.5.4	Wait Cycle Register	20
3.	INS	TRUCT	TIONS	21
	3.1	Outlin	ne	21
	3.2	Instru	ction Set and Operation	22
4.	ELE	CTRIC	CAL SPECIFICATIONS	29
5.	PAC	KAGE	DRAWING	50
c	DEC		ENDED SOLDEDING CONDITIONS	E 4





### 1. PIN FUNCTIONS

### 1.1 Pin Functions

### • Power supply

Symbol	Pin No.	I/O	Function
V <sub>DD</sub>	15, 26, 36, 46, 56, 62, 71, 95, 106, 116, 131, 141, 151	_	+5V power supply
GND	14, 25, 35, 45, 55, 61, 70, 94, 105, 115, 130, 140, 150	_	Ground

# • System control

Symbol	Pin No.	I/O	Function
CLKIN	8	I	External clock input
CLKOUT	13	0	Internal system clock output
RESET	1	ı	Internal system reset signal input

### • Interrupt

Symbol	Pin No.	I/O	Function
INT4 - INT1	2, 3, 4, 5	I	Maskable external interrupt input  • Falling edge detection





### • External data memory interface

Symbol	Pin No.	I/O	Function
X/Y	20	O (3S)	Memory select signal output  O: X memory is used.  T: Y memory is used.
DA15 - DA0	Note 1.	O (3S)	Address bus to external data memory  External data memory is accessed.  During the external memory is not accessed, these pins keep the previous level.  These pins are set to low level; 0x0000, by reset.  They continue outputting low level until the first external memory access.
D15 - D0	Note 2.	I/O (3S)	16 bits data bus to external data memory     External data memory is accessed.
MRD	17	O (3S)	Read output  Reads external memory
MWR	16	O (3S)	Write output  • Writes external memory
WAIT	6	I	Wait signal input  Wait cycle is input when external memory is read.  No wait  Wait
HOLDRQ	7	I	Hold request signal input  Input low level when external data memory bus is expected to use.
BSTB	18	0	Bus strobe signal output  • Outputs low level while the μPD77016 is occupying external memory bus.
HOLDAK	19	0	<ul> <li>Hold acknowledge signal output</li> <li>Outputs low level when the μPD77016 permits external device to use external data memory bus.</li> </ul>

- Note 1. DA15 to DA0 pins are located on Pin No. 21 24, 27 34, 37 40.
  - **2.** D15 to D0 pins are located on Pin No. 41 44, 47 54, 57 60.
- ★ Remark The state of the pins added 3S becomes high impedance when the external memory is not accessed or bus release signal (HOLDAK = 0) is output.





### • Serial interface

Symbol	Pin No.	I/O	Function
SCK1	65	I	Clock input for serial 1
SORQ1	68	0	Serial output 1 request
SOEN1	69	I	Serial output 1 enable
SO1	67	O (3S)	Serial data output 1
SIEN1	64	I	Serial input 1 enable
SI1	63	I	Serial data input 1
SCK2	76	I	Clock input for serial 2
SORQ2	73	0	Serial output 2 request
SOEN2	72	I	Serial output 2 enable
SO2	74	O (3S)	Serial data output 2
SIEN2	77	I	Serial input 2 enable
SI2	78	I	Serial data input 2
SIAK1	66	0	Serial input 1 acknowledge
SIAK2	75	0	Serial input 2 acknowledge

**Remark** The state of the pins added 3S becomes high impedance, when data output have been finished or RESET is input.





#### · Host interface

Symbol	Pin No.	I/O	Function
HA1	83	I	Specifies register which HD7 to HD0 access  1: Accesses HST: Host interface status register when HA1 = 0  0: Accesses HDT(out): Host transmit data register when HRD = 0  0: Accesses HDT(in): Host receive data register when HWR = 0
HA0	82	I	Specifies bits of registers which HD7 to HD0 access  1: Accesses bits 15-8 of HST, HDT (out), HDT (in)  0: Accesses bits 7-0 of HST, HDT (out), HDT (in)
HCS	79	I	Chip select input
HRD	80	I	Host read input
HWR	81	I	Host write input
HRE	92	0	Host read enable output
HWE	93	0	Host write enable output
HD7 - HD0	84 - 91	I/O (3S)	8 bits host data bus

Remark The state of the pins added 3S becomes high impedance when the host does not access host interface.

# • I/O port

Symbol	Pin No.	I/O	Function
P3 - P0	9 - 12	I/O	I/O port





#### • External instructions memory interface

Symbol	Pin No.	I/O	Function
IA15 - IA0	Note 1.	O (3S)	Address bus to external instruction memory  • Even the internal instruction memory is accessed, the address is output to the external instruction memory.  In this case, the μPD77016 ignores data of external instruction memory output.
ID31 - ID0	Note 2.	I/O (3S)	32 bits instruction input
PWR	129	O (3S)	Program memory write strobe  • Write strobe for external instruction memory. This pin loads program to external instruction memory (not internal memory) while μPD77016 is in boot operation.

Note 1. IA15 to IA0 pins are located on these pins: 101 to 104, 107 to 114, 117 to 120

2. ID31 to ID0 pins are located on these pins: 121 to 128, 132 to 139, 142 to 149, 152 to 159

 $\textbf{Remark} \quad \text{The state of the pins added 3S becomes high impedance when } \overline{\textbf{RESET}} \text{ is input.}$ 

### • Debugging interface

Symbol	Pin No.	I/O	Function
TDO	96	0	For debugging
TICE	97	0	For debugging
тск	98	I	For debugging
TDI	99	I	For debugging
TMS	100	I	For debugging



#### 1.2 Recommended Connection for Unused Pins

Pin	I/O	Recommended connection
INT1 - INT4	1	connect to V <sub>DD</sub>
X/Y	0	open
DA0 - DA15	0	
D0 - D15 Note 1	I/O	connect to V <sub>DD</sub> or GND, via a resistor
MRD, MWR	0	open
WAIT	I	connect to V <sub>DD</sub>
HOLDRQ	I	
BSTB	0	open
HOLDAK	0	
SCK1, SCK2	I	connect to V <sub>DD</sub> or GND
SI1, SI2	I	
SOEN1, SOEN2	I	connect to GND
SIEN1, SIEN2	I	
SORQ1, SORQ2	0	open
SO1, SO2	0	
SIAK1, SIAK2	0	
HA0, HA1	I	connect to V <sub>DD</sub> or GND
HCS	I	connect to V <sub>DD</sub>
HRD, HWR	I	
HRE, HWE	0	open
HD0 - HD7 Note 2	I/O	connect to V <sub>DD</sub> or GND, via a resistor
P0 - P3	I/O	
ID0 - ID31	I/O	
IA0 - IA15	0	open
PWR	0	
тск	I	connect to GND, via a resistor
TDO, TICE	0	open
TMS, TDI	I	open(pull-up internally)
CLKOUT	0	open

**Notes 1.** Can leave open, if no access to external data memory is executed in the whole of program.

But in the HALT mode when the current consumption is reduced, connect a pin as recommended connection.

2. Can leave open, if HCS, HRD, HWR are fixed to high level.

But in the HALT mode when the current consumption is reduced, connect a pin as recommended connection.

Remark I: Input pin, O: Output pin, I/O: Input/Output pin



#### 2. FUNCTIONS

#### 2.1 Pipeline Processing

This section describes the  $\mu$ PD77016 pipeline processing.


#### 2.1.1 Outline

The  $\mu$ PD77016 basic operations are executed in following 3-stage pipeline.

- (1) instruction fetch; if
- (2) Instruction decoding; id
- (3) execution; ex

When the  $\mu$ PD77016 operates a result of a instruction just executed before, the data is input to ALU in parallel with written back to general registers. Pipeline processing actualizes programming without delay time to execute instructions and write back data. Three successive instructions and their processing timing are shown below.

#### **Pipeline Processing Timing**



#### 2.1.2 Instructions with Delay

The following instructions have delay time in execution.

- (1) Instructions to control interrupt
  - 2 instruction cycles have been taken between instruction fetch and execution.
- (2) Inter-register transfer instructions and immediate data set instructions

  When data is set in data pointer, it needs 2 instruction cycles before the data is valid.



#### 2.2 Program Control Unit

Program control unit controls not only count up of program counter in normal operation, but loop, repeat, branch, halt and interrupt.

In addition to loop stack of loop 4 level and program stack of 15 level, software stack can be used for multi-loop and multi-interrupt/subroutine call.

The  $\mu$ PD77016 has external 4 interruptions and internal 6 interruptions from peripheral, and specifies interrupt enable or disable independently.

The HALT instruction causes the µPD77016 to place in low power standby mode.


When the HALT instruction is executed, power consumption decreases. HALT mode is released by interrupt input or hardware reset input. It takes several system clock to recover.

#### 2.3 Operation Unit

Operation unit consists of the following five parts.

- 40 bits general register × 8 for data load/store and input/output of operation data
- 16 bits  $\times$  16 bits + 40 bits  $\rightarrow$  40 bits multiply accumulator
- 40 bits Data ALU
- 40 bits barrel shifter
- SAC: shifter and count circuit.

Standard word length is 40 bits to make overflow check and adjustment easy, and to accumulate the result of 16 bits  $\times$  16 bits multiplication correctly.



#### 2.3.1 General register (R0 to R7)

The  $\mu$ PD77016 has eight 40 bits registers for operation input/output and load/store with memory. General register consists of the following three parts.

- R0L to R7L (bit 15 to bit 0)
- R0H to R7H (bit 31 to bit 16)
- R0E to R7E (bit 39 to bit 32)

But each of RnL, RnH and RnE are treated as a register in the following conditions.

#### (1) General register used as 40 bits register

General registers are treated as 40 bits register, when they are used for the following aims.

- (a) Operand for triminal operation (except for multiplier input)
- (b) Operand for dyadic operation (except for multiplier and shift value)
- (c) Operand for monadic operation (except for exponent instructions)
- (d) Operand for operation
- (e) Operand for conditional judge
- (f) Destination for load instruction (with sign extension and 0 clear)

### (2) General register used as 32 bits register

Bit 31 to bit 0 of general register are treated as 32 bits register, when it is used for a operand of exponent instruction.



### (3) General register used as 24 bits register

Bit 39 to bit 16 of general register are treated as 24 bits register, when it is used for destination with extended sign for a load/store instruction.

### (4) General register used as 16 bits register

Bit 31 to bit 16 of general register are treated as 16 bits register, when it is used for the following aims.

- (a) Signed operand for multiplier
- (b) Source/destination for load/store instruction

Bit 15 to bit 0 of general register are treated as 16 bits register, when it is used for the following aims.

- (c) Unsigned operand for multiplier
- (d) Shift value for shift instruction
- (e) Source/destination for load/store instruction
- (f) Source/destination for inter-register transfer instruction
- (g) Destination for immediate data set instruction
- (f) Hardware loop times

#### (5) General register used as 8 bits register

Bit 39 to bit 32 of general register are treated as 8 bits register, when it is used for source/destination of load/ store instruction.

#### 2.3.2 MAC: Multiply ACcumulator

MAC multiplies a pair of 16 bits data, and adds or subtract the result and 40 bits data. MAC outputs 40 bits data.

MAC operates three types of multiplication: signed data  $\times$  signed data, signed data  $\times$  unsigned data and unsigned data  $\times$  unsigned data.

Result of multiplication and 40 bits data for addition can be added after 1 or 16 bits arithmetic shift right.

#### 2.3.3 ALU: Arithmetic Logic Unit

ALU performs arithmetic operation and logic operation. Both input/output data are 40 bits.

#### 2.3.4 BSFT: Barrel ShiFTer

BSFT performs shift right/left operation. Both input/output data are 40 bits. There are two types of shift right operations; arithmetic shift right which sign is extended, and logic shift right which is input 0 in MSB first.

#### 2.3.5 SAC: Shifter And Count Circuit

SAC calculates and outputs shift value for normalization. SAC is input 32 bits data and outputs the 40 bits data. Then, bit 39 to bit 5 of output data is always 0.

#### 2.3.6 CJC: Condition Judge Circuit

CJC judges whether condition is true or false with 40 bits input data. A conditional instruction is executed when the result is true, and not executed when the result is false.




#### 2.4 Memory

The  $\mu$ PD77016 has one instruction memory area (64K words  $\times$  32 bits) and two data memory areas (64K words  $\times$  16 bits each). It adopts Harvard-type architecture, with instruction memory area and data memory areas separated.

The  $\mu$ PD77016 has 2 sets of data addressing units, which are dedicated for addressing data memory area. Each addressing unit consists of four data pointers, four index registers, a modulo register and addressing ALU. Memory areas are shown below.

X memory area addresses are specified by DP0 to DP3, and Y memory area addresses are specified by DP4 to DP7. After memory access, DPn (with the same subscript), can be modified by DNn value. Modulo operation is performed with DMX for DP0 to DP3, with DMY for DP4 to DP7.



Caution When any data is accessed or stored to system address, normal operation of the  $\mu$ PD77016 is not assured.



#### 2.4.1 Instruction RAM Outline

The  $\mu$ PD77016 has an instruction RAM (1.5 words  $\times$  32 bits). A system vector area is assigned to 64 words of the instruction RAM. Internal RAM is initialized and rewritten by boot program.

Additionally external memory expansion is available as the  $\mu$ PD77016 has interface with the external instruction memory. When RAM is used as the external memory, it can be initialized and rewritten by boot program.

Boot up ROM contains the program loading instruction code to internal and external instruction RAM.

When the external instruction memory area is accessed, instruction cycle can be 2 or more by wait function.

#### 2.4.2 Data Memory Outline

The  $\mu$ PD77016 has two data memory areas (64 words  $\times$  16 bits each) in X and Y memory areas.

Each memory areas consists of 2K words  $\times$  16 bits data RAM. Additionally, data memory expansion is available as the  $\mu$ PD77016 has interface with the external data memory.

Each data memory area includes on-chip peripheral area which consists of 64 words.

When the external data memory area is accessed, instruction cycle can be 2 or more by wait function.

#### 2.4.3 Data Memory Addressing

There are following two types of data memory addressing.

· Direct addressing

The address is specified in the instruction field.

· Indirect addressing

The address is specified by the data pointer (DP). DP can get a bit reverse before addressing. It can update the DP value after accessing data memory.



#### 2.5 On-chip Peripheral Circuit

The  $\mu$ PD77016 includes serial interface, host interface, general input/output ports and wait cycle registers. They are mapped in both X and Y memory areas, and are accessed as memory mapped I/O by the  $\mu$ PD77016 CPU.

#### 2.5.1 Serial Interface Outline

The  $\mu$ PD77016 has 2 channel serial interfaces. Serial I/O clock must be provided from external. Frame length can be programmed independently to be 8 bits or 16 bits. MSB first or LSB first can also be selected. Data is input/output by hand shaking for an external device, and by interrupts, polling or wait function in internal.

#### 2.5.2 Host Interface Outline

The  $\mu$ PD77016 has 8 bits parallel ports as host interface to input/output data to and from host CPU and DMA controller. When an external device accesses host interface, HA0 and HA1 pins; which are host address input pins; specifies bit 15 to bit 8 and bit 7 to bit 0. The  $\mu$ PD77016 includes 3 registers consisting of 16 bits, which are dedicated for input data, output data and status. The  $\mu$ PD77016 has three types of interface method for internal and external data; interrupts, polling and wait function.

#### 2.5.3 General Input/output Ports Outline

General input/output ports consist of 4 bits. User can set each port as input or output. The  $\mu$ PD77016 includes two registers. One is 4 bits register for input/output data, and the other is 16 bits for control.

#### 2.5.4 Wait Cycle Register

The wait cycle registers consist of 16 bits. It is used to set wait cycle number when external memory is accessed. 0, 1, 3, or 7 wait cycle can be set in every data area which is divided into 8, and in every X and Y memory area which is divided into 4.

When data area is accessed, wait cycle can be also set by WAIT pin.



#### 3. INSTRUCTIONS

#### 3.1 Outline

All  $\mu$ PD77016 instructions are one-word instructions, consisting of 32 bits. And they are executed in 30 ns (min.) per instruction. There are following 9 instruction types.

#### (1) Trinomial instructions

: specify the Acc operation. 3 of general registers are specified optionally as the operation object.

#### (2) Dyadic operation instructions

: specify the Acc, ALU or shifter operation. 2 of general registers are specified optionally as the operation object. Some instructions can specify a general register and immediate data.

#### (3) Monadic operation instructions

: specify operations by ALU. 1 general register is specified optionally as the operation object.

#### (4) Load/store instructions

: transfer 16 bits data from memory to general registers, from general registers to memory and between general registers.

#### (5) Inter-register transfer instructions

: transfer data between general register and other registers.

#### (6) Immediate data set instructions

: set immediate data at general registers or each registers of address operation unit.

#### (7) Branch instructions

: specify the direction of the program flow.

#### (8) Hardware loop instructions

: specify times of instruction repeating.

#### (9) Control Instructions

: specify the control program.





### 3.2 Instruction Set and Operation

An operation is written according to the rules for expressing. An expression of instructions having two or more descriptions can have only one selected.

### (a) Expressions and selectable registers

Expression and selectable registers are shown as follows.

Expression	Selectable registers
ro, ro', ro"	R0 - R7
rl, rl'	R0L - R7L
rh, rh'	R0H - R7H
re	R0E - R7E
reh	R0EH - R7EH
dp	DP0 - DP7
dn	DN0 - DN7
dm	DMX, DMY
dpx	DP0 - DP3
dpy	DP4 - DP7
dpx_mod	DPn, DPn++, DPn, DPn##, DPn%%, !DPn## (n = 0 - 3)
dpy_mod	DPn, DPn++, DPn, DPn##, DPn%%, !DPn## (n = 4 - 7)
dp_imm	DPn##imm (n = 0 - 7)
*×××	content of memory address xxx
	<b>Example</b> When the content of DP0 register is 1000, *DP0 shows the content of memory address 1000.





#### (b) Modifying data pointers

Data pointers are modified after memory access. The results are valid immediately after instruction execution. It is impossible to modify without memory access.

Description	Operation
DPn	No operation: DPn value does not change.
DPn++	DPn ← DPn+1
DPn	DPn ← DPn−1
DPn##	DPn ← DPn + DNn: Adds DN0-DN7 corresponding to DP0-DP7 <b>Example</b> DP0 ← DP0 + DN0
DPn%%	$(n = 0 - 3)$ DPn = $((DP_L + DNn) \mod (DMX + 1)) + DP_H$
	(n = 4 - 7) DPn = ((DPL + DNn ) mod (DMY + 1)) + DPH
!DPn##	Access memory after DPn value is bit-reversed  After memory access, DPn ← DPn + DNn
DPn##imm	DPn ← DPn + imm

#### (c) Concurrent processing instructions

O shows concurrent processing instruction.

Instruction names are shown in abbreviation.

TRI : Trinomial DYAD : Dyadic MONAD : Monadic

TRANS : Inter-register transfer IMM : Immediate data set

BR : Branch

LOOP : Hardware loop

CTR : Control

#### (d) State of Overflow flag (OV)

The following marks show the  $\mu PD77016$  overflow flag state.

Not affected

1: 1 is set when the result of operation is overflow.

Caution If overflow does not occur after operation, OV is not reset, and keeps the state before operation.

 $\mu$ PD77016 INSTRUCTION SET

						Cor	ncurrent V	Vriting Pro	cessing				Flag
	Name	Mnemonic	Operation	TRI.	DYAD.	MONAD.	Load/ store	TRANS.	IMM.	BR.	LOOP.	CTL.	OV
	Multiply add	ro = ro + rh*rh'	ro ← ro+rh*rh'				0						<b>1</b>
	Multiply sub	ro = ro-rh*rh'	ro ← ro–rh*rh'				0						<b>1</b>
Trinomial _	Sign unsign Multiply add	ro = ro + rh*rl (rl should be a plus integral number.)	ro ← ro+rh*rl				0						<b>\$</b>
	Unsign unsign Multiply add	ro=ro+rl*rl' (rl and rl' should be a plus integral number.)	ro ← ro+rl*rl'				0						<b>\$</b>
	1 bit shift Multiply add	ro=(ro>>1)+rh*rh'	$ro \leftarrow \frac{ro}{2} + rh*rh'$				0						1
	16 bits shift Multiply add	ro = (ro>>16)+rh*rh'	$ro \leftarrow \frac{ro}{2^{16}} + rh*rh'$				0						•
	Multiply	ro=rh*rh'	ro ← rh*rh'				0						
	Add	ro"=ro+ro'	ro" ← ro+ro'				0						<b>\$</b>
	Immediate add	ro'=ro+imm	$ro' \leftarrow ro+imm \ (imm \ 1)$										1
	Sub	ro"=ro-ro'	ro" ← ro−ro'				0						<b>1</b>
	Immediate sub	ro'=ro-imm	ro' ← ro−imm (imm 1)										<b>1</b>
Dyadic	Arithmetic right shift	ro'=ro SRA rl	ro' ← ro >> rl				0						
	Immediate arithmetic right shift	ro'=ro SRA imm	ro' ← ro >> imm										•
	Logic right shift	ro'=ro SRL rl	ro' ← ro >> rl				0						
	Immediate Logic right shift	ro'=ro SRL imm	$ro' \leftarrow ro >> imm$										
	Logic left shift	ro'=ro SLL rl	ro' ← ro << rl				0						
	Immediate logic left shift	ro'=ro SLL imm	$ro' \leftarrow ro << imm$										•

						Cor	current V	Vriting Prod	essing				Flag
	Name	Mnemonic	Operation	TRI.	DYAD.	MONAD.	Load/ store	TRANS.	IMM.	BR.	LOOP.	CTL.	OV
	And	ro" = ro & ro'	ro" ← ro & ro'				0						•
	Immediate and	ro' = ro & imm	ro' ← ro & imm										
	Or	ro" = ro   ro'	ro" ← ro   ro'				0						
Dyadic	Immediate or	ro' = ro   imm	$ro' \leftarrow ro \mid imm$										•
Dyadio	Exclusive or	ro" = ro ^ ro'	ro" ← ro ^ ro'				0						•
	Immediate exclusive or	ro = ro ^ imm	ro ← ro ^ imm										•
	Less than	ro" = LT(ro, ro')	$ \begin{aligned} & \text{if(ro$				0						•
	Clear	CLR(ro)	ro ← 0x000000000				0					0	
	Increment	ro' = ro + 1	ro' ← ro + 1				0					0	1
	Decrement	ro' = ro - 1	ro' ← ro − 1				0					0	1
Dyadic Ex  Im  Col  Im  Le  Col  Inc  At  Or  At  Ex  Ex	Absolute	ro' = ABS (ro)	$ \begin{tabular}{ll} if (ro<0) \\ \{ro' \leftarrow -ro\} \\ else \{ro' \leftarrow ro\} \end{tabular} $				0					0	<b>\$</b>
	One's complement	ro' = ~ro	ro' ← ~ro				0					0	
	Two's complement	ro' = -ro	ro' ← −ro				0					0	1
Monadic	Clip	ro' = CLIP (ro)	if (ro>0x007FFFFFF) {ro' $\leftarrow$ 0x007FFFFFFF] else if, (ro<0xFF80000000) {ro' $\leftarrow$ 0xFF80000000} else {ro' $\leftarrow$ ro}				0					0	<b>\$</b>
	Round	ro' = ROUND (ro)	if (ro>0x007FFF0000) {ro' ← 0x007FFF0000} else if, (ro>0xFF80000000) {ro' ← 0xFF80000000} else {ro' ← (ro + 0x8000) & 0xFFFFFF0000}				0					0	<b>\$</b>
	Exponent	ro' = EXP (ro)	$ro' \leftarrow log_2  (\frac{1}{ro})$				0					0	
	Substitution	ro' = ro	ro' ← ro				0					0	

$\mathcal{I}$
ס
Ĭ
7
0
_

				Concurrent Writing Processing									
	Name	Mnemonic	Operation	TRI.	DYAD.	MONAD.	Load/ store	TRANS.	IMM.	BR.	LOOP.	CTL.	OV
	Cumulation	ro'+ = ro	ro' ← ro'+ro				0					0	1
	Degression	ro'- = ro	ro' ← ro'−ro				0					0	1
Monadic	Division	ro'/ = ro	$ if (sign(ro')==sign(ro)) \\ \{ro' \leftarrow (ro'-ro)<<1\} \\ else \\ \{ro' \leftarrow (ro'+ro)<<1\} \\ if (sign(ro')==0 \\ \{ro' \leftarrow ro'+1\} $				0					0	<b>\$</b>
Load/store Sec	Parallel load/store Note1, Note2.	ro=*dpx_mod ro'=*dpy_mod ro=*dpx_mod *dpy_mod=rh *dpx_mod=rh ro=*dpy_mod *dpx_mod=rh *dpy_mod=rh'	$ro \leftarrow *dpx, ro' \leftarrow *dpy$ $ro \leftarrow *dpx, *dpy \leftarrow rh$ $*dpx \leftarrow rh, ro \leftarrow *dpy$ $*dpx \leftarrow rh, *dpy \leftarrow rh'$	0	0	0							•
	Section load/store Note1, Note2, Note 3.	dest=*dpx_mod dest'=*dpy_mod  dest=*dpx_mod *dpy_mod=source  *dpx_mod=source dest=*dpy_mod  *dpx_mod=source *dpy_mod=source'	$\begin{aligned} & \text{dest} \leftarrow *\text{dpx},  \text{dest'} \leftarrow *\text{dpy} \\ & \text{dest} \leftarrow *\text{dpx},  *\text{dpy} \leftarrow \text{source} \\ & *\text{dpx} \leftarrow \text{source},  \text{dest} \leftarrow *\text{dpy} \\ & *\text{dpx} \leftarrow \text{source},  *\text{dpy} \leftarrow \text{source'} \end{aligned}$	-									•

- **Note 1.** One or both of a mnemonic pair can be written.
  - 2. After execution of load/store, data is modified by mod.
  - 3. One of following mnemonic should be selected: dest, dest' = {ro, reh, re, rh, rl}, source, source' = {re, rh, rl}.

				Concurrent Writing Processing									
	Name	Mnemonic	Operation	TRI.	DYAD.	MONAD.	Load/ store	TRANS.	IMM.	BR.	LOOP.	CTL.	OV
	Direct addressing load/store <b>Note 1.</b>	dest = *addr	dest ← *addr										
Load/store	load/store Note 1.	*addr = source	*addr ← source										
2544,51575	Immediate index	dest = *dp_imm	dest ← *dp										
	load/store Note 2.	*dp_imm = source	*dp ← source										
Inter-register	Inter-register transfer Note 3.	dest = rl	dest ← rl										
transfer		rl = source	rl ← source										
	Immediate data set	rl = imm (provided imm = 0-0xFFFF)	rl ← imm										
Immediate data set		dp = imm (provided imm = 0-0xFFFF)	dp ← imm										
data 36t		dn = imm (provided imm = 0-0xFFFF)	dn ← imm										
		dm = imm (provided imm = 1-0xFFFF)	$dm \leftarrow imm$										

- Note 1. One of following mnemonic should be selected: dest = {ro, reh, re, rh, rl}, source = {re, rh, rl}, add = One of following mnemonic should be selected: dest = {ro, reh, re, rh, rl}, source = {re, rh, rl}, add = One of following mnemonic should be selected: dest = {ro, reh, re, rh, rl}, source = {re, rh, rl}, add = One of following mnemonic should be selected: dest = {ro, reh, re, rh, rl}, source = {re, rh, rl}, add = One of following mnemonic should be selected: dest = {ro, reh, re, rh, rl}, source = {re, rh, rl}, add = One of following mnemonic should be selected: dest = {ro, reh, re, rh, rl}, source = {re, rh, rl}, add = One of following mnemonic should be selected: dest = {ro, reh, re, rh, rl}, source = {re, rh, rl}, add = {re, rh, rl
  - 2. One of following mnemonic should be selected:  $dest = \{ro, reh, re, rh, rl\}$ ,  $source = \{re, rh, rl\}$ .
  - **3.** Any register except general registers should be selected as dest or source.

ZEC

_
u
ס
7
7
0
_
6

						Cor	ncurrent \	Writing Pro	cessing				Flag
	Name	Mnemonic	Operation	TRI.	DYAD.	MONAD.	Load/ store	TRANS.	IMM.	BR.	LOOP.	CTL.	OV
	Jump	JMP imm	$PC \leftarrow imm$									0	•
	Inter-register indirect jump	JMP dp	PC ← dp									0	
	Subroutine call	CALL imm	$SP \leftarrow SP + 1$ $STK \leftarrow PC +$ $PC \leftarrow imm$									0	•
Branch	Inter-register indirect subroutine call	CALL dp	$SP \leftarrow SP + 1$ $STK \leftarrow PC + 1$ $PC \leftarrow dp$									0	•
	Return	RET	PC ← STK SP ← SP − 1									0	•
1	Return from interrupt	RETI	$ \begin{array}{c} PC \leftarrow STK \\ STK \leftarrow SP-1 \ \ Restore \ the \\ interrupt \ enable \ flag \\ \end{array} $									0	•
Hardware loop	Repeat	REP count	$\begin{array}{ll} \text{start} & \text{RC} \leftarrow \text{count} \\ & \text{RF} \leftarrow 0 \\ \text{repeat} & \text{PC} \leftarrow \text{PC} \\ & \text{RC} \leftarrow \text{RC} - 1 \\ \text{end} & \text{PC} \leftarrow \text{PC} + 1 \\ & \text{RF} \leftarrow 1 \end{array}$										•
	Loop	LOOP count (Mnemonics more than two lines)	$\begin{array}{ccc} \text{start} & \text{RC} \leftarrow \text{count} \\ & \text{RF} \leftarrow 0 \\ \text{repeat} & \text{PC} \leftarrow \text{PC} \\ & \text{RC} \leftarrow \text{RC} - 1 \\ \text{end} & \text{PC} \leftarrow \text{PC} + 1 \\ & \text{RF} \leftarrow 1 \end{array}$										•
	Loop pop	LPOP	$\begin{tabular}{ll} LC \leftarrow LSR3 \\ LE \leftarrow LSR2 \\ LS \leftarrow LSR1 \\ LSP \leftarrow LSP-1 \end{tabular}$										•
Control	No operation	NOP	PC ← PC + 1										
	Halt	HALT	CPU stop										
	If	IF (ro cond)	Conditional judge			0		0		0			•
	Forget interrupt	FINT	Forget interrupt request										





### 4. ELECTRICAL SPECIFICATIONS

#### Absolute maximum ratings ( $T_A = +25$ °C)

Parameters	Symbol	Conditions	Ratings	Unit
Power supply voltage	V <sub>DD</sub>		-0.5 to +7.0	V
Input voltage	Vı		-0.5 to V <sub>DD</sub> + 0.5	V
Output voltage	Vo		-0.5 to V <sub>DD</sub> + 0.5	V
Storage temperature	Tstg		-65 to +150	°C
Operating ambient temperature	TA		-40 to +85	°C

Caution Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

### Capacitance ( $T_A = +25$ °C, $V_{DD} = 0$ V)

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Сι	f <sub>c</sub> = 1 MHz Unmeasured pins returned to 0			15	pF
Output capacitance	Со	V.			15	pF

#### DC characteristics (T<sub>A</sub>=-40 to +85 °C, V<sub>DD</sub> = 5 V $\pm 10$ %)

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High level input voltage	VIH	except for RESET, CLKIN, INT1 - INT4, WAIT, HCS, HRD, HWR, TCK, TDI, TMS	2.2		V <sub>DD</sub> + 0.5	V
	VIHC	RESET, INT1 - INT4, WAIT, HCS, HRD, HWR, TCK, TDI, TMS	0.7V <sub>DD</sub>		VDD + 0.5	V
Low level input voltage	VIL	except for RESET, CLKIN, -0.5 INT1 - INT4, WAIT, HCS, HRD, HWR, TCK, TDI, TMS		+0.8	V	
	VILC	RESET, INT1 - INT4, WAIT, HCS, HRD, HWR, TCK, TDI, TMS	-0.5		0.2V <sub>DD</sub>	V
High level CLKIN voltage	VIHX		0.8V <sub>DD</sub>		V <sub>DD</sub> + 0.5	V
Low level CLKIN voltage	VILX		-0.5		0.2V <sub>DD</sub>	V
High level output voltage	Vон	Iон = −2.5 mA	0.8V <sub>DD</sub>			V
Low level output voltage	VoL	IoL = 2.5 mA			0.4	V
Low level input current	lıL	TDI, TMS, V <sub>I</sub> = 0 V			-400	μΑ
High level input leak current	Ішн	VI = VDD			10	μΑ
Low level input leak current	ILIL	except for TDI, TMS, V <sub>I</sub> = 0 V			-10	μΑ
Power supply current	IDDNote	Active mode, t <sub>cCl</sub> = 15 ns V <sub>IH</sub> = V <sub>DD</sub> , V <sub>IL</sub> = 0 V, no load		140	300	mA
	Ідрн	HALT mode, t <sub>CCI</sub> = 15 ns, V <sub>IH</sub> = V <sub>DD</sub> , V <sub>IL</sub> = 0 V, no load		80		mA
	IDDS	CLKIN = 0 V V <sub>IH</sub> = V <sub>DD</sub> , V <sub>IL</sub> = 0 V, no load		10		μΑ


**Note** The TYP. value is measured when a general program is executed, and  $V_{DD} = 5 \text{ V}$  condition. The MAX. value is measured when a special program that max. switching required is executed, and  $V_{DD} = 5.5 \text{ V}$  condition.





### Measurement Standards Common to Switching Characteristics







AC Characteristics ( $T_A = -40 \text{ to } +85 \text{ °C}$ ,  $V_{DD} = 5 \text{ V } \pm 10\%$ ,  $C_L = 30 \text{ pF}$ )

### Clock

### **Required Timing Condition**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CLKIN cycle time	tcCI		15		500	ns
CLKIN high level width	twciH		6.75		0.55 tcci	ns
CLKIN low level width	twciL		6.75		0.55 tcci	ns
CLKIN rise/fall time	<b>t</b> rfCI				6	ns

#### **Switching Characteristics**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CLKOUT cycle time	tcco			2t₀cı		ns
CLKOUT level width	twco		t₀cı – 3			ns
CLKOUT rise/fall time	trfCO				3	ns






# Reset, Interrupt


# **Required Timing Condition**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
RESET low level width	tw(RL)		4tcco			ns
RESET recovery time	trec(R)		4tcco			ns
INT1-INT4 low level width	tw(INTL)		3tcco			ns
INT1-INT4 recovery time	trec(INT)		3t₀co			ns


# **Clock Input/Output Timing**



### Reset, Interrupt Timing



### **Interrupt Timing**







# **External Data Memory Access**

# **Required Timing Condition**


Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Read data setup time	tsuDDRD		14			ns
Read data hold time	thDDRD		0			ns
WAIT setup time	tsuWA		8			ns
WAIT hold time	thWA		0			ns

# **Switching Characteristics**


Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Address output delay time	<b>t</b> dDA		0		6	ns
MRD output delay time	tdDR		0		8	ns
MRD hold time	thDR		0		8	ns
Write data setup time	tsDDWD		t <sub>cCI</sub> + t <sub>wCIH</sub> - 15 + t <sub>cDW</sub> Note			ns
Write data output hold time	thddwd		0		15	ns
MWR output delay time	tadw		twcin – 4			ns
MWR setup time	tsuDW		twcil - 4			ns
MWR low level width	twDWL		t <sub>cCI</sub> - 4 + t <sub>cDW</sub> Note			ns
MWR high level width	t <sub>wDWH</sub>		t <sub>cCl</sub> - 4			ns

Note tcDw: Data wait cycle

# External Data Memory Read Operation



### **External Data Memory Write Operation**







### **External Instruction Memory Access**

# **Required Timing Condition**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ID setup time (to CLKOUT ↑)	tsuID		14			ns
ID hold time (to CLKOUT ↑)	thiD		0			ns


# **Switching Characteristics**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IA output delay time	<b>t</b> dIA			10		ns
IA hold time	thiA		0		6	ns
ID write setup time	tsIDW		tccı + twcін — 15			ns
ID write hold time	thiDW		0			ns
PWR output delay time	talW			10		ns
Address → PWR setup time	td(IAV-IWV)		tcci + twciн — 4			ns
PWR setup time	tsulW		twcil - 4			ns
PWR width	twiw		tcco - 4 + tciw			ns


Remark tolw: Instruction wait cycle



## **External Instruction Memory Read Operation**



## **External Instruction Memory Write Operation**







#### **Bus Arbitration**


# **Required Timing Condition**


Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
HOLDRQ setup time	tsuHRQ		8			ns
HOLDRQ hold time	thHRQ		0			ns

## **Switching Characteristics**


Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
BSTB hold time	thBS		0		6	ns
BSTB output delay time	tdBS		0		6	ns
HOLDAK output delay time	<b>t</b> dHAK		0		6	ns
HOLDAK hold time	thHAK		0		6	ns
Data hold time when bus arbitration	th(BS-D)				15	ns
Data valid time after bus arbitration	tv(BS-D)				15	ns

## **Bus Arbitration Timing (Bus idle)**





## **Bus Arbitration Timing (Bus slave)**







#### **Serial Interface**

#### **Required Timing Condition**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK input cycle time	tesc		2tcco			ns
SCK input high/low level width	twsc		25			ns
SCK input rise/fall time	trfSC			3	20	ns
SOEN recovery time	trecSOE		10			ns
SOEN hold time	thsoe		5			ns
SIEN recovery time	trecSIE		10			ns
SIEN hold time	thsiE		5			ns
SI setup time	tsuSI		10			ns
SI hold time	thsi		0			ns

#### **Switching Characteristics**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SORQ output delay time	tdsor		0		30	ns
SORQ hold time	thsor		0		30	ns
SO valid time	tvso		0		30	ns
SO hold time	thso				60	ns
SIAK output delay time	tdSIA		0		30	ns
SIAK hold time	thSIA		0		30	ns


#### **Notes for Serial Clock**

Serial clock inputs SCK1 and SCK2 are sensitive to any kind of interfering signals (noise on power supply, induced voltage, etc.). Spurious signals can cause malfunction of the device. Special care for the serial clock design should be taken. Careful grounding, decoupling and short wiring of SCK1 and SCK2 are recommended. Intersection of SCK1 and SCK2 with other serial interface lines or close wiring to lines carrying high frequency signals or large changing currents should be avoided.


It considers for the serial clock to make a waveform stable especially about the rising and falling.



**Example 1. good example**Straight rising form and falling form





**Example 2. no good example** It doesn't bound. It doesn't make noise one above another.




**Example 3. no good example** It doesn't make a stair stepping.


## **Serial Output Timing 1**





## Serial Input Timing 1










#### **Host Interface**

# **Required Timing Condition**


Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
HRD delay time	tdHR		0			ns
HRD width	twHR		2tcco			ns
HCS, HA0, HA1 read hold time	thHCAR		5			ns
HCS, HA0, HA1 write hold time	thHCAW		5			ns
HRD, HWR recovery time	trecHS		2tcco			ns
HWR delay time	tdHW		0			ns
HWR width	twHW		2tcco			ns
HWR hold time	thHDW		5			ns
HWR setup time	tsuHDW		20			ns

# **Switching Characteristics**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
HRE, HWE output delay time	t <sub>dHE</sub>				30	ns
HRE, HWE hold time	thHE				20	ns
HRD valid time	tvHDR				30	ns
HRD hold time	thHDR		0			ns



## **Host Write Interface Timing**







## **General Input/Output Ports**


## **Required Timing Condition**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Port input setup time	tsuPI		10			ns
Port input hold time	thPI		10			ns

## **Switching Characteristics**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Port output delay time	tdPO		0		30	ns

#### **General Input/Output Ports Timing**







## **Debugging Interface (JTAG)**


## **Required Timing Condition**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
TCK cycle time	tстск		4tcco			ns
TCK high level width	twтскн		50			ns
TCK low level width	twtckl		50			ns
TCK rise/fall time	trfTCK			3	20	ns
TMS, TDI setup time	tsuDI		10			ns
TMS, TDI hold time	thDI		15			ns
Input pin setup time	tsuJIN		10			ns
Input pin hold time	thJIN		0			ns

#### **Switching Characteristics**

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
TDO output delay time	tdDO		0		30	ns
Output pin output delay time	tалопт				30	ns

## **Debugging Interface Timing**




Remark For the details of JTAG, refer to "IEEE1149.1."




#### 5. PACKAGE DRAWING

# 160 PIN PLASTIC QFP (FINE PITCH) (□24)



detail of lead end



#### NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	26.0±0.2	1.024 <sup>+0.008</sup> -0.009
В	24.0±0.2	0.945±0.008
С	24.0±0.2	0.945±0.008
D	26.0±0.2	$1.024^{+0.008}_{-0.009}$
F	2.25	0.089
G	2.25	0.089
Н	$0.22^{+0.05}_{-0.04}$	0.009±0.002
ı	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
K	1.0±0.2	$0.039^{+0.009}_{-0.008}$
L	0.5±0.2	$0.020^{+0.008}_{-0.009}$
М	0.17 <sup>+0.03</sup> <sub>-0.07</sub>	0.007+0.001
N	0.10	0.004
Р	2.7	0.106
Q	0.4±0.1	0.016+0.004
R	3°+7°	3°+7°
S	3.3 MAX.	0.130 MAX.

S160GM-50-JMD,KMD





#### 6. RECOMMENDED SOLDERING CONDITIONS

When soldering this product, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

#### Surface mount device

 $\mu$ PD77016GM-KMD: 160-pin plastic QFP (FINE PITCH) (24  $\times$  24 mm)

Process	Conditions	Symbol
Infrared ray reflow	Peak temperature: 235 °C or below (Package surface temperature),	IR35-207-1
	Reflow time: 30 seconds or less (at 210 °C or higher),	
	Maximum number of reflow processes: 1 time,	
	Exposure limit <sup>Note</sup> : 7 days (20 hours pre-baking is required at 125 °C	
	afterwards).	
VPS	Peak temperature: 215 °C or below (Package surface temperature),	VP15-207-1
	Reflow time: 40 seconds or less (at 200 °C or higher),	
	Maximum number of reflow processes: 1 time,	
	Exposure limit <sup>Note</sup> : 7 days (20 hours pre-baking is required at 125 °C	
	afterwards).	
Partial heating method	Pin temperature: 300 °C or below,	-
	Heat time: 3 seconds or less (Per each side of the device).	

**Note** Maximum allowable time from taking the soldering package out of dry pack to soldering.

Storage conditions: 25 °C and relative humidity of 65 % or less.

Caution Apply only one kind of soldering condition to a device, except for "partial heating method", or the device will be damaged by heat stress.



## NOTES FOR CMOS DEVICES -

# 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# **③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.