Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



MOS INTEGRATED CIRCUIT μ PD703177(A) / μ PD703445(A)

V850E/CG2TM CarGate-F / V850E/CG5TMCarGate-S 32-/16-BIT ROMLESS MICROCONTROLLER

DESCRIPTION

The V850E/CG2 ("CarGate-F") and V850E/CG5 ("CarGate-S") ROM-less microcontroller, are members of NEC's V850 32-bit RISC family, which match the performance gains attainable with RISC-based controllers to the needs of embedded control applications. The V850 CPU offers easy pipeline handling and programming, resulting in compact code size comparable to 16-bit CISC CPUs. The V850E/CG2 ("CarGate-F") and V850E/CG5 ("CarGate-S") are specially designed for the high performance requirements of sophisticated algorithms and calculations. They combine a powerful CPU-Core with a 32-bit wide external memory interface and iCache. The V850E/CG2 ("CarGate-F") has an additional hardware FPU. Furthermore, they offer an excellent combination of general purpose peripheral functions, like serial communication interfaces (UART, clocked SI) and measurement inputs (A/D converter), with dedicated CAN network support. Thus equipped, the V850E/CG2 ("CarGate-F") and V850E/CG5 ("CarGate-S") are ideally suited for automotive applications, like CAN Gateways. They are also an excellent choice for other applications where a combination of sophisticated peripheral functions and CAN network support is required.

FEATURES

- 32-bit RISC CPU with Harvard Architecture
- 8 K iCache (2-way associative)
- Full-CAN Interface: 5 channels
- Serial Interfaces: 5 channels
 - 3-wire mode: 3 channels
 - UART mode: 2 channels
- Timers: 2 channels
 - 16-bit multi purpose timer/event counter: channels: 2 channels
- 10-bit resolution A/D Converter: 6 channels
- External Bus Interface (32- / 16- / 8-bit data / 24-bit address)

- I/O lines: max. 71
 - 5 V tolerant: 13 ×
- Power supply voltage range:
 - $+3.0 \text{ V} \le \text{V}_{DD3} \le +3.6 \text{ V}$
- Frequency range: up to 40 MHz
- Built-in low power saving mode
- · Built-in clock oscillator circuit with internal PLL
- Built-in clock oscillator circuit with internal spread spectrum PLL for CPU/ BCU clock operation
- Temperature range:
 - -40 °C to +85 °C
- Package:
 - 144 LQFP, 0.5 mm pin-pitch (20 × 20 mm)

ORDERING INFORMATION

Device	Part Number	Package	ROM	RAM	FCAN Option	Operating Temperature (T _A)
V850E/CG2	μPD703177(A)	LQFP144 20 × 20 mm	ROM-less	32 K	5 Channels	-40°C ~ +85°C
V850E/CG5	μPD703445(A)	LQFP144 20 × 20 mm	ROM-less	32 K	5 Channels	-40°C ~ +85°C

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.



INTERNAL BLOCK DIAGRAM

Interrupt INTP0-9 Controller **CPU Core** PC FPU 8 kB TIC00, TIC01 Note 16-bit timer iCache barrel hardware TMC 0 shifter multiplier TOC0 system TIC10, TIC11 16-bit timer registers TMC 1 TOC1 Α L general 32 kB registers U FCRxD01 RAM bus FCAN 01 External interface FCTxD01◀ Memory FCRxD02 Controller FCAN 02 (MEMC) FCTxD02◀ FCRxD03 FCAN 03 FCTxD03◀ Bus control Unit (BCU) FCRxD11-FCAN 11 internal peripheral bus FCTxD11◀ FCRxD12 power supply FCAN 12 FCTxD12⁴ 10-bit A/D $\rm V_{\rm DD}$ Ports 6 channels $V_{\rm SS}$ RXD60 UART60 TXD60 ◀ BRG AV_{Ref} AV_{SS} ANIO to ANI5 RXD61 UART61 Bootstrap TXD61 ◀ Loader BRG CV_{SS} Oscillator and CV_{DD} SI00 clock generator BRG0 SO00 **←** CSI00 ► PCLKOUT with Spread SCK00 ◆ X1 X2 Spectrum PLL, SI01 PLL RESET CSI01 SO01 **◆** SCK01 ◀ MODE2 SI02 -System control MODE1 CSI02 BRG1 MODE0 SCK02 ◀

Figure IN-1: V850E/CG2 CarGate-F / V850E/CG5 CarGate-S Internal Block Diagram

Note: The Floating Point Unit is only available on V850E/CG2 ("CarGate-F")



PIN IDENTIFICATION


A0 to A23	Address Bus	PCLKOUT	Peripheral Clock Output
D0 to D31	Data Bus	PCM0	Port CM0
ANI0 to ANI5	Analog Input	PCS0-PCS4, PCS6	Port CS
AV_{DD}	Analog Power Supply	PCT0, PCT1, PCT4, PCT5	Port CT
AV_{REF}	Analog Reference Voltage	PCD2 to PCD5	Port CD
AV _{SS}	Analog Ground	PDH0 to PDH16	Port DH
CV_{DD}	Clock Generator Power Supply	RXD60 to RXD61	Receive Data Input
CV _{SS}	Clock Generator Ground	SCK00 to SCK02	Serial Clock
FCRXD01 to FCRXD03	CAN Receive Line Input 0	SI00 to SI02	Serial Input
FCTXD01 to FCTXD03	CAN Transmit Line Output0	SO00 to SO02	Serial Output
FCRXD11 to FCRXD12	CAN Receive Line Input 1	TIC00, TIC01, TIC10, TIC11	Timer Input
FCTXD11 to FCTXD12	CAN Transmit Line Output1	TOC0, TOC1	Timer Output
GND_3	Ground for 3 V Power Supply	TXD60 to TXD61	Transmit Data Output
INTP0 to INTP9	External interrupt request	V_{DD3}	3 V Power Supply
MODE0 to MODE2	Mode Inputs	RESET	Reset
NMI	Non-Maskable Interrupt Request	WAIT	Wait
P10 to P17	Port 1	\overline{WRZ} , $\overline{WRZ0}$, $\overline{WRZ1}$	Write Enable
P20 to P27	Port 2	RDZ	Read
P30 to P37	Port 3	CS0-CS4, CS6	Chip Select
P40 to P47	Port 4	X1, X2	Crystal (Main-OSC)
P70 to P75	Port 7		



PIN CONFIGURATION (Top View)

- 144 pin QFP (fine pitch) (20 × 20 × 1.4 mm)
 - μPD703177(A)
 - μPD703445(A)

Figure IN-2: V850E/CG2 CarGate-F / V850E/CG5 CarGate-S Pin Configuration



Note: Marked Pins are 5 V tolerant



Table of Contents

		IN	TERNAL BLOCK DIAGRAM	2
		PII	N IDENTIFICATION	3
		PII	N CONFIGURATION (Top View)	4
1.		Pir	n Functions	9
	1.1		Pins	
	1.2		Port Pins	
	1.3		Circuits	
_		_		4.0
2.		Pro	ogramming External Flash Memory	16
3.			ectrical Specifications	
	3.1		olute Maximum Ratings	
	3.2		eral Characteristics	
		3.2.1	Oscillator recommendations (main system clock oscillator)	
		3.2.2	Oscillator characteristics	
		3.2.3	Peripheral PLL characteristics	
		3.2.4	Spread spectrum PLL characteristics	
		3.2.5	Capacitances	
	3.3	•	rating Conditions	
		3.3.1	Peripheral clock	
		3.3.2	CPU/BCU clock	
	3.4		Characteristics	
	3.5		Characteristics	
		3.5.1	General	
		3.5.2	AC test load condition	
		3.5.3	Clock timing	
		3.5.4	External memory access read timing	
		3.5.5	External memory access write timing	
		3.5.6	RESET (power up/down sequence)	
		3.5.7	Interrupt timing	
	3.6		pheral Function Characteristics	
		3.6.1	Timer C	
		3.6.2	CSI	
		3.6.3	UART6	
		3.6.4	FCAN	
		3.6.5	Serial flash programming operating characteristics	
		3.6.6	A/D converter	36
4.		Pa	ckage Drawing	37
5.		Re	commended Soldering Conditions	38
6.		Re	evision History	39



List of Figures

Figure IN-1:	V850E/CG2 CarGate-F / V850E/CG5 CarGate-S Internal Block Diagram	2
Figure IN-2:	V850E/CG2 CarGate-F / V850E/CG5 CarGate-S Pin Configuration	
Figure 1-1:	Input / Output Circuits (1/2)	14
Figure 2-1:	Programming Mode Selection Format	16
Figure 3-1:	Main Oscillator Recommendations	18
Figure 3-2:	AC Test Input/Output Waveform SCHMITT	24
Figure 3-3:	AC Test Input/Output Waveform CMOS	24
Figure 3-4:	AC Test Load Condition	
Figure 3-5:	Clock Timing	25
Figure 3-6:	External Memory Access Read Timing	27
Figure 3-7:	External Memory Access Write Timing	29
Figure 3-8:	RESET Timing	
Figure 3-9:	Interrupt Timing	31
Figure 3-10:	Timer C Characteristics	
Figure 3-11:	CSI Slave Mode Characteristics	34
Figure 3-12:	Serial Flash Programming Operating Characteristics	35
Figure 4-1:	Package Drawing	



List of Tables

Table 1-1:	Pin Function	9
Table 1-2:	Non-Port Pins	11
Table 3-1:	Absolute Maximum Ratings (T _A = 25°C, V _{SS3x} = 0 V)	17
Table 3-2:	Main Oscillator Characteristics	
Table 3-3:	Peripheral PLL Characteristics	19
Table 3-4:	Spread Spectrum PLL Characteristics	19
Table 3-5:	Capacitances	20
Table 3-6:	Peripheral Clock	21
Table 3-7:	CPU/BCU Clock	21
Table 3-8:	DC Characteristics Conditions	22
Table 3-9:	Power Supply Currents	23
Table 3-10:	Clock Timing	25
Table 3-11:	External Memory Access Read Timing	26
Table 3-12:	External Memory Access Write Timing	28
Table 3-13:	RESET Timing	30
Table 3-14:	Interrupt Timing	31
Table 3-15:	Timer C Characteristics	32
Table 3-16:	CSI Master Mode Characteristics	33
Table 3-17:	CSI Slave Mode Characteristics	33
Table 3-18:	UART Characteristics	34
Table 3-19:	FCAN Characteristics	34
Table 3-20:	Serial Flash Programming Operating Characteristics	35
Table 3-21:	A/D Converter Characteristics	36
Table 5-1:	Soldering Conditions	38





1. Pin Functions

1.1 Port Pins

Table 1-1: Pin Function (1/2)

Port	I/O	Function	Port Type	Alternate
P10			5-K	CRXD01 ^{Note}
P11			5-K/ 19	CTXD01 ^{Note}
P12	I/O		5-K	CRXD02
P13			5-K	CTXD02
P14	,,,	8-bit input/output port	5-K	CRXD03
P15			5-K	CTXD03
P16			5-K	RXD61/INTP9
P17			5-K	TXD61
P20			5-K	SI00
P21			5-K	SO00
P22			5-K	SCK00
P23	I/O	Port 2 8-bit input/output port	5-K	SI01
P24	1/0		5-K	SO01
P25			5-K	SCK01
P26			5-K	RXD60/INTP8
P27			5-K	TXD60
P30			5-K	TIC00/INTP0/ PCLKOUT
P31			5-K	TIC01/ INTP1
P32	I/O	Port 3	5-K	TOC0 / INTP2
P33			5-K	TIC10/INTP3 ^{Note}
P34		8-bit input/output port	5-K	TIC11 / INTP4Note
P35	-		5-K	TOC1 / INTP5 ^{Note}
P36	-		5-K	INTP6 ^{Note}
P37			5-K	INTP7 ^{Note}
P40			5-K	CRXD11 ^{Note}
P41			5-K / 19	CTXD11 ^{Note}
P42]		5-K	CRXD12
P43	I/O	Port 4	5-K	CTXD12
P44		8-bit input/output port	5-K	SI02 ^{Note}
P45			5-K	SO02 ^{Note}
P46			5-K	SCK02Note
P47			5-K	NMI ^{Note}
Note: Mark	ed pins a	re 5 V tolerant		



Table 1-1: Pin Function (2/2)

Port	I/O	Function	Port Type	Alternate
P70				ANI0
P71				ANI1
P72	T .	Port 7	0.0	ANI2
P73		6-bit input port	9-C	ANI3
P74				ANI4
P75				ANI5
PDH0				D16
PDH1				D17
PDH2				D18
PDH3				D19
PDH4				D20
PDH5		Port DH ^{Note} 16-bit input/output port		D21
PDH6				D22
PDH7	I/O		5	D23
PDH8	7 1/0		5	D24
PDH9				D25
PDH10				D26
PDH11				D27
PDH12				D28
PDH13				D29
PDH14				D30
PDH15				D31
PCS0				CS0
PCS1			5	CS1
PCS2	I/O	Port CS 6-bit input/output port		CS2
PCS3	1/0			CS3
PCS4				CS4
PCS6				CS6
PCD2				BEN0
PCD3	I/O	Port CD	5	BEN1
PCD4		4-bit input/output port	3	BEN2
PCD5				BEN3
РСМ0	I/O	Port CM 1-bit input/output port	5	WAIT
PCT0				WR0
PCT1	I/O	Port CT	_	WR1
PCT4	7 1/0	4-bit input/output port	5	RD
PCT5				WR
Note: PDF	l is only a	vailable for ROM-less mode 1 (16-bit wide externa	al bus at reset)	



1.2 Non-Port Pins

Table 1-2: Non-Port Pins (1/3)

Pin Name	I/O	Function	Port Type	Alternate
V _{DD30} -V _{DD36} Note 2	_	Power supply 3.3 V	-	-
V _{SS30} -V _{SS36}	_	GND potential for 3.3 V power supply	-	-
CV _{DD} Note 3	_	Connection for 3.3 V clock oscillator power supply	-	-
CV _{SS}		GND potential for 3.3 V clock oscillator power supply	-	-
X1	input	System clock oscillator connection pins.	16	-
X2	output	System clock oscillator connection pins.	16	-
PCKLOUT	output	Peripheral clock output	5-K	P30 / INTP0
MODE0-MODE2	input	Selects operating mode	2	-
RESET	input	System reset input	2	-
AV _{DD}	_	Power supply for A/D converter	-	-
AV _{SS}	_	Ground potential for A/D converter	-	-
AV _{REF}	input	reference voltage input for A/D converter	-	-
NMI ^{Note 1}	input	non maskable interrupt input	5-K	P47
ANI0-ANI5	input	analog input to A/D converter	9-C	P70 to P75
SI00			5-K	P20
SI01	input	serial receive data input to CSI00-CSI02	5-K	P23
SI02 ^{Note 1}			5-K	P44
SO00			5-K	P21
SO01	output	serial transmit data output from CSI00-CSI02	5-K	P24
SO02 ^{Note 1}			5-K	P45
SCK00			5-K	P22
SCK01	I/O	serial clock I/O from/to CSI00-CSI02	5-K	P25
SCK02Note 1			5-K	P46
RXD60		and an advantage of the inventor HARTON HARTON	5-K	P26 / INTP8
RXD61	input	serial receive data input to UART60-UART61	5-K	P16 / INTP9
TXD60	output	corial transmit data output from LIADT60 LIADT64	5-K	P27
TXD61	Jourpul	tput serial transmit data output from UART60-UART61		P17
CRXD01 ^{Note 1}			5-K	P10
CRXD02	input	serial receive data input to FCAN01-FCAN03	5-K	P12
CRXD03	1		5-K	P14
CRXD11 ^{Note 1}	input	serial receive data input to FCAN11-FCAN12	5-K	P40
CRXD12	1	Serial receive data iliput to FOAIVII-FOAIVIZ	5-K	P42
	•		•	•

Notes: 1. Marked pins are 5 V tolerant

- 2. All V_{DD3} pins have to be connected to each other. On each pin V_{DD3}, a capacitor containing a very low serial impedance has to be attached as tight as possible to the pin
- 3. On CV_{DD} , a capacitor containing a very low serial impedance has to be attached as tight as possible to the pin. V_{DD3} and CV_{DD} must be connected to each other
- 4. PDH is only available for ROM-less mode 1 (16-bit wide ext. bus at reset)



Table 1-2: Non-Port Pins (2/3)

Pin Name	I/O	Function	Port Type	Alternate
CTXD01 ^{Note 1}	output		5-K / 19	P11
CTXD02		serial transmit data output to FCAN01-FCAN03	5-K	P13
CTXD03			5-K	P15
CTXD11 ^{Note 1}	output	serial transmit data output to FCAN01-FCAN03	5-K / 19	P41
CTXD12		Serial transmit data output to FCANOT-FCANOS	5-K	P43
INTP0				P30 / TIC00/ PCKLOUT
INTP1				P31 / TIC01
INTP2				P32 / TOC0
INTP3 ^{Note 1}				P33 / TIC10
INTP4 ^{Note 1}	input	external interrupt request	5-K	P34 / TIC11
INTP5 ^{Note 1}	,			P35 / TOC1
INTP6 ^{Note 1}				P36
INTP7 ^{Note 1}				P37
INTP8				P26/RXD60
INTP9				P16/RXD61
TIC00	input	Timer C 0 capture input 0	5-K	P30/INTP0/ PCKLOUT
TIC01	input	Timer C 0 capture input 1	5-K	P31/INTP1
TOC0	output	Timer C 0 compare output 1	5-K	P32/INTP2
TIC10 ^{Note 1}	input	Timer C 1 capture input 0	5-K	P33/INTP3
TIC11Note 1	input	Timer C 1 capture input 1	5-K	P34/INTP4
TOC1Note 1	output	Timer C 1 compare output 1	5-K	P35/INTP5
D0-D15	I/O	Note 4	5	-
D16-D31	I/O	Data bus of external bus ^{Note 4}	5	PDH0-PDH15
A0-A7				-
A8-A15	output	Address bus of external bus	3	-
A16-A23				-
WR0	output	Write strobe signal for lower byte (bit 0 - bit 7)	5	PCT0
WR1	output	Write strobe signal for upper byte (bit 0 - bit 7)	5	PCT1
RD	output	Read strobe signal for external bus	5	PCT4
WR	output	Write strobe signal for external bus	5	PCT5
WAIT	input	Control signal input for external bus	5	PCM0

Notes: 1. Marked pins are 5 V tolerant

- 2. All V_{DD3} pins have to be connected to each other. On each pin V_{DD3} , a capacitor containing a very low serial impedance has to be attached as tight as possible to the pin
- 3. On CV_{DD} , a capacitor containing a very low serial impedance has to be attached as tight as possible to the pin. V_{DD3} and CV_{DD} must be connected to each other
- 4. PDH is only available for ROM-less mode 1 (16-bit wide ext. bus at reset)

Table 1-2: Non-Port Pins (3/3)

Pin Name	I/O	Function	Port Type	Alternate
CS0			5	PCS0
CS1		Chip select output for external bus		PCS1
CS2				PCS2
CS3				PCS3
CS4				PCS4
CS6				PCS6
BEN0		Byte enable for external bus	5	PCD2
BEN1				PCD3
BEN2				PCD4
BEN3				PCD5

Notes: 1. Marked pins are 5 V tolerant

- 2. All V_{DD3} pins have to be connected to each other. On each pin V_{DD3} , a capacitor containing a very low serial impedance has to be attached as tight as possible to the pin
- 3. On CV_{DD} , a capacitor containing a very low serial impedance has to be attached as tight as possible to the pin. V_{DD3} and CV_{DD} must be connected to each other
- 4. PDH is only available for ROM-less mode 1 (16-bit wide ext. bus at reset)



1.3 I/O Circuits

Figure 1-1: Input / Output Circuits (1/2)







Figure 1-1: Input / Output Circuits (2/2)





2. Programming External Flash Memory

The devices $\mu PD703177(A)$ and $\mu PD703445(A)$ support the programming of external flash memories using 2 dedicated flash-programming mode (ROM-less mode0 & ROM-less mode1), dependent on the used bus width for external flash access. These modes will be entered if the MODE pins have been configured accordingly and in addition a system reset has been performed.

In the flash-programming mode, an integrated Boot-Loader is enabled to download the programming and control algorithms to the CarGate-F's and CarGate-S's iRAM. This feature offers a high flexibility to be able to program various external flash memories.

Naturally, it is also possible to program the external flash memory by performing self-programming software functions and I/O communications.

For programming details, see the User's Manual.




Figure 2-1: Programming Mode Selection Format

Note: Refer to the chapter "RESET (power up/down sequence)" on page 30.



3. Electrical Specifications

3.1 Absolute Maximum Ratings

Table 3-1: Absolute Maximum Ratings ($T_A = 25^{\circ}C$, $V_{SS3x} = 0 V$)

Parameter		Symbol	Test Conditions	Ratings	Unit
		AV_DD		-0.5 ~ +4.6	V
		AV _{SS}		-0.5 ~ +0.5	V
Supply voltage		V _{DD3}		-0.5 ~ +4.6	V
		CV _{DD}		-0.5 ~ +4.6	V
		CV _{SS}		-0.5 ~ +0.5	V
	5 V tolerant pins ^{Note 1}	V _{I4}	V _{I4} < V _{DD3} + 3.0 V	-0.5 ~ +6.6	V
Input voltage	3.3 V pins ^{Note 2}	V _{I3}	$V_{13} < V_{DD3} + 0.5 V$	-0.5 ~+4.6	V
	A _{VREF}	V _{IAVREF}	V _{IAVREF} < AV _{DD} +0.3 V	-0.3 ~ +4.6	V
	P7	V _{IA}	$V_{IA} < AV_{DD} + 0.3 V$	-0.3 ~ +4.6	V
Output current low	1 pin	I _{OL0}		4.0	mA
Output current low	All pins	I _{OL1}		50	mA
Output current high	1 pin	I _{OH0}		-4.0	mA
Output current nigh	All pins	I _{OH1}		-50	mA
Output voltage 3.3 V pins ^{Note 2}		V _{O1}	$V_{O1} < V_{DD3} + 0.5 V$	-0.5 ~ +4.6	V
Operating temperature		T _{OPR}		-40 ~ +85	°C
Storage temperature		T _{STGB}		-55 ~ +150	°C

Notes: 1. 5 V tolerant pins are P10, P11, P33, P34, P35, P36, P37, P40, P41, P44, P45, P46, P47


2. 3.3 V pins are Ax, Dx, PCSx, PCM0, PCTx, MODEx, PCDx, P12~P17, P2x, P30~P32, P42, P43, RESET



3.2 General Characteristics

- 3.2.1 Oscillator recommendations (main system clock oscillator)
- (1) Ceramic resonator or crystal resonator connection

Figure 3-1: Main Oscillator Recommendations



Remark: Values of capacitors C1', C2' and R1' depend on used resonator and must be specified in cooperation with the manufacturer.

Cautions: 1. External clock input is prohibited.

- 2. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
 - · Keep the wiring length as short as possible.
 - · Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as V_{SS}.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.



3.2.2 Oscillator characteristics

$$(T_A = -40 \sim +85^{\circ}C, V_{DD3x} = CV_{DD} = AV_{DD} = 3.0 \text{ V} \sim 3.6 \text{ V}, V_{SS3x} = CV_{SS} = AV_{SS} = 0 \text{ V})$$

Table 3-2: Main Oscillator Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Oscillation stabilization time	T _{OST}		500 ^{Note}			ns
Main oscillator frequency	f _{OSC}		4		5	MHz

Note: The above specified value is the time needed to stabilize internally. It does not include the stabilization time of the external crystal. This value is specified for an external quartz which reached 10% / 90% maximum oscillation level. The oscillation stabilization time for the external crystal has to be added to above specified value.

3.2.3 Peripheral PLL characteristics

$$(T_A = -40 \sim +85^{\circ}C, V_{DD3x} = CV_{DD} = AV_{DD} = 3.0 \text{ V} \sim 3.6 \text{ V}, V_{SS3x} = CV_{SS} = AV_{SS} = 0 \text{ V})$$

Table 3-3: Peripheral PLL Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
PLL lock time	T _{PLL}				1	ms

3.2.4 Spread spectrum PLL characteristics

$$(T_A = -40 \sim +85^{\circ}C, V_{DD3x} = CV_{DD} = AV_{DD} = 3.0 \text{ V} \sim 3.6 \text{ V}, V_{SS3x} = CV_{SS} = AV_{SS} = 0 \text{ V})$$

Table 3-4: Spread Spectrum PLL Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SSCG lock time	T _{SSCG}				3	ms
Frequency multiplication Note 1	M _{SSCG}	F _{OSC} = 4 MHz		60/3		-
		F _{OSC} = 5 MHz		48/3		-
Frequency modulation Note 2		Dithering enabled		1		%

Notes: 1. Frequency multiplication is given as n/m where n means setup values for register SCFC0/SCFC1and m means divider factor determined by register SCFMC Please refer to CarGate-F UM.

2. Frequency modulation is determined by register values of SCFC0 and SCFC1.



3.2.5 Capacitances

$$(\mathsf{T_A} = 25^{\circ}\mathsf{C},\,\mathsf{V_{DD3x}} = \mathsf{V_{SS3x}} = \mathsf{CV_{DD}} = \mathsf{CV_{SS}} = \mathsf{AV_{DD}} = \mathsf{AV_{SS}} = \mathsf{0}\,\,\mathsf{V})$$

Table 3-5: Capacitances

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C _I	f _C = 1 MHz			15	pF
Input/output capacitance	C _{IO}	Unmeasured pins			15	pF
Output capacitance	Co	returned to 0 V			15	pF



3.3 Operating Conditions

3.3.1 Peripheral clock

$$(T_A = -40 \sim +85^{\circ}C, V_{DD3x} = CV_{DD} = AV_{DD} = 3.0 \text{ V} \sim 3.6 \text{ V}, V_{SS3x} = CV_{SS} = AV_{SS} = 0 \text{ V})$$

Table 3-6: Peripheral Clock

Clock Mode	Inside Peripheral Operation Clock Frequency
PLL on Note 1	16 to 20 MHz
PLL off Note 2	4 to 5 MHz

Notes: 1. The inside peripheral operation clock frequency is the crystal frequency multiplied with the multiplication factor ×4.

2. The inside peripheral operation clock frequency is the crystal frequency.

3.3.2 CPU/BCU clock

$$(T_A = -40 \sim +85^{\circ}C, V_{DD3x} = CV_{DD} = AV_{DD} = 3.0 \text{ V} \sim 3.6 \text{ V}, V_{SS3x} = CV_{SS} = AV_{SS} = 0 \text{ V})$$

Table 3-7: CPU/BCU Clock

Clock Mode	Inside Operation Clock Frequency
SSCG on Note 1	20 & 40 MHz
PLL on Note 2	16 to 20 MHz 32 to 40 MHz
SSCG off, PLL off Note 3	4 to 5 MHz

Notes: 1. The max. inside operation clock frequency is the crystal frequency multiplied with a multiplication factor configured in the SSCG Frequency Control Register 1 (SCFC1) and divided by a factor configured in the SSCG Frequency Modulation Control Register (SCFMC).

- 2. The inside operation clock frequency is the crystal frequency multiplied with the multiplication factor ×4 or ×8 according to the setting of the Processor Clock Control Register (PCC).
- **3.** The inside operation clock frequency is the crystal frequency.



3.4 DC Characteristics

 $(T_A = -40 \sim +85^{\circ}C, V_{DD3x} = CV_{DD} = AV_{DD} = 3.0 \text{ V} \sim 3.6 \text{ V}, V_{SS3x} = CV_{SS} = AV_{SS} = 0 \text{ V})$

Paramet	er	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	Pin group 1	V _{IH1}		0.7 V _{DD3}		V_{DD3}	V
Input voltage low	Pin group 1	V _{IL1}		0		0.3 V _{DD3}	V
Input voltage high	Pin group 2	V _{IH3}		0.8 V _{DD3}		V_{DD3}	V
Input voltage low	Pin group 3	V _{IL3}		0		0.2 V _{DD3}	V
Input voltage high	Pin group 4	V _{IH7}		0.8 V _{DD3}		5.5	V
Input voltage high	P7x	V _{IHA}		0.7 AV _{DD}		AV _{DD}	V
Input voltage low	P7x	V _{ILA}		0		0.3 AV _{DD}	V
	Pin group 5	\/	I _{OH} = -2.5 mA	V _{DD3} - 1 V			V
Output voltage high	Pin group 4	V _{OH1}	I _{OH} = -1.0 mA	V _{DD3} - 1 V			V
Output voltage low	Pin group 6	V _{OL1}	I _{OL} = 2.5 mA			0.4	V
	Pin group 7	I _{LIH1}	$V_I = V_{DD3}$			5	μΑ
Input leakage current high	Pin group 4	I _{LIH2}	V _I = 5.5 V			5	μΑ
3	P7x	I _{LIHA}	$AV_{IN} = AV_{DD}$			5	μΑ
Input leakage current	Pin group 8	I _{LIL1}	V _I = 0 V			-5	μΑ
low	P7x	I _{LILA}	AV _{IN} = 0 V			-5	μA

Table 3-8: DC Characteristics Conditions

Remarks: 1. Pin group 1: D0-15, PDHx, PCSx, PCM0, PCTx (All pins with CMOS input characteristic)

- 2. Pin group 2: MODEx, P12~17, P2x, P30~P32, P42, P43, RESET (All 3.3 V pins with SCHMITT input characteristic)
- 3. Pin group 3: P1x, P2x, P3x, P4x, MODEx, RESET (All pins with SCHMITT input characteristic)
- **4.** Pin group 4: P10, P11, P33, P34, P35, P36, P37, P40, P41, P44, P45, P46, P47 (All 5 V tolerant pins)
- 5. Pin group 5: Ax, Dx, PDHx, PCSx, PCM0, PCTx, PCDx, P12~P17, P2x, P30~P32, P42, (All 3.3 V pins with output capability)
- 6. Pin group 6: Ax, Dx, PDHx, PCSx, PCM0, PCTx, PCDx, P1x, P2x, P3x, P4x (All pins with output capability)
- 7. Pin group 7: Dx, PDHx, PCSx, PCM0, PCTx, PCDx, MODEx, P12~P17, P2x, P30~P32, P42, P43, RESET (All 3.3 V pins except P7x)
- 8. Pin group 8: Dx, PDHx, PCSx, PCM0, PCTx, PCDx, MODEx, P1x, P2x, P3x, P4x, RESET (All pins except P7x)



Table 3-9: Power Supply Currents

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
	I _{DD1SC1}	Operating (SSCG1) (f _{CPU} = 40 MHz) (f _{Perph} = 20 MHz) SSCG: on; PLL: on		105	158	mA
	I _{DD1SC2}	Operating (SSCG2) (f _{CPU} = 20 MHz) (f _{Perph} = 20 MHz) SSCG: on; PLL: on		73	110	mA
	I _{DD1P1}	Operating (PLL1) (f _{CPU} = 40 MHz) (f _{Perph} = 20 MHz) SSCG: off; PLL: on		97	146	mA
	I _{DD10}	Operating (OSC) (f _{CPU} = 5 MHz) (f _{Perph} = 5 MHz) SSCG: off; PLL: off		16	24	mA
Supply current	I _{DD2SC1}	HALT(SSCG1) (f _{CPU} = 40 MHz) (f _{Perph} = 20 MHz) SSCG: on; PLL: on		70	105	mA
	I _{DD2P1}	HALT (PLL1) (f _{CPU} = 40 MHz) (f _{Perph} = 20 MHz) SSCG: off; PLL: on		63	95	mA
	I _{DD3SC1}	IDLE (SSCG1) (f _{CPU} = 40 MHz) (f _{Perph} = 20 MHz) SSCG: on; PLL: on		6.5	10	mA
	I _{DD3P1}	IDLE (PLL1) (f _{CPU} = 40 MHz) (f _{Perph} = 20 MHz) SSCG: off; PLL: off		2	3	mA
	I _{DD5P}	STOP		100	500	μΑ

Remark: The current values listed above are valid for current consumed by the chip logic itself, i.e. excluding ADC and I/O buffer power supply.




3.5 AC Characteristics

$$\begin{split} &T_A=-40\sim +85^{\circ}\text{C},\\ &V_{DD3x}=\text{CV}_{DD}=\text{AV}_{DD}=3.0~\text{V}\sim 3.6~\text{V},\\ &V_{SS3x}=\text{CV}_{SS}=\text{AV}_{SS}=0~\text{V},\\ &\text{output pin load capacitance: }C_L=50~\text{pF} \end{split}$$

3.5.1 General


For pins P1x, P2x, P3x, P4x, MODEx, RESET (All 3.3 V pins with SCHMITT input characteristics)

Figure 3-2: AC Test Input/Output Waveform SCHMITT




For pins D0-D15, PDHx, PCSx, PCM0, PCTx, P7x (All pins with CMOS input characteristics)

Figure 3-3: AC Test Input/Output Waveform CMOS



3.5.2 AC test load condition

Figure 3-4: AC Test Load Condition






3.5.3 Clock timing

Table 3-10: Clock Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
X1 input cycle	t _{CYX}	OSC Mode	200	250	ns
X1 input high-level width	t _{WXH}	OSC Mode	95		ns
X1 input low-level width	t _{WXL}	OSC Mode	95		ns

Figure 3-5: Clock Timing





3.5.4 External memory access read timing

Table 3-11: External Memory Access Read Timing

Parameter		Symbol	MIN.	MAX.	Unit
Data input set up time (vs. address)	<10>	T _{SAID}		(2+W _T)T-23	ns
Data input set up time (vs. RD↓)	<11>	T _{SRDID}		(1.5+W _D +W)T-20.5	ns
RD Low level width	<12>	T _{WRDL}	(1.5+W _D +W)T-5		ns
RD High level width	<13>	T _{WRDH}	(0.5+W _{AS} +i)T-5		ns
Address, $\overline{\text{CSn}} \to \overline{\text{RD}} \downarrow \text{delay time}$	<14>	T _{DARD}	(0.5+W _{AS})T-12		ns
RD↑ → address delay time	<15>	T _{DRDA}	iT-2		ns
Data input hold time (vs. RD↑)	<16>	T _{HRDID}	-2		ns
$\overline{\text{RD}} \uparrow \rightarrow$ data output delay time	<17>	T _{DRDOD}	(0.5+i)T-6		ns
WAIT set up time (vs. address)	< 31>	T _{SAW}		(1+W _{AS})T-22.5	ns
WAIT high level width	<32>	T _{WWH}	T+10		ns

Remarks: 1. T: 1/f_{CPU}

2. i: Number of idle states specified by BCC register

3. W_T : Total Number of waits, $W_T = W_{AS} + W_D + W$

4. WAS: Number of waits specified by ASC register

5. W_D : Number of waits specified by DWC1, DWC2 register; $W_D \ge 1$

6. W: Number of waits due to $\overline{\text{WAIT}}$






Figure 3-6: External Memory Access Read Timing



3.5.5 External memory access write timing

Table 3-12: External Memory Access Write Timing

Parameter		Symbol	MIN.	MAX.	Unit
Address, CSn → WR0 , WR1 ↓ delay time	<20>	T _{DAWR}	(0.5+W _{AS})T-8.5		ns
Address set up (vs. WR0, WR1↑)	<21>	T _{SAWR}	(1.5+W _T)T-8.5		ns
WR0, WR1↑ → address delay time	<22>	T _{DWRA}	(0.5+i)T-10		ns
WR0, WR1 High level width	<23>	T _{WWRH}	(0.5+i+W _{AS})T-10		ns
WR0, WR1 Low level width	<24>	T _{WWRL}	(1+W+W _D)T-8.0		ns
Data output set up time (vs. WR0, WR1↑)	<25>	T _{SODWR}	(0.5+W _T)T-6.0		ns
Data output hold time (vs. WR0, WR1↑)	<26>	T _{HWROD}	(0.5+i)-6.0		ns
WAIT set up time (vs. address)	<31>	T _{SAW}		(1+W _{AS})T-22.5	ns
WAIT high level width	<32>	T _{WWH}	T+10		ns

Remarks: 1. T: 1/f_{CPU}

2. i: Number of idle states specified by BCC register

3. W_T : Total Number of waits, $W_T = W_{AS} + W_D + W$

4. W_{AS}: Number of waits specified by ASC register

5. W_D : Number of waits specified by DWC1, DWC2 register; $W_D \ge 1$

6. W: Number of waits due to $\overline{\text{WAIT}}$






Figure 3-7: External Memory Access Write Timing




3.5.6 RESET (power up/down sequence)


Table 3-13: RESET Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
RESET high-level width	t _{WRSH}		500		ns
RESET low-level width	t _{WRSL0}	STOP mode release	T _{OST} Note		ms
RESET IOW-level width	t _{WRSL2}	except STOP Mode release	500		ns
RESET hold time	t _{DVRR}	OSC Mode on power-on	T _{OST} Note		ms
RESET setup time	t _{DVRF}	OSC Mode on power-off	0		ns

 $\textbf{Note:} \quad \textbf{T_{OST}: Oscillation stabilization time of main oscillator}$

Figure 3-8: RESET Timing





Caution: $\overline{\text{RESET}}$ must be applied whenever V_{DD3} is out of operating condition.



3.5.7 Interrupt timing


Table 3-14: Interrupt Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
NMI high-level width	t _{WNIH}		500		ns
NMI low-level width	t _{WNIL}		500		ns
INTPi Note 1 high-level width	t _{WITH}		500		ns
INTPi Note 1 low-level width	t _{WITL}		500		ns
TICmn Note 2 high-level width	t _{WTIH}		500		ns
TICmn Note 2 low-level width	t _{WTIL}		500		ns

Notes: 1. i = 0 to 9

2. m & n = 0 to 1

Figure 3-9: Interrupt Timing





3.6 Peripheral Function Characteristics

3.6.1 Timer C


Table 3-15: Timer C Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
TICmn Note 1 high-level width	t _{WTICH}		100 + T _T Note 2		ns
TICmn Note 1 low-level width	t _{WTICL}		100 + T _T Note 2		ns

Notes: 1. m & n = 0 to 1

2. T_T: Depends on selected clock source for the peripheral clock supply and the setup of the respective timer macro clock and timer channel setup

Figure 3-10: Timer C Characteristics





3.6.2 CSI

Table 3-16: CSI Master Mode Characteristics


Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
SCK cycle time	t _{CYSKM}	Output	200		ns
SCK high level width	t _{WSKHM}	Output	0.5 t _{CYSK} - 15		ns
SCK low level width	t _{WSKLM}	Output	0.5 t _{CYSK} - 15		ns
SI set up time (to SCK ↑)	t _{SSISKM}		30		ns
SI hold time (from SCK ↑)	t _{HSKSIM}		30		ns
SO output delay time (from $\overline{\text{SCK}} \downarrow$)	t _{DSKSOM}			30	ns
SO output hold time (from SCK ↑)	t _{HSKSOM}		0.5 t _{CYSK} - 5		ns

Table 3-17: CSI Slave Mode Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
SCK cycle time	t _{CYSKS}	Input	200		ns
SCK high level width	t _{WSKHS}	Input	90		ns
SCK low level width	t _{WSKLS}	Input	90		ns
SI set up time (to SCK ↑)	t _{SSISKS}		15		ns
SI hold time (from SCK ↑)	t _{HSKSIS}		15		ns
SO output delay time (from $\overline{\text{SCK}} \downarrow$)	t _{DSKSOS}			30	ns
SO output hold time (from SCK ↑)	t _{HSKSOS}		t _{WSKH}		ns



Figure 3-11: CSI Slave Mode Characteristics



3.6.3 UART6

Table 3-18: UART Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Transfer rate	T _{UART6}	f _{Peripheral} ≥ 5 MHz		312500	bps

3.6.4 FCAN

Table 3-19: FCAN Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Transfer rate	T _{FCAN}	f _{Peripheral} ≥ 16 MHz		1	Mbps



3.6.5 Serial flash programming operating characteristics

Table 3-20: Serial Flash Programming Operating Characteristics

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
Count start setup time from RESET↑	T _{RFCF}		5T ^{Note 1} + 500		μs
Times of MODE1 counting	T _{COUNT}			10	ms
MODE1 count High/Low level width	T _{CH} , T _{CL}		1		μ
V _{DD3} ↑ setup time MODE1↑	T _{DRPSR}		100		ns
V _{DD3} ↑ setup time RESET↑	T _{DRRR}		T _{OST}		ms
MODE1↑ setup time RESET↑	T _{PSRRF}		T _{OST}		ms
MODE1 ^{Note 2} pulse count for UART0	N _{PUART0}		0		-
MODE1Note 2 pulse count for CSI0	N _{PCSI0}		8		-

Notes: 1. $T = 1/f_{OSC}$

2. MODE1 input pin is a schmitt-trigger input buffer

Figure 3-12: Serial Flash Programming Operating Characteristics



3.6.6 A/D converter

Table 3-21: A/D Converter Characteristics

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution	-			10		Bit
Overall error Note 1	-	$AV_{REF} = AV_{DD}$			±8	LSB
Conversion time Note 2	t _{CONV}		5		12	μs
Sampling time	t _{SAM}			T _{CONV} /6		μs
Analogue input voltage	V _{IAN}		AV _{SS}		AV _{REF}	V
Analogue supply current	I _{AVDD}				3.0	mA
Reference voltage	AV _{REF}		3.0		AV_DD	V
Reference voltage input current operation	I _{AVREF}	$AV_{REF} = AV_{DD}$		1	2	mA

Notes: 1. Quantization error is not included


2. Conversion time is determined by the number of clocks set by the ADM1 register.



4. Package Drawing

Figure 4-1: Package Drawing

144-PIN PLASTIC LQFP (FINE PITCH) (20x20)



NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	22.0±0.2
В	20.0±0.2
С	20.0±0.2
D	22.0±0.2
F	1.25
G	1.25
Н	0.22±0.05
ı	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
М	$0.17^{+0.03}_{-0.07}$
N	0.08
Р	1.4
Q	0.10±0.05
R	3°+4° -3°
S	1.5±0.1
	C444C LEG LIEN

S144GJ-50-UEN



5. Recommended Soldering Conditions

Solder this product under the following recommended conditions.

For details of the recommended soldering conditions, refer to information document Semiconductor Device:

Mounting Technology Manual (C10535E).

For soldering methods and conditions other than those recommended please consult NEC.

Table 5-1: Soldering Conditions

Soldering Method	Soldering Condition	Symbol of Recommended Soldering Condition
Infrared reflow	Package peak temperature: 235 °C, Time: 30 seconds max. (210 °C min.), Number of times: 3 max., Number of days: 7 Note	IR-35-207-3

Note: After that, prebaking is necessary at 125 °C for 20 hours.

The number of days refers to storage at 25°C, 65% RH MAX after the dry pack has been opened.

Caution: Do not use two or more soldering methods in combination (except partial heating method).



6. Revision History

Version	Date	Author	Remarks
0.1	06/01/05	S.Vollhardt	First official released version of this document
0.2	30/01/06	S. Vollhardt	Table 1-1 & 1-2 Port Types inserted Figure 1-1 updated Main system clock crystal recommendation removed Oscillation stabilization time changed Soldering conditions added



NOTES FOR CMOS DEVICES -

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

4 STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.



- The information in this document is current as of February, 2006. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
 written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
 appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

All (other) product, brand, or trade names used in this pamphlet are the trademarks or registered trademarks of their respective owners.

Product specifications are subject to change without notice. To ensure that you have the latest product data, please contact your local NEC Electronics sales office.



For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111

http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

Hanover Office

Podbielski Strasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office

Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française

9, rue Paul Dautier, B.P. 52180 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

Sucursal en España

Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Limburglaan 5 5616 HR Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China TEL: 010-8235-1155 http://www.cn.necel.com/

NEC Electronics Shanghai Ltd.

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai P.R. China P.C:200120 Tel: 021-5888-5400 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

12/F., Cityplaza 4, 12 Taikoo Wan Road, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

Seoul Branch

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

G05.11-1A



Facsimile Wessage Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free

Organization

From	n:	_	and up-to-date, we readily accept the errors may occur. Despite all the care are precautions we've taken, you may					
Name				encounter problems in the documentation Please complete this form whenev				
Comp	any			you'd like to report improvements to us.	errors or su	ggest		
Tel.		FAX						
Addres	SS							
				Thank you for yo	ur kind supp	oort.		
NEC Corpo Fax:	America Electronics America Inc. orate Communications Dept. 1-800-729-9288 1-408-588-6130	Hong Kong, Philippi NEC Electronics Hon Fax: +852-2886-902	g Kong Ltd.	Asian Nations except P NEC Electronics Singapo Fax: +65-6250-3583				
Marke	Dee Electronics (Europe) GmbH et Communication Dept. +49(0)-211-6503-1344	Korea NEC Electronics Hon Seoul Branch Fax: 02-528-4411	g Kong Ltd.	Japan NEC Semiconductor Tec Fax: +81- 44-435-9608	hnical Hotline			
		Taiwan NEC Electronics Taiw Fax: 02-2719-5951	/an Ltd.					
woul	d like to report the follo	wing error/make the	e following s	uggestion:				
			_					
Jocur	nent title:							
Docur	ment number:			Page number:				
f pos:	sible, please fax the ref	erenced page or dr	awing.					
	Document Rating	Excellent	Good	Acceptable	Poor			
	Clarity				□ □			
	Technical Accuracy							

[MEMO]