# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# MOS INTEGRATED CIRCUIT $\mu$ PD6461, 6462

# CMOS LSI CHIP FOR CAMCORDER ON-SCREEN CHARACTER DISPLAY (12 ROWS $\times$ 24 COLUMNS)

The  $\mu$ PD6461, 6462 are CMOS LSI chips designed to provide on-screen character display for camcorders. When combined with a microcontroller, the  $\mu$ PD6461, 6462 control the display of the characters displayed in the viewfinder (count, time, date, etc.) and the recording of characters onto video tape (time, date, etc.).

Each character is created using 12 (width)  $\times$  18 (height) dots. Kanji characters and graphic symbols can also be displayed by using two or more characters. The  $\mu$ PD6461, 6462 are compatible with color viewfinders and can output character signals to three channels, the RGB channel for the color viewfinder and the Vc1 and Vc2 channels for the recording system and monitor terminal.

The  $\mu$ PD6461, 6462 also have a power-on clear function and video RAM batch clear command, enabling the number of operations assigned to the microcontroller to be reduced.

#### **FEATURES**

Maximum number of characters: 12 rows × 24 columns (288 characters)

• Number of character patterns : 256 ( $\mu$ PD6461)/128 ( $\mu$ PD6462) (stored in ROM). Each pattern can be changed by

specifying a mask code option.

• Character size : One dot per line or one dot per two lines (field)

Number of character colors : 8

Background
 No background, minimum background, or overall background can be selected for the

entire screen, together with rimming ON/OFF function. Any one of 8 different colors is selectable as the background color and together with the rim color (black or white)

selectable per screen.

Dot matrix
 Each character consists of 12 (width) × 18 (height) dots. There is no gap between

adjacent characters.

• Blinking : Blinking can be turned on/off for each character. The blinking ratio is 1:1. The blinking

frequency can be selected from approx. 1 Hz, 2 Hz, and 0.5 Hz for the entire screen.

Reversed characters
 Specified characters can be displayed in reverse video.

• Character signal output : Character signals can be output to three channels. Output mode (1) (RGB + BLK, Vc1

+ V<sub>BLK1</sub>, and V<sub>C2</sub> + V<sub>BLK2</sub>) or output mode (2) (R + R<sub>BLK</sub>, B + B<sub>BLK</sub>, and G + G<sub>BLK</sub>) can be selected by specifying a mask option. For output mode 1, three output formats are

available for the Vc1 and Vc2 channels (options A, B, and C).

Clearing of video RAM
 Video RAM batch clear command and power-on clear function

Interface with a microcontroller: 8-bit serial input supporting variable word length (LSB first or MSB first can be selected

by specifying a mask option.)

Supply voltage
 Low-voltage operation possible (supply voltage range: 2.7 to 5.5 V)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


#### **ORDERING INFORMATION**

Part number	Package
μPD6461GS-xxx	20-pin plastic SSOP (7.62 mm (300))
$\mu$ PD6461GT-xxx	24-pin plastic SOP (9.53 mm (375))
$\mu$ PD6462GS-xxx	20-pin plastic SSOP (7.62 mm(300))

#### Remarks 1. xxx is a ROM code suffix.

**2.** NEC's standard models are the  $\mu$ PD6461GS-101/102,  $\mu$ PD6462GS-001. For the details of the character generator ROM, refer to **5.** CHARACTER PATTERNS.

 $\mu$ PD6461GS-101: MSB first/Specified in three-line units/RGB+3BLK/Option B/LC oscillation  $\mu$ PD6461GS-102: MSB first/Specified in three-line units/RGB+Vc<sub>1</sub>+Vc<sub>2</sub>/Option B/LC oscillation  $\mu$ PD6462GS-001: MSB first/Specified in three-line units/RGB+Vc<sub>1</sub>+Vc<sub>2</sub>/Option C/LC oscillation




Remark Signals in ( ) are set by a mask option (RGB + RGB compatible blanking).




#### PIN CONFIGURATION (TOP VIEW)

20-pin plastic SSOP (7.62 mm (300))  $\mu$ PD6461GS-xxx  $\mu$ PD6462GS-xxx



24-pin plastic SOP (9.53 mm (375))  $\mu \text{PD6461GT-xxx}$ 



Remarks 1. xxx indicates a ROM code suffix.

2. Signals in ( ) are set by a mask option (RGB + RGB compatible blanking).



BBLK : Blanking B

BLK1, BLK2: Blanking Output 1, 2

CKOUT : Clock Output
CLK : Clock Input
CS : Chip Select
DATA : Data Input
GBLK : Blanking G
GND : Ground

Hsync : Horizontal Synchronous Signal Input

N.C. : No Connection
OSCIN : Oscillator Input
OSCOUT : Oscillator Output
PCL : Power-on Clear
RBLK : Blanking R

TEST : Test

V<sub>B</sub> : Character Signal Output

 $V_{\mathsf{BLK}}$  : Blanking Signal Output for  $V_{\mathsf{R}},\,V_{\mathsf{G}},\,V_{\mathsf{B}}$ 

Vc1, Vc2 : Character Signal Output 1, 2

V<sub>DD</sub> : Power Supply

 $V_{\text{G}}$  : Character Signal Output  $V_{\text{R}}$  : Character Signal Output

Vsync : Vertical Synchronous Signal Input



#### **PIN FUNCTIONS**

Pin No. Note 1	Symbol <sup>Note 2</sup>	FunctionNote 2	Description
1	CLK	Clock input	Input pin for the data read clock. The data input to the DATA pin is read at rising edges of the clock.
2	CS	Chip select input	Serial transfer is accepted when this pin is low.
3 (4)	DATA	Serial data input	Input pin for control data. Data is read in synchronization with the clock input to the CLK pin.
4 (5)	PCL	Power-on clear	Pin used for the power-on clear function. After power-on, set this pin from low to high to initialize the IC.
5 (6)	V <sub>DD</sub>	Power supply	Power supply pin
6 (7)	СКоит	Clock output	N-ch open-drain output pin used to check the oscillation frequency
7 (8) 8 (9)	OSCout OSCIN	LC oscillator input/ output OSC <sub>IN</sub> : External clock input	Input and output pins for the oscillator for generating a dot clock. Connect the oscillation coil and capacitors to these pins.  (When an external clock input is selected by specifying a mask option, input an external clock (synchronized with Hsync) to the OSC <sub>IN</sub> pin. Leave the OSC <sub>OUT</sub> pin open.)
9 (10)	TEST	Test pin	Pin used for testing the IC. Usually, connect this pin to ground. The IC cannot enter test mode while this pin is connected to ground.
10 (11)	GND	Ground pin	Connect this pin to the system ground.
11 (14)	BLK1	Blanking signal output 1	Pin used to output the blanking signal for the video signal output from the Vc1 pin. The blanking signal is high active.  (When RGB compatible blanking has been selected by specifying a mask option, this pin outputs the logical OR of RBLK, GBLK, and BBLK.)
12 (15)	V <sub>C1</sub>	Character signal output 1	Pin used to output a high-active character signal.  (When RGB compatible blanking has been selected by specifying a mask option, this pin outputs the logical OR of V <sub>R</sub> , V <sub>G</sub> , and V <sub>B</sub> .)
13 (16)	BLK2 (RBLK)	Blanking signal output 2 (blanking R)	Pin used to output the blanking signal for the video signal output from the $V_{\rm C2}$ pin. The blanking signal is high active. (This pin outputs the blanking signal for the video signal output from the $V_{\rm R}$ pin. The blanking signal is high active.)
14 (17)	V <sub>C2</sub> (GBLK)	Character signal output 2 (blanking G)	Pin used to output a high-active character signal.  (This pin outputs the blanking signal for the video signal output from the V <sub>G</sub> pin. The blanking signal is high active.)
15 (18)	VBLK (BBLK)	Blanking signal output (blanking B)	Pin used to output the blanking signal for the video signals output from the $V_B$ , $V_G$ , and $V_B$ pins. The blanking signal is high active. (This pin outputs the blanking signal for the video signal output from the $V_B$ pin. The blanking signal is high active.)
16 (19) 17 (20) 18 (21)	V <sub>R</sub> V <sub>G</sub> V <sub>B</sub>	Character signal output	Pins used to output high-active character signals.
19 (23)	Vsync	Vertical synchronizing signal input	Input a low-active vertical synchronizing signal to this pin.
20 (24)	Hsync	Horizontal synchroniz- ing signal input	Input a low-active horizontal synchronizing signal to this pin.
(3, 12, 13, 22)	N.C.	No connection	Vacant pin

**Notes 1.** Pin numbers indicated in ( ) are that of the  $\mu$ PD6461GT-xxx.

2. Signals in ( ) are set by a mask option (RGB + RGB compatible blanking).

# **CONTENTS**

1.	MAS	K CODE OPTIONS	8
	1.1	MASK CODE OPTIONS	8
	1.2	HOW TO SELECT MASK OPTIONS	9
	1.3	APPLICATION BLOCK DIAGRAMS	10
	1.4	DISPLAY IN RGB+Vc1+Vc2 MODE	11
		1.4.1 Character Signal Output When Option A is Selected	14
		1.4.2 Character Signal Output When Option B is Selected	15
		1.4.3 Character Signal Output When Option C is Selected	16
		1.4.4 Display of Vc2-Specified Characters	
	1.5	OUTPUTTING BACKGROUND	
2.	CON	IMANDS	
	2.1	COMMAND FORMAT	
	2.2	COMMANDS AND THEIR BITS	
	2.3	POWER-ON CLEAR FUNCTION	21
3.	CON	IMAND DETAILS	22
	3.1	VIDEO RAM BATCH CLEAR COMMAND	22
	3.2	CHARACTER DISPLAY CONTROL COMMAND	23
	3.3	BACKGROUND/RIM COLOR CONTROL COMMAND	24
	3.4	3-CHANNEL INDEPENDENT DISPLAY ON/OFF COMMAND	25
	3.5	CHARACTER REVERSE ON/OFF COMMAND	26
	3.6	CHARACTER DISPLAY POSITION CONTROL COMMAND	28
	3.7	WRITE ADDRESS CONTROL COMMAND	30
	3.8	OUTPUT PIN CONTROL COMMAND	31
	3.9	CHARACTER SIZE CONTROL COMMAND	32
	3.10	3-CHANNEL INDEPENDENT BACKGROUND CONTROL COMMAND	33
	3.11	TEST MODE COMMAND	35
	3.12	DISPLAYED CHARACTER CONTROL COMMAND	35
4.	COM	IMAND TRANSFER	38
	4.1	1-BYTE COMMANDS	
	4.2	2-BYTE COMMANDS	
	4.3	2-BYTE CONTINUOUS COMMAND	
	4.4	CONTINUOUS INPUT OF COMMAND	
		4.4.1 When End Code is Not Used	39
		4.4.2 When End Code is Used	
5.	СНА	RACTER PATTERNS	40
6.	ELE	CTRICAL CHARACTERISTICS	50
7.	APP	LICATION CIRCUIT EXAMPLE	54
8.	PAC	KAGE DRAWINGS	55
9.	REC	OMMENDED SOLDERING CONDITIONS	57



#### 1. MASK CODE OPTIONS

#### 1.1 MASK CODE OPTIONS

The  $\mu$ PD6461,  $\mu$ PD6462 provide mask options for selecting the following items:

	Item		Selec	ions		
(1)	Data transfer	LSB first		MSB first		
(2)	Vertical display start position	Specified in three-lin	ne units	Specified in nine-line units		
(3)	Pin selection	RGB+Vc1+Vc2		RGB+3BLK		
(4)	Output distribution format	Option A	Option B		Option C	
(5)	Dot clock	LC oscillation		External clock input		

#### (1) Data transfer

Select the command transfer format.

#### (2) Vertical display start position

Select the units used for specifying the vertical display start position of the character display area. In three-line units, the vertical display start position can be set more finely than in nine-line units.

#### (3) Pin selection

Select the pins used to output character signals. In RGB+Vc<sub>1</sub>+Vc<sub>2</sub> mode, character signals are output from the  $V_R$ ,  $V_G$ ,  $V_B$ ,  $V_{BLK}$ ,  $V_{C1}$ , BLK1,  $V_{C2}$ , and BLK2 pins. In RGB+3BLK mode, character signals are output from the  $V_R$ ,  $V_G$ ,  $V_B$ ,  $V_{BLK}$ ,  $V_{BLK}$ ,  $V_{C1}$ , and  $V_{C1}$ , and  $V_{C1}$  pins.

When displaying colored characters in a color viewfinder, select RGB+Vc1+Vc2 mode. When assigning a separate character signal for each color, select RGB+3BLK mode.

#### (4) Output distribution format

Select the format to be used to distribute character signals to the Vc1 and Vc2 channels when RGB+Vc1+Vc2 mode is selected. (When RGB+3BLK mode is selected, select option A as the output distribution format. Options B and C are invalid.)

When an on-screen IC is used in a camcorder, some information is displayed in the viewfinder and recorded onto video tape (such as a date and title). Other information, however, need only be displayed in the viewfinder (battery or focus alarm and tape count). The  $\mu$ PD6461, 6462 can distribute such information to different output channels in units of rows or half rows. You can select option A, option B, and option C as the output distribution format (only when RGB+Vc1+Vc2 mode is selected).

#### (5) Dot clock

Select the dot clock to be used to display characters. When an external clock input is selected, refer to **EXTERNAL CLOCK INPUT** in 6. **ELECTRICAL CHARACTERISTICS**.



#### 1.2 HOW TO SELECT MASK OPTIONS

To select mask options, use the option setting command (OC) of the Character Pattern Editor, a tool designed for editing character pattern data.

Activate the Character Pattern Editor, then display the following setting menu:

```
OC (COMMAND INPUT)
OPTION DATA (0---LSB FAST , 1---MSB FAST
                                                    .....(1)
OPTION DATA (0---V:9H
                           , 1---V:3H
                                                    .....(2)
                                            ) :
OPTION DATA (0---RGB+3BLK, 1---RGB+Vc1+Vc2):
                                                    .....(3)
OPTION DATA (0---OUTPUT 20, 1---OUTPUT 21 ) :
                                                    .....(4)
OPTION DATA (0---OUTPUT 10, 1---OUTPUT 11 ) :
                                                    .....(5)
OPTION DATA (0---EXT CLK
                           , 1---LC
                                                    .....(6)
                                            ) :
OPTION DATA (0---LC
                           , 1---EXT CLK
                                            ) :
                                                    .....(7)
```

Actually, the above menu is displayed one line at a time. Once you have selected an option, the next line is displayed. Select 0 or 1 for lines (1), (2), (3), (6), and (7), according to the setting to be made. For the dot clock, however, make the same settings (different values) for lines (6) and (7). For example, when selecting LC oscillation, select "LC" for both lines (1 for (6) and 0 for (7)). Don't select external clock input for lines (6) and/or (7).

When selecting the output distribution format, select the values on lines (4) and (5) as follows:

	(4)	(5)		
Option A	1(OUTPUT 21)	0(OUTPUT 10)		
Option B	0(OUTPUT 20)	0(OUTPUT 10)		
Option C	1(OUTPUT 21)	1(OUTPUT 11)		

The settings are valid only when RGB+ $Vc_1+Vc_2$  mode has been selected. Select option A (1, 0) when RGB+3BLK mode has been selected.

The following table lists the correspondence between the command bits and the lines of the setting menu. Specify 0 or 1 for each bit.

D7	D6	D5	D4	D3	D2	D1	D0
0	(1)	(2)	(3)	(4)	(5)	(6)	(7)

Command OD displays the result of the selection, as a hexadecimal number.

Example: When the mask options are selected as follows:

Mask option	Bit	Command
MSB first	D6	1
Specification in three-line units	D5	1
RGB+3BLK	D4	0
Option A (only option A can be	D3	1
specified in RGB+3BLK mode)	D2	0
LC oscillation	D1	1
	D0	0

The command bits are set as follows:


D7	D6	D5	D4	D3	D2	D1	D0
0	1	1	0	1	0	1	0

 $\rightarrow$ Command OD displays 6AH.




#### 1.3 APPLICATION BLOCK DIAGRAMS

Example of application to a camcorder (1) (in RGB+ $Vc_1+Vc_2$  mode) (The  $V_B$ ,  $V_G$ ,  $V_B$ ,  $V_{BLK}$ ,  $V_{C1}$ , BLK1,  $Vc_2$ , and BLK2 pins are used.)



Example of application to a camcorder (2) (in RGB+3BLK mode for RGB compatible blanking) (The V<sub>R</sub>, V<sub>G</sub>, V<sub>B</sub>, R<sub>BLK</sub>, G<sub>BLK</sub>, and B<sub>BLK</sub> pins are used.)





#### 1.4 DISPLAY IN RGB+Vc1+Vc2 MODE

The  $\mu$ PD6461, 6462 provide three options, A, B, and C, for the output distribution format. This section describes how character signals are output when each option is selected. Output is controlled with the output pin control command (refer to **3.8 OUTPUT PIN CONTROL COMMAND** for details).

Output pin control command for MSB-first transfer (Command bits are input starting from the most significant bit (MSB), D15.)

(This command is a 2-byte command. 16 bits must be input for each command, even for continuous input.)

(MSB)															(LSB)
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	1	1	0	0	V <sub>C2</sub>	V <sub>C1</sub>	0	0	AR3	AR2	AR1	AR0
											Row spe	cificatio	n bits		
								AR3	AR2	AR1	AR0		Fι	ınction	
								0	0	0	0		Speci	fies row	0.
								0	0	0	1		Speci	fies row	1.
							?		<u> </u>	¥	<del>ک</del> ۶	¥			
								1	0	1	1		Specif	ies row	11.
										0	ther valu	ıes are i	nvalid.		
						Op	tion A				Output p	in contro	ol bits		
								V <sub>C2</sub>	V <sub>C1</sub>		Output f				
								0	0					: Fixed t	o low level
								0	1	Vc1: Fix	ed to lov	v level. `	Vc2: Out	puts a sp	ecified row
										ı				•	
						Ор	tion B				Output p				
								V <sub>C2</sub>	V <sub>C1</sub>	_	Output f				
								0	0				c2: Fixed		
								0	1	Vc1: Ot	tputs all	rows. V	c2: Outp	uts a spe	ecified row.
						Ор	tion C			(	Output p	in contro	ol bits		
								V <sub>C2</sub> V <sub>C1</sub> Output from each pin							
								0 0 Vc1: Outputs columns 0 to 23. Vc2: Fixed to low lev					low level.		
								0	1	Vc1: Out	outs colum	ns 0 to 11	. Vc2: Ou	tputs colu	mns 12 to 23.
								1	0	Vc1: Out	outs colum	ns 12 to 2	23. Vc2: O	utputs col	umns 0 to 11.
								1	1	Vc1: Fix	ed to low	level. V	c2: Outpu	ıts colum	ns 0 to 23.

#### · Row specification

You can specify whether the Vc1 or Vc2 pin is used to output the character signals for each row (or each 12 columns).

#### Output pin control

The signals output from the V<sub>C1</sub> and V<sub>C2</sub> pins depend on whether option A, B, or C is selected (the corresponding blanking signals are output in the same way).



# Option A output

	Output pin control bits								
V <sub>C2</sub>	V <sub>C1</sub>	Output from each pin							
0	0	Vc1: Outputs the specified row. Vc2: Fixed to low level.	(1)						
0	1	Vc1: Fixed to low level. Vc2: Outputs specified row.	(2)						

	Output channel	Character signal	Background signal (if specified)
For case (1) above	V <sub>C1</sub> channel	Outputs the logical OR of the character signals at the $V_B$ , $V_G$ , and $V_B$ pins (for the specified rows), excluding those characters for which the $V_{C2}$ channel has been specified.	Outputs a background signal for areas other than those for which the V <sub>C2</sub> channel has been specified.
	Vc2 channel	Fixed to low level (for the specified rows)	Outputs a background signal for those the areas for which the $V_{\rm C2}$ channel has been specified.
For case (2) above	V <sub>C1</sub> channel	Fixed to low level (for the specified rows)	Outputs a background signal for areas other than those for which the $V_{\rm C2}$ channel has been specified.
	V <sub>C2</sub> channel	Outputs those characters for which the Vc2 channel has been specified (for the specified rows).	Outputs a background signal for those the areas for which the V <sub>C2</sub> channel has been specified.

# Option B output

	Output pin control bits							
V <sub>C2</sub>	V <sub>C1</sub>	Output from each pin						
0	0	Vc1: Outputs all rows. Vc2: Fixed to low level.	(1)					
0	1	Vc1: Outputs all rows. Vc2: Outputs a specified row.	(2)					

	Output channel	Character signal	Background signal (if specified)
For case (1) above	V <sub>C1</sub> channel	Outputs the logical OR of the character signals at the $V_B$ , $V_G$ , and $V_B$ pins (for all rows), excluding those characters for which the $V_{C2}$ channel has been specified.	Outputs a background signal for areas other than those for which the V <sub>C2</sub> channel has been specified.
	Vc2 channel	Fixed to low level (for the specified rows)	Outputs a background signal for those areas for which the $V_{\rm C2}$ channel has been specified.
For case (2) above	V <sub>C1</sub> channel	Outputs the logical OR of the character signals at the $V_B$ , $V_G$ , and $V_B$ pins (for all rows), excluding those characters for which the $V_{C2}$ channel has been specified.	Outputs a background signal for areas other than those for which the Vc2 channel has been specified.
	Vc2 channel	Outputs the characters for which the V <sub>C2</sub> channel is specified (for the specified rows).	Outputs a background signal for those areas for which the Vc2 channel has been specified.



#### Option C output

	Output pin control bits									
V <sub>C2</sub>	V <sub>C1</sub>	Output from each pin								
0	0	Vc1: Outputs columns 0 to 23. Vc2: Fixed to low level.	(1)							
0	1	Vc1: Outputs columns 0 to 11. Vc2: Outputs columns 12 to 23.	(2)							
1	0	Vc1: Outputs columns 12 to 23. Vc2: Outputs columns 0 to 11.	(3)							
1	1	Vc1: Fixed to low level. Vc2: Outputs columns 0 to 23.	(4)							

	Output channel	Character signal	Background signal (if specified)
For case (1) above	V <sub>C1</sub> channel	Outputs the logical OR of the character signals at the V <sub>R</sub> , V <sub>G</sub> , and V <sub>B</sub> pins (for columns 0 to 23 in the specified rows), excluding those characters for which the V <sub>C2</sub> channel has specified.	Outputs a background signal for areas other than those for which the Vc2 channel has been specified.
	Vc2 channel	Fixed to low level (for the specified rows)	Outputs a background signal for those areas for which the $V_{\rm C2}$ channel has been specified.
For case (2) above	V <sub>C1</sub> channel	Outputs the logical OR of the character signals at the V <sub>R</sub> , V <sub>G</sub> , and V <sub>B</sub> pins (for columns 0 to 11 of the specified rows), excluding those characters for which the V <sub>C2</sub> channel has been specified.	Outputs a background signal for areas other than those for which the Vc2 channel has been specified.
	V <sub>C2</sub> channel	Outputs the characters for which the V <sub>C2</sub> channel has been specified (for columns 12 to 23 of the specified rows).	Outputs a background signal for those areas for which the V <sub>C2</sub> channel has been specified.
For case (3) above	V <sub>C1</sub> channel	Outputs the logical OR of the character signals at the $V_B$ , $V_G$ , and $V_B$ pins (for columns 12 to 23 of the specified rows), excluding those characters for which the $V_{C2}$ channel has been specified.	Outputs a background signal for areas other than those for which the V <sub>C2</sub> channel has been specified.
	Vc2 channel	Outputs the characters for which the V <sub>C2</sub> channel has been specified (for columns 0 to 11 of the specified rows).	Outputs a background signal for those areas for which the V <sub>C2</sub> channel has been specified.
For case (4) above	V <sub>C1</sub> channel	Fixed to low level (for the specified rows)	Outputs a background signal for areas other than those for which the V <sub>C2</sub> channel has been specified.
	Vc2 channel	Outputs the characters for which the V <sub>C2</sub> channel has been specified (for columns 0 to 23 in the specified rows).	Outputs a background signal for those areas for which the Vc2 channel has been specified.

The RGB and  $V_{C1}$  channels do not output character signals for characters for which the  $V_{C2}$  channel has been specified. Background signals are output separately as listed above.

In addition, the  $\mu$ PD6461, 6462, when set to RGB+Vc1+Vc2 mode, provide the following output control:

- Independent on/off control of character display for each channel (3-channel independent display on/off command)
- Independent control of the background for each channel (3-channel independent background control command)


#### 1.4.1 Character Signal Output When Option A is Selected

#### Option A

The  $Vc_1$  bit of the output pin control command can be used to specify whether the characters of each row are output to the  $Vc_1$  channel. Each character can be specified to be output to the  $Vc_2$  channel, and the  $Vc_1$  channel outputs only characters for which the  $Vc_2$  channel in the rows for which the  $Vc_1$  bit is set to 1. Characters for which the  $Vc_2$  channel is specified are not output to the RGB or  $Vc_1$  channel.

Display example (when the Vc2 channel is used for information to be recorded)

Display in viewfinder (RGB output and Vc2 output)




#### Output example with mask code option A specified

Characters output via RGB channel (colored characters)

	(colored characters)
REC	TAPE BATT 1/1000
	0000

 The RGB channel does not output the characters for which the V<sub>C2</sub> channel has been specified. Characters output via V<sub>C1</sub> channel (specified rows)



- The Vc1 channel outputs the characters in the rows for which the Vc1 bit is set to 0, excluding the characters for which the Vc2 channel is specified.
- Rows for which the V<sub>C1</sub> bit is set to 1 are not output (the V<sub>C1</sub> pin is fixed to low level).

Characters output via V<sub>C2</sub> channel (specified characters of specified rows)

YOKOHAMA BAY BRIDGE	
	AM 11:30 1991. 2.22

- Rows for which the V<sub>C1</sub> bit is set to 0 are not output (the V<sub>C2</sub> pin is fixed to low level).
- The V<sub>C2</sub> channel outputs only those characters for which the V<sub>C2</sub> channel has been specified in the rows for which the V<sub>C1</sub> bit is set to 1.




#### 1.4.2 Character Signal Output When Option B is Selected

#### Option B

The Vc1 channel outputs characters of all rows regardless of setting of the Vc1 and Vc2 bits. Each character can be specified to be output to the Vc2 channel, and the Vc2 channel outputs only characters for which the Vc2 channel in the rows for which the Vc1 bit is set to 1. Characters for which the Vc2 channel is specified are not output to the RGB or Vc1 channel.

Display example (when the Vc2 channel is used for information to be recorded)

# Display in viewfinder (RGB output and Vc2 output)




#### Output example with mask code option B specified


Characters output via RGB channel (colored characters)

	· ,
REC	TAPE BATT 1/1000
	0000

 The RGB channel does not output the characters for which the V<sub>C2</sub> channel has been specified. Characters output via Vc1 channel (all rows)



 The Vc1 channel outputs the characters of all rows regardless of the setting of the Vc1 bit, excluding the characters for which the Vc2 channel is specified. Characters output via  $V_{\text{C2}}$  channel (specified characters of specified rows)



- The Vc2 channel outputs only those characters for which the Vc2 channel has been specified in those rows for which the Vc1 bit has been set to 1.
- The V<sub>C2</sub> channel outputs no characters in those rows for which the V<sub>C1</sub> bit has been set to 0.




#### 1.4.3 Character Signal Output When Option C is Selected

#### Option C

The V<sub>C1</sub> and V<sub>C2</sub> bits of the output pin control command can be used to specify whether the characters in columns 0 to 11 of each row and those in columns 12 to 23 are output to the V<sub>C1</sub> channel or to the V<sub>C2</sub> channel.

#### Display example

#### Display in viewfinder




#### Output example with mask code option C specified

Characters output via RGB channel (colored characters)

TAPE BATT 1/1000

 The RGB channel does not output the characters for which the V<sub>C2</sub> channel has been specified. Characters output via V<sub>C1</sub> channel (specified rows)



- In the case of setting V<sub>C2</sub> bit to 0, the V<sub>C1</sub> channel outputs the characters of columns 0 to 23 in specified rows for which the V<sub>C1</sub> bit is set to 0, or the characters of columns 0 to 11 in specified rows for which the V<sub>C1</sub> bit is set to 1, excluding the characters for which the V<sub>C2</sub> channel specified.
- In the case of setting V<sub>C2</sub> bit to 1, the V<sub>C1</sub> channel outputs the characters of columns 12 to 23 in specified rows for which the V<sub>C1</sub> bit is set to 0, and the rows for which the V<sub>C1</sub> bit is set to 1 are not output (the V<sub>C1</sub> pin is fixed to low level), excluding the characters for which the V<sub>C2</sub> channel specified.

Characters output via V<sub>C2</sub> channel (specified characters)

YOKOHAMA BAY BRIDGE AM 11:30 1991. 2.22


- In the case of setting Vc1 bit to 0, the Vc2 channel outputs the characters of columns 0 to 11 in specified rows for which the Vc2 bit is set to 1, and the rows for which the Vc2 bit is set to 0 are not output (the Vc2 pin is fixed to low level).
- In the case of setting Vc1 bit to 1, the Vc2 channel outputs the characters of columns 12 to 23 in specified rows for which the Vc2 bit is set to 0, or the characters of columns 0 to 23 in specified rows for which the Vc2 bit is set to 1.




#### 1.4.4 Display of Vc2-Specified Characters

When the displayed character control command specifies the  $V_{C2}$  channel for a character, that character is not output to the RGB or  $V_{C1}$  channel (display for the RGB and  $V_{C1}$  channels is usually the same as when display-off data is written Note). If background display (overall/minimum) is specified for the RGB or  $V_{C1}$  channel, no background is displayed for those characters for which the  $V_{C2}$  channel has been specified.

Note In some cases, the display will differ slightly from the display-off data.





Solid data: Character for which all  $12 \times 18$  dots are filled

- When display-off data is displayed for the RGB, Vc1, or Vc2 channel
   If a character adjacent to the display-off data is rimmed or has a
   background, the rim or background encroaches into the area for the display off data by one dot (minimum size). (The rim encroaches only at the filled
   dots at the left or right edge of the rimmed character.)
- Display of Vc2-specified character area for the RGB or Vc1 channel
   If a character adjacent to a Vc2-specified character is rimmed, the rim
   encroaches into the area for the Vc2-specified character by one dot (minimum size). If the adjacent character has a background, however, the
   background does not encroach into the Vc2-specified character area.
- Display of Vc2-specified character area for the Vc2 channel
   If a rimmed Vc2-specified character is adjacent to another Vc2-specified character, the rim encroaches into the area for the latter Vc2-specified character. The background does not encroach into the adjacent area (The rim encroaches only at the filled dots on the left or right edge of the rimmed character).
- When a Vc2-specified character area exists at the right or left edge of the entire display area

(The figure shows an area at the left edge. The case of an area at the right edge is similar).

Vc2-specified Solid charac-(1) data ter area Display-Solid Solid data (3) (2)off (4)data data Display-Solid off (5)data data

Encroachment of rim or background (with a width of one dot for the minimum character size)

Encroachment of rim	Encroachment of background
(1) – (5)	(2) – (5)

Background does not encroach into the Vc2-specified character area.





#### 1.5 OUTPUTTING BACKGROUND


The figures below show the screen display when minimum background or overall background is specified for each output channel in RGB+Vc1+Vc2 mode.

#### (1) Minimum background

RGB channel










#### (2) Overall background







V<sub>C1</sub> output (character signal)



**Remarks 1.** The above figures are only examples. Actually, the background can be controlled independently for each output channel (only in RGB+Vc1+Vc2 mode), for example, by applying background (overall/minimum) for the RGB channel but not for the other channels.

2. No background is applied to the Vc2-specified areas for the RGB or Vc1 channel. If a character adjacent to a Vc2-specified character is rimmed, the rim encroaches into the area for the Vc2-specified character by one dot (minimum size) only at the filled dots at the left or right edge of the area of the rimmed character, in the same way as for display-off data. The background, however, does not encroach into the adjacent area.



#### 2. COMMANDS

#### 2.1 COMMAND FORMAT

Control commands are serially input in 8-bit units with a variable word length. There are three types of commands: 1-byte commands consisting of eight bits including an instruction and data, 2-byte commands consisting of sixteen bits including an instruction and data, and a 2-byte continuous command which can be input in an abbreviated format. Commands are input with the MSB first or LSB first according to the specified mask option.

#### 2.2 COMMANDS AND THEIR BITS

#### (1) For MSB first

# 1-byte commands

(MSB)

Function	D7	D6	D5	D4	D3	D2	D1	D0
Video RAM batch clear	0	0	0	0	0	0	0	0
Character display control	0	0	0	1	D0	LC	BL1	BL0
Background/rim color control	0	0	1	0	R	G	В	BFC
3-channel independent display on/off	0	1	1	1	0	DOA	DOB	DOC
Character reverse on/off	0	0	1	1	1	0	0	BCRE

#### 2-byte commands

(MSB)

	`															
Function		D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Character display position control		0	0	0	0	0	V4	V3	V2	V1	V0	H4	НЗ	H2	H1	H0
Write address control		0	0	0	1	0	0	AR3	AR2	AR1	AR0	AC4	AC3	AC2	AC1	AC0
Output pin control	1	0	0	1	1	1	0	0	V <sub>C2</sub>	V <sub>C1</sub>	0	0	AR3	AR2	AR1	AR0
Character size control	1	0	0	1	1	0	0	0	0	S	0	0	AR3	AR2	AR1	AR0
3-channel independent background control	1	0	1	1	0	0	1	BA1	BA0	BFA	BB1	BB0	BFB	BC1	BC0	BFC
Test mode <sup>Note</sup>	1	0	1	1	0	0	0	T8	T7	T6	T5	T4	Т3	T2	T1	T0

Note Not to be used

#### 2-byte continuous command

(MSB)

Function	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Displayed character control		1	RV	R	G	В	BL	V <sub>C2</sub>	C7	C6	C5	C4	С3	C2	C1	C0

Note

**Note** C7 bit is "don't care" at the  $\mu$ PD6462. However, this data sheet explains the  $\mu$ PD6462 with "0" in the C7 bit.



# (2) For LSB first

# 1-byte commands

(LSB)

Function	D0	D1	D2	D3	D4	D5	D6	D7
Video RAM batch clear	0	0	0	0	0	0	0	0
Character display control	BL0	BL1	LC	DO	1	0	0	0
Background/rim color control	BFC	В	G	R	0	1	0	0
3-channel independent display on/off	DOC	DOB	DOA	0	1	1	1	0
Character reverse on/off	BCRE	0	0	1	1	1	0	0

# 2-byte commands

(LSB)

Function	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
Character display position control		V4	0	0	0	0	0	1	H0	H1	H2	НЗ	H4	V0	V1	V2
Write address control		0	0	1	0	0	0	1	AC0	AC1	AC2	АС3	AR4	AR0	AR1	AR2
Output pin control	0	0	1	1	1	0	0	1	AR0	AR1	AR2	AR3	0	0	V <sub>C1</sub>	V <sub>C2</sub>
Character size control	0	0	0	1	1	0	0	1	AR0	AR1	AR2	AR3	0	0	S	0
3-channel independent background control	BA1	1	0	0	1	1	0	1	BFC	BC0	BC1	BFB	BB0	BB1	BFA	BA0
Test mode <sup>Note</sup>	Т8	0	0	0	1	1	0	1	T0	T1	T2	Т3	T4	T5	T6	T7

Note Not to be used

# 2-byte continuous command

(LSB)

Function		D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
Displayed character control		BL	В	G	R	RV	1	1	C0	C1	C2	СЗ	C4	C5	C6	C7

Note

**Note** C7 bit is "don't care" at the  $\mu$ PD6462. However, this data sheet explains the  $\mu$ PD6462 with "0" in the C7 bit.



#### 2.3 POWER-ON CLEAR FUNCTION

The internal state of the IC is unstable immediately after the power is turned on. It is therefore necessary to keep the PCL pin low for the time shown below to allow the system to initialize. This power-on clear places the system in the following state:

- · Test mode is not specified.
- All character data in video RAM (12 rows  $\times$  24 columns) is cleared (to display-off data (FEH:  $\mu$ PD6461/7EH:  $\mu$ PD6462)) and blinking is turned off.
- The video RAM write address is (row 0, column 0).
- The character size is single (minimum) for all rows.
- The output distribution format is set to the default (the Vc1 and Vc2 bits are set to 0).
- Display is turned off and LC oscillation is turned on.

The time required for power-on clear is calculated as follows. No commands must be input during this time.

```
Time required for power-on clear = t_{PCLL}Note + {Time required for clearing video RAM}
= 10(\mu s) + \{10(\mu s) + 12/f_{osc}(MHz) \times 288\}
```

fosc(MHz): LC oscillation frequency or external clock frequency

Note Refer to POWER-ON CLEAR SPECIFICATIONS in 6. ELECTRICAL CHARACTERISTICS.

A dot clock input (to the OSC<sub>IN</sub> pin) is necessary to clear video RAM. Input a dot clock when an external clock input is selected.

#### 3. COMMAND DETAILS

#### 3.1 VIDEO RAM BATCH CLEAR COMMAND

This command clears the entire video RAM by means of a single operation (the bit configuration is the same as for MSB-first and LSB-first transfer).

(MSB) (LSB) D7 D6 D5 D4 D3 D2 D1 D0 0 0 0 0 0 0

The video RAM batch clear command places the system in the following state:

- All character data in video RAM (12 rows  $\times$  24 columns) is cleared (to display-off data (FEH:  $\mu$ PD6461/7EH:  $\mu$ PD6462)) and blinking is turned off.
- The video RAM write address is (row 0, column 0).
- The character size is single (minimum) for all rows.
- The output distribution format is set to the default (the Vc1 and Vc2 bits are set to 0).
- · Display is turned off and LC oscillation is turned on.

The time required for clearing video RAM is calculated as follows. No command must be input while the video RAM is being cleared.

Time required to clear video RAM =  $10(\mu s) + 12/fosc(MHz) \times 288$ fosc(MHz) : LC oscillation frequency or external clock frequency

A dot clock input (to the OSC<sub>IN</sub> pin) is necessary to clear the video RAM. Input a dot clock when external clock input is selected.


**Remark** Power-on clear using the PCL pin is hardware reset, initializing the IC, including clearing the video RAM and releasing test mode. The video RAM batch clear command, in contrast, performs software reset by initializing the IC without first releasing test mode.



#### 3.2 CHARACTER DISPLAY CONTROL COMMAND

This command turns on/off character display, LC oscillation, and the blinking of characters.

(1) For MSB-first transfer (Command bits are input starting from the MSB (D7).)



(2) For LSB-first transfer (Command bits are input starting from the LSB (D0). The function of each bit is the same as that for MSB-first transfer.)

(LSB)							(MSB)
D0	D1	D2	D3	D4	D5	D6	D7
BL0	BL1	LC	DO	1	0	0	0

· Blinking control bits

These bits are used to turn on or off the blinking of characters for which blinking has been enabled with the displayed character control command. The blinking ratio is 1:1, one of three blinking frequencies being selectable for the entire screen.

· LC oscillation control bit

This bit is used to turn the oscillator on or off. You can stop the oscillator when no character is being displayed, thus reducing the power consumption.

While the oscillator is stopped, it is not possible to write to video RAM. Turn on the oscillator before attempting to write to video RAM.

- Cautions 1. When using LC oscillation (LC oscillation control bit = 1): When character display is turned on, the oscillation is synchronized with Hsync, stopping when Hsync goes low. When character display is turned off, oscillation continues regardless of the state of Hsync.
  - When using an external clock (LC oscillation control bit = 1): While the oscillator is turned on, clock pulses are supplied to the IC internal circuit. While the oscillator is turned off, no clock pulses are supplied.
- · Character display on/off control bit


This bit is used to turn character display on or off. Character display is turned on or off upon the detection of a falling edge of Hsync.



#### 3.3 BACKGROUND/RIM COLOR CONTROL COMMAND

This command specifies the color of the background or rim when overall background, minimum background, or rimming is specified.

(1) For MSB-first transfer (Command bits are input starting from the MSB (D7).)



(2) For LSB-first transfer (Command bits are input starting from the LSB (D0). The function of each bit is the same as that for MSB-first transfer.)

(LSB)							(MSB)
D0	D1	D2	D3	D4	D5	D6	D7
BFC	В	G	R	0	1	0	0

· Rim color specification bit

This bit is used to specify the color (white or black) of the rim added to all characters displayed on the screen (only for the RGB channel). When rimming is specified for the Vc1 or Vc2 channel, the rim color is always black.

· Background color specification bits


These bits are used to specify one of eight colors to be used for the background of the entire screen (only for the RGB channel). When background (overall/minimum) is specified for the Vc1 or Vc2 channel, the background color is always black.



#### 3.4 3-CHANNEL INDEPENDENT DISPLAY ON/OFF COMMAND

This command turns character display on or off independently for each of the three channels.

(1) For MSB-first transfer (Command bits are input starting from the MSB (D7).)



(2) For LSB-first transfer (Command bits are input starting from the LSB (D0). The function of each bit is the same as that for MSB-first transfer.)

(LSB)							(MSB)
D0	D1	D2	D3	D4	D5	D6	D7
DOC	DOB	DOA	0	1	1	1	0



#### 3.5 CHARACTER REVERSE ON/OFF COMMAND

This command specifies whether all characters displayed on the screen are reversed.

(1) For MSB-first transfer (Command bits are input starting from the MSB (D7).)

(	(MSB)							(L	SB)
ſ	D7	D6	D5	D4	D3	D2	D1	D	0
	0	0	1	1	1	0	0	ВС	RE


Cont	rol bit	Function
BCRE	0	Does not reverse characters.
	1	Reverses characters.

(2) For LSB-first transfer (Command bits are input starting from the LSB (D0). The function of each bit is the same as that for MSB-first transfer.)

(LSB)							(MSB)
D0	D1	D2	D3	D4	D5	D6	D7
BCRE	0	0	1	1	1	0	0

Each character is reversed only when reversing of the character is enabled with the displayed character control command.


• Example of reversed character (uppercase letter "I")



**Remark** When the character is not reversed, one of eight colors can be selected for the background color for the RGB channel. For the Vc1 and Vc2 channels, which can display only white or black, the background is always black (characters are white).


When characters are rseversed for the Vc1 or Vc2 channel, the display is as follows:

 $\bullet$  Example of reversed character for  $V_{C1}$  or  $V_{C2}$  channel (uppercase letter "I")






• Rimming of reversed character For an ordinary character



### For a solid character (character pattern 18H ( $\mu$ PD6461)/1FH ( $\mu$ PD6462): Refer to 5. CHARACTER PATTERNS)




Display-off data does not change when reversed. When blank data is reversed, it becomes a solid character for which the character color is initially set. The character color can be set only for the RGB channel. It is always white (black when reversed) for the  $V_{C1}$  and  $V_{C2}$  channels.



#### 3.6 CHARACTER DISPLAY POSITION CONTROL COMMAND

This command specifies the character display start position with one of 32 steps in 12-dot units for the horizontal direction, and one of 32 steps in three-line units for the vertical direction (this command is a 2-byte command, requiring 16 bits for each command even when continuously input).

(1) For MSB-first transfer (Command bits are input starting from the MSB (D15).)



Remarks 1. H: Line

- 2. ( ) shows when units of nine lines are selected by specifying a mask option.
- (2) For LSB-first transfer (Command bits are input starting from the LSB (D0). The function of each bit is the same as that for MSB-first transfer.)


(LSB)															(MSB)
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
V3	V4	0	0	0	0	0	1	H0	H1	H2	НЗ	H4	V0	V1	V2

· Control bits for the horizontal display start position

These bits are used to specify the horizontal display start position (timing) as one of 32 steps in units of 12 dots (12/fosc (MHz)). Settable positions are based on the rising edge of the horizontal synchronizing signal input to the Hsync pin. The 32 positions are calculated by adding 12 dots, one to 32 times, to the position equivalent to 16 clock pulses (16/fosc (MHz)) from the rising edge (fosc (MHz): LC oscillation frequency or external input clock frequency).

· Control bits for the vertical display start position

These bits are used to specify the vertical display start position as one of 32 steps in units of three lines (or 32 steps in units of nine lines when specified with a mask option). The minimum settable position is three lines from a rising edge of the vertical synchronizing signal input to the Vsync pin.



 $\mathsf{A}: \underline{3H} \!\!\times\! (2^4 V4 \!+\! 2^3 V3 \!+\! 2^2 V2 \!+\! 2^1 V1 \!+\! 2^0 V0) \!+\! 1H$ 

— 9H when units of nine lines are selected by specifying a mask option

$$\mathsf{B}: \frac{12}{\mathsf{fosc}(\mathsf{MHz})} \times (2^4\mathsf{H4} + 2^3\mathsf{H3} + 2^2\mathsf{H2} + 2^1\mathsf{H1} + 2^0\mathsf{H0} + 1) + \frac{4}{\mathsf{fosc}(\mathsf{MHz})}$$


fosc: LC oscillation frequency or external input clock frequency H: Line



#### 3.7 WRITE ADDRESS CONTROL COMMAND

This command specifies the address at which a character is written in the display area (video RAM) of 12 rows × 24 columns (this command is a 2-byte command, requiring 16 bits for each command, even when continuously input).

(1) For MSB-first transfer (Command bits are input starting from the MSB (D15).)



(2) For LSB-first transfer (Command bits are input starting from the LSB (D0). The function of each bit is the same as that for MSB-first transfer.)

(LSB) (MSB) D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 AR3 1 1 AC0 AC1 AC2 AC3 AR4 AR0 AR1 AR2

Column write address specification bits

The display area has 24 columns. These bits are used to specify the column in which a character is to be written.

· Row write address specification bits

The display area has 12 rows. These bits are used to specify the row in which a character is to be written.



#### 3.8 OUTPUT PIN CONTROL COMMAND

This command distributes character signals to the  $Vc_1$  and  $Vc_2$  channels (this command is a 2-byte command, requiring 16 bits for each command, even when continuously input). The  $\mu$ PD6461, 6462 support a mask option for selecting one of three formats for the output distribution format for the  $Vc_1$  and  $Vc_2$  channels.

(1) For MSB-first transfer (Command bits are input starting from the MSB (D15).)

(MSB)															(LSB)	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
1	0	0	1	1	1	0	0	V <sub>C2</sub>	V <sub>C1</sub>	0	0	AR3	AR2	AR1	AR0	
														]		
											Row spe	cificatio	n bits			
								AR3 AR2 AR1 AR0 Function								
								0	0	0	0		Speci	fies row	0.	
								0	0	0	1		Speci	fies row	1.	
							~	· .	÷ ٪	÷	<i>&gt;</i>	<u> </u>			ν.	
								1	ies row	11.						
								Other values are invalid.								
							ntion A	Output his control hits								
						0	ption A	<u> </u>								
								V <sub>C2</sub>	V <sub>C1</sub>						a lavvilavial	
								0	0		•	•			o low level.	
								0	Į.	VC1: FIX	kea to lov	v ievei.	Vc2: Out	puis a sp	ecified row.	
						0	ption B			(	Output p	in contro	ol bits			
								V <sub>C2</sub>	V <sub>C1</sub>		Output f	rom eac	h pin			
								0	0	Vc1: Ot	ıtputs all	rows. V	c2: Fixed	to low l	evel.	
								0	1	Vc1: Ot	utputs all	rows. V	c2: Outp	uts a spe	ecified row.	
						0	ption C	- ' '								
								V <sub>C2</sub>	V <sub>C1</sub>		Output f		<u> </u>			
								0	0		•				low level.	
								0	1						mns 12 to 23.	
								1	0						umns 0 to 11.	
								1 1 Vc1: Fixed to low level. Vc2: Outputs columns 0 to 23								

(2) For LSB-first transfer (Command bits are input starting from the LSB (D0). The function of each bit is the same as that for MSB-first transfer.)

(LSB) (MSB) D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 0 0 0 1 AR0 AR1 AR2 AR3 0  $V_{C1}$  $V_{C2}$ 

Row specification bits

Output distribution to the  $V_{C1}$  and  $V_{C2}$  pins is specified for each row (or for 12 columns). These bits are used to specify the row.

· Output pin control bits


These bits are used to distribute character output signals to the Vc1 and Vc2 pins depending on whether option A, B, or C has been selected by specifying a mask option (the corresponding blanking signals are output likewise).



#### 3.9 CHARACTER SIZE CONTROL COMMAND

This command specifies the character size (height and width at one time) for each row (this command is a 2-byte command, requiring 16 bits for each command, even when continuously input).

(1) For MSB-first transfer (Command bits are input starting from the MSB (D15).)



(2) For LSB-first transfer (Command bits are input starting from the LSB (D0). The function of each bit is the same as that for MSB-first transfer.)

(LSB) (MSB) D0 D6 D11 D1 D2 D7 D10 D12 D13 D14 D15 D3 D4 D5 D8 D9 0 0 0 1 1 0 0 1 AR0 AR1 AR2 AR3 0 0 S 0


- · Row specification bits
  - The character size is specified for each row. These bits are used to specify the row.
- · Character size specification bit
  - This bit is used to select either of two supported sizes.



#### 3.10 3-CHANNEL INDEPENDENT BACKGROUND CONTROL COMMAND

This command specifies the background for each of the three output channels (this command is a 2-byte command, requiring 16 bits for each command, even when continuously input).

(1) For MSB-first transfer (Command bits are input starting from the MSB (D15).)



(2) For LSB-first transfer (Command bits are input starting from the LSB (D0). The function of each bit is the same as that for MSB-first transfer.)

(LSB)															(MSB)
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
BA1	1	0	0	1	1	0	1	BFC	BC0	BC1	BFB	BB0	BB1	BFA	BA0




#### · Rimming control bit

This bit is used to specify whether all characters displayed on the screen are rimmed.

Rimming: Whenever there is a dot at the right or left edge of the display area for a character, rimming of the dot will encroach into the adjacent character display area. For dots at the top or bottom edge, however, no rim is added either above the top edge or below the bottom edge, that is, rimming does not encroach into the character display area above or below. Other dots are rimmed as shown below.

#### Example



The width of a rim is always 1t (minimum dot) regardless of the character size.

#### · Background control bits

These bits are used to select no background, minimum background, or overall background as the background type. The background color is specified with the background/rim color control command.

No background: Outputs only character data.

Minimum background: Adds a background of an area that is wider than the character display area by a minimum

of one dot at each side.

Overall background: Adds a background over the entire screen.

#### • Background and rimming in RGB+Vc1+Vc2 mode

Characters for which the Vc2 channel is specified with the displayed character control command are not output to the RGB or Vc1 channel. When background (minimum/overall) is specified for the RGB or Vc1 channel, no background is added to the areas for the Vc2-specified characters. By contrast for the Vc2 channel, a background is added only to those areas for Vc2-specified characters. (Refer to 1.4 DISPLAY IN RGB+Vc1+Vc2 MODE and 1.4.4 Display of Vc2-Specified Characters for details of the display of Vc2-specified character areas for the RGB or Vc1 channel.)

When RGB+3BLK (RGB compatible blanking) mode is selected, only the background control bits for the RGB channel are valid. Those for the  $V_{C1}$  and  $V_{C2}$  channels are invalid (In RGB+3BLK mode, no pin outputs a signal for the  $V_{C2}$  channel. The  $V_{C1}$  pin is used to output the logical OR of the R, G, and B outputs.).



### 3.11 TEST MODE COMMAND

This command is used only to test the IC. Usually, do not input this command. The system cannot enter test mode while the TEST pin (pin 9) is connected to ground.

(1) For MSB-first transfer (Command bits are input starting from the MSB (D15).)

(MSB)															(LSB)
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	0	0	0	T8	T7	T6	T5	T4	Т3	T2	T1	T0

(2) For LSB-first transfer (Command bits are input starting from the LSB (D0). The function of each bit is the same as that for MSB-first transfer.)


(LSB)															(MSB)
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
Т8	0	0	0	1	1	0	1	T0	T1	T2	Т3	T4	T5	T6	T7

#### 3.12 DISPLAYED CHARACTER CONTROL COMMAND


This command specifies the attributes of each character, including the character pattern, color, and whether it is blinked. When inputting this command, ensure that LC oscillator is turned on (if the LC oscillator is turned off, it is not possible to write to video RAM).

This command is a 2-byte continuous command. When continuously writing characters with the same attributes (except for a pattern), you need input only the eight low-order bits (D0 to D7) of the command for the second and subsequent characters. In this case, the write column address is automatically incremented (After a character has been written into column 23, the next character is automatically written into left-most column 0 of the next row. When a character is written into column 23 of row 11, the next character is automatically written into column 0 of row 0.).

Column address (→)



(1) For MSB-first transfer (Command bits are input starting from the MSB (D15).)



**Note** C7 bit is "don't care" at the  $\mu$ PD6462. However, this data sheet explains the  $\mu$ PD6462 with "0" in the C7 bit.

(2) For LSB-first transfer (Command bits are input starting from the LSB (D0). The function of each bit is the same as that for MSB-first transfer.)

(LSB) (MSB)

D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
V <sub>C2</sub>	BL	В	G	R	RV	1	1	C0	C1	C2	СЗ	C4	C5	C6	C7

# · Character pattern specification bits

These bits are used to specify the address of the character pattern to be used. Address FEH ( $\mu$ PD6461)/7EH ( $\mu$ PD6462) indicates display-off data and address FFH ( $\mu$ PD6461)/7FH ( $\mu$ PD6462) indicates the end code for second-byte continuous input. The design of each character pattern can be modified by specifying a mask code option (except for addresses FEH and FFH ( $\mu$ PD6461)/7EH and 7FH ( $\mu$ PD6462)).

# • Vc2 channel specification bit

This bit is used to specify whether each character is output to the Vc2 channel. Characters for which the Vc2 channel is specified are not output to the RGB or Vc1 channel (This bit is invalid in RGB+3BLK mode).

# · Blinking control bit

This bit is used to enable or disable blinking for each character. Blinking of characters is turned on/off for the entire screen with the character display control command (refer to 3.2 CHARACTER DISPLAY CONTROL COMMAND).

### · Character color specification bits

These bits are used to specify the color of each character (These bits are valid only for the RGB channel. Only a single color can be used for the Vc1 and Vc2 channels).


# Reversing control bit

This bit is used to enable or disable reversing for each character. The characters of the entire screen are reversed with the character reverse on/off command (refer to 3.5 CHARACTER REVERSE ON/OFF COMMAND).




# 4. COMMAND TRANSFER

# 4.1 1-BYTE COMMANDS




### 4.2 2-BYTE COMMANDS



When inputting a 2-byte command, keep the  $\overline{\text{CS}}$  signal low between the first and second bytes of the command.

# 4.3 2-BYTE CONTINUOUS COMMAND



The 2-byte continuous command is used to write characters to video RAM. When continuously writing characters for which the specifications for the color, blinking, reversing, and Vc2 channel are the same, transfer the first byte of the first command then continuously transfer only the second bytes (character pattern addresses) of the commands.

When changing any part of the first byte, end continuous input (by setting the  $\overline{CS}$  signal to high or transferring the end code for second-byte continuous input) then transfer the newly modified first byte.




### 4.4 CONTINUOUS INPUT OF COMMAND

Transfer each of the 1-byte, 2-byte, and 2-byte successive commands from a microcontroller to the  $\mu$ PD6461, 6462 as follows.

To transfer a 1-byte or 2-byte command, or a 2-byte successive command with blinking data changed after a 2-byte successive command has been transferred, either make  $\overline{\text{CS}}$  high once, or transfer 2-byte successive command end code (FFH:  $\mu\text{PD6461/7FH}$ :  $\mu\text{PD6462}$ ) at the end of the 2-byte successive command. In the latter case, it is not necessary to make  $\overline{\text{CS}}$  high.

### 4.4.1 When End Code is Not Used


**Example** 1-byte command  $\rightarrow$  2-byte successive command  $\rightarrow$  1-byte command



Make CS low once and then back high again.

### 4.4.2 When End Code is Used

**Example** 1-byte command  $\rightarrow$  2-byte successive command  $\rightarrow$  1-byte command



It is not necessary to make  $\overline{\text{CS}}$  low and then back high again.

**Remark** By using the 2-byte successive command end code, the  $\overline{CS}$  pin may remain low. However, it is recommended to make  $\overline{CS}$  pin high to improve the noise immunity.

# 5. CHARACTER PATTERNS

The  $\mu$ PD6461, 6462 can display 256 ( $\mu$ PD6461)/128 ( $\mu$ PD6462) character patterns, including alphanumerics, Kanji characters, and symbols, which are stored in the character generator ROM. Each pattern in the character generator ROM can be modified by specifying a mask code option. However, the display-off data at character address FEH ( $\mu$ PD6461)/7EH ( $\mu$ PD6462) and end code for second-byte continuous input at FFH ( $\mu$ PD6461)/7FH ( $\mu$ PD6462) cannot be modified. No character pattern can be stored at these addresses.

When none of the 12  $\times$  18 dots are filled for a character pattern at addresses 00H to FDH ( $\mu$ PD6461)/00H to 7DH ( $\mu$ PD6462), the character pattern is called blank data. Character address FEH ( $\mu$ PD6461)/7EH ( $\mu$ PD6462) contains displayoff data. Blank data and display-off data are represented in the same way (with no dots filled) in character patterns shown on the following pages, but they are different as follows:

Table 5-1 The Differences between Blank Data and Display-off Data


Character data	Display of character area in each background mode						
Character data	No background	Minimum background	Overall background				
Blank data	Displays image.	Displays background.	Displays background.				
Display-off data	Displays image.	Displays image only (without background).	Displays image only (without background).				


You cannot specify display-off data for addresses other than FEH ( $\mu$ PD6461)/7EH ( $\mu$ PD6462) when using a mask code option. Blank data, however, can be specified at any address from 00H to FDH ( $\mu$ PD6461)/00H to 7DH ( $\mu$ PD6462) (address FFH ( $\mu$ PD6461)/7FH ( $\mu$ PD6462) cannot be used because it contains the end code for second-byte continuous input).

The character patterns of the  $\mu$ PD6461GS-101/102,  $\mu$ PD6462GS-001 (NEC's standard model) are shown on the following pages.





# $\mu$ PD6461GS-101/102 Character Patterns





















Notes 1. Blank data


- 2. Display-off data (fixed at this address)
- 3. End code for second-byte continuous input (fixed at this address)



# $\mu$ PD6462GS-001 Character Patterns







Notes 1. Blank data

- 2. Display-off data (fixed at this address)
- 3. End code for second-byte continuous input (fixed at this address)



# 6. ELECTRICAL CHARACTERISTICS

# **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	μPD6461GS, 6462GS	μPD6461GT	Unit
Supply voltage	V <sub>DD</sub>	7	7	V
Input pin voltage	VIN	-0.3 to \	V	
Output pin voltage	Vоит	-0.3 to \	٧	
Operating ambient temperature	TA	-20 t	o +75	°C
Storage temperature	Tstg	-40 to +125		°C
Permissible package power dissipation (T <sub>A</sub> = 75 °C)	PD	180 320		mW
Output current	lo ±5		mA	

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum rating are not exceeded.

# RECOMMENDED OPERATING RANGES

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage	V <sub>DD</sub>		2.7		5.5	V
Oscillation frequency (LC oscillation)	fosc	V <sub>DD</sub> = 2.7 to 5.5 V	6.0		8.0	MHz
Oscillation frequency (external clock)	fosc	V <sub>DD</sub> = 2.7 to 5.5 V	4.0		8.0	MHz
Operating temperature	Та		-20		+75	°C

# **ELECTRICAL CHARACTERISTICS** ( $T_A = -20 \text{ to } +75^{\circ}\text{C}$ )

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage	V <sub>DD</sub>		2.7	5.0	5.5	V
Supply current 1	IDD	fosc = 8.0 MHz, V <sub>DD</sub> = 5.0 V		5.0	10.0	mA
Supply current 2	IDD	fosc = 8.0 MHz, V <sub>DD</sub> = 3.0 V		3.0	6.0	mA
Control input high level voltage	VciH	DATA, CLK, CS, PCL	0.7V <sub>DD</sub>			V
Control input low level voltage	VcIL				0.3V <sub>DD</sub>	V
Synchronizing signal input high level voltage	Vish	Hsync, Vsync	0.48V <sub>DD</sub>			V
Synchronizing signal input low level voltage	VISL				0.16V <sub>DD</sub>	V
Signal output high level voltage	Vosh	losL = -1  mA (VDD = 5  V) / -0.5  mA (VDD = 3 V)	0.9V <sub>DD</sub>			V
Signal output low level voltage	VosL	lost = 1 mA (V <sub>DD</sub> = 5 V) / 0.5 mA (V <sub>DD</sub> = 3 V)			0.1V <sub>DD</sub>	V
Oscillation output low level voltage	Vost	СКоит           Iost = -0.5 mA (Vpb = 5 V)			0.1V <sub>DD</sub>	V

Remark Signal input: DATA, CLK, CS, PCL, Hsync, Vsync

Signal output: CKOUT, VR, VG, VB, VC1, VC2, VBLK, BLK1, BLK2 (RBLK, GBLK, BBLK)


( ) : Set by a mask option



# **RECOMMENDED OPERATING TIMINGS** (Ta = -20 to +75°C, Vdd = 2.7 to 5.5 V)

	Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Setup time	tset		200			ns
	Hold time	thold		200			ns
	Minimum low level width of clock	tckl		400			ns
	Minimum high level width of clock	<b>t</b> ckH		400			ns
	Clock cycle	tтск		1.0			μs
	CS setup time	tcss		400			ns
	CS hold time	tсsн		400			ns
*	Delay time from CLK $\uparrow \to \overline{\text{CS}} \uparrow$	tockes	<1> In case of 1-byte or 2-byte command	400			ns
			<2> In case of 2-byte continuous command <sup>Note</sup>	3			μs
	Minimum low level width of Hsync	thwL		4			μs
*	Minimum low level width of Vsync	tvwL		8			μs


Note When 2-byte continuous command end code is used, condition <1> can be applied.






# **POWER-ON CLEAR SPECIFICATIONS**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
PCL pin low level hold time	<b>t</b> PCLL		10			μs



# **EXTERNAL CLOCK INPUT**

Timing for external clock input (valid when selected with mask option)



Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Time from external clock fall to synchro- nizing signal rise	tc-н		30			ns
Time from synchronizing signal rise to external clock fall	<b>t</b> н-с		30			ns
ts (rising slew rate)	ts				Note	ns

Note 10% of the external clock cycle

Example: When the external clock frequency is 8 MHz

Clock cycle = 125 ns

The maximum slew rate is 10% of 125 ns, giving 12.5 ns.


**Remarks 1.** Keep the external clock in phase with the rising edges of Hsync.

- 2. Design the input of  $\overline{\text{Hsync}}$  so that noise of more than 100 ns is suppressed.
- 3. When using an external clock, leave the OSCout pin open.



# **CHARACTER AND BLK SIGNAL OUTPUT**

Character and BLK signals are output in synchronization with the falling edges of the dot clock.



OUTPUT TIMINGS (TA = -20 to +75°C, pins: Vr, Vg, Vb, Vblk, Vc1, BLK1, Vc2, BLK2, (Rblk, Gblk, Bblk))

Pins in parentheses are selected by specifying a mask option.

						<u> </u>
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Output delay time of character/BLK signal	CDL	$V_{DD} = 4.5$ to 5.5 V, output load capacity = 10 pF	10	18	30	ns
Output delay time of character/BLK signal	CDL	V <sub>DD</sub> = 2.7 to 3.3 V, output load capacity = 10 pF	15	35	80	ns
Rise time of character/BLK signal	cus	V <sub>DD</sub> = 4.5 to 5.5 V, output load capacity = 10 pF	2		10	ns
Rise time of character/BLK signal	cus	V <sub>DD</sub> = 2.7 to 3.3 V, output load capacity = 10 pF	4		25	ns
Fall time of character/BLK signal	CDS	V <sub>DD</sub> = 4.5 to 5.5 V, output load capacity = 10 pF	2		10	ns
Fall time of character/BLK signal	CDS	V <sub>DD</sub> = 2.7 to 3.3 V, output load capacity = 10 pF	4		25	ns
Time equivalent to minimum dot	DTW	V <sub>DD</sub> = 4.5 to 5.5 V, output load capacity = 10 pF	(1 /Oscillation frequency) ±5 <sup>Note</sup>		ns	
Time equivalent to minimum dot	DTW	V <sub>DD</sub> = 2.7 to 3.3 V, output load capacity = 10 pF	(1 /Oscillation frequency) ±5 <sup>Note</sup>		ns	

**Note** Min.: (1/fosc) - 5 ns, Max.: (1/fosc) + 5 ns

fosc: Frequency of LC oscillation or external input clock.


# TIMING FOR CONTINUOUS COMMAND INPUT

When inputting commands continuously, the following timing requirements must be observed:


 $(T_A = -20 \text{ to } +75^{\circ}\text{C}, V_{DD} = 2.7 \text{ to } 5.5 \text{ V})$ 

Parameter	Symbol	Condit	Min.	Тур.	Max.	Unit	
Continuous command input timing 1	T1	For all commands	2.0			μs	
Continuous command input timing 2	T2	For VRAM write When display is commands turned on		2 μs + (21/fosc) × S +tнwL			μs
			When display is turned off	2 μs + (12/fosc) × S			μs

fosc: Frequency of LC oscillation or external input clock (MHz), S: Character size (single (minimum) or double), thwL: Hsync width. Commands other than VRAM write commands may not comply with T2 provided the control clock cycle satisfies the specifications.



# 7. APPLICATION CIRCUIT EXAMPLE



Notes 1. CR constant must be satisfied with Power-ON Clear Specification (refer to 6. ELECTRICAL CHARACTERISTICS).


- 2. This circuit can reduce the number of external components and facilitates the adjustment of oscillation frequency, using LC module (part number: Q285NCIS-11181, manufactured by Toko, Inc.)
- 3. Connect these pins as follows when inputting external clock: OSCIN pin: external clock input, OSCOUT pin: open
- 4. Signals in ( ) are set by a mask option (RGB + RGB compatible blanking).

**Remarks 1.** The number in the parentheses indicates the pin number of the  $\mu$ PD6461GT-xxx.


2. With the  $\mu$ PD6461GT-xxx, influence by noise via lead frame can be surpressed by connecting the N.C. pins (3, 12, 13, 22) to GND.


# 8. PACKAGE DRAWINGS


# 20-PIN PLASTIC SSOP (7.62 mm (300))



detail of lead end








# NOTE


Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	
Α	6.7±0.3	
В	0.575 MAX.	
С	0.65 (T.P.)	
D	$0.32^{+0.08}_{-0.07}$	
E	0.125±0.075	
F	2.0 MAX.	
G	1.7±0.1	
Н	8.1±0.3	
ı	6.1±0.2	
J	1.0±0.2	
К	$0.15^{+0.10}_{-0.05}$	
L	0.5±0.2	
М	0.12	
N	0.10	
Р	3°+7°	
DOOGM SE SOOD		


P20GM-65-300B-4

# 24-PIN PLASTIC SOP (9.53 mm (375))









# NOTE

Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	
Α	15.3 <sup>+0.41</sup> <sub>-0.2</sub>	
В	1.87 MAX.	
С	1.27 (T.P.)	
D	$0.42^{+0.08}_{-0.07}$	
E	0.125±0.075	
F	2.9 MAX.	
G	2.50±0.2	
Н	10.3±0.2	
- 1	7.2±0.2	
J	1.6±0.2	
K	$0.17^{+0.08}_{-0.07}$	
L	0.8±0.2	
М	0.12	
N	0.10	
Р	3°+7° -3°	

P24GT-50-375B-4



# 9. RECOMMENDED SOLDERING CONDITIONS

When soldering these products, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

### **Surface Mount Devices**

 $\mu$ PD6461GS-xxx: 20-pin plastic SSOP (7.62 mm (300))  $\mu$ PD6461GT-xxx: 24-pin plastic SOP (9.53 mm (375))  $\mu$ PD6462GS-xxx: 20-pin plastic SSOP (7.62 mm (300))

Process	Conditions	Symbol
Infrared ray reflow	Peak temperature: 235°C or below (Package surface temperature), Reflow time: 30 seconds or less (at 210°C or higher), Maximum number of reflow processes: 2 times.	IR35-00-2
Vapor phase soldering	Peak temperature: 215°C or below (Package surface temperature), Reflow time: 40 seconds or less (at 200°C or higher), Maximum number of reflow processes: 2 times.	VP15-00-2
Wave soldering	Solder temperature: 260°C or below, Flow time: 10 seconds or less, Maximum number of flow processes: 1 time, Pre-heating temperature: 120°C or below (Package surface temperature).	WS60-00-1
Partial heating method	Pin temperature: 300°C or below, Heat time: 3 seconds or less (Per each side of the device).	-

Caution Apply only one kind of soldering condition to a device, except for "partial heating method", or the device will be damaged by heat stress.

Data Sheet S13320EJ2V0DS 57

[MEMO]



### NOTES FOR CMOS DEVICES

### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# 3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of March, 2001. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
  books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
  and/or types are available in every country. Please check with an NEC sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
  third parties by or arising from the use of NEC semiconductor products listed in this document or any other
  liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
  patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).