To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

    "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

    "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

    "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

MOS INTEGRATED CIRCUIT

μPD6376

AUDIO 2-CHANNEL 16-BIT D/A CONVERTER

The μPD6376 is an audio 2-channel 16-bit D/A converter.

The μPD6376 has low sound quality deterioration by employing the resistor string configuration and 0-point offset, and low power consumption by using the CMOS process. It operates on a single 5-V power supply, and it is pin-compatible with the μPD6372 when Pin 1 is low level or open.

FEATURES

- Single 5-V power supply
- CMOS structure
- On-chip output operational amplifier circuit
- On-chip 0-point offset circuit
- Resistor string configuration
- 8 fs (2 ch × 400 kHz) supported
- On-chip 2-channel DAC
- L-R in-phase output

ORDERING INFORMATION

Part Number	Package
μPD6376GS	16-pin plastic SOP 7.62 mm (300)

The mark ★ shows major revised points.

BLOCK DIAGRAM

PIN CONFIGURATION (Top View)

16-Pin Plastic SOP 7.62 mm (300)

4/8 fs SEL	1	16	CLK
D.GND	2	15	SI/LSI
NC	3	14	LRSEL/RSI
D.V_{DD}	4	13	LRCK/WDCK
A.GND	5	12	A.GND
R.OUT	6	11	L.OUT
A.V_{DD}	7	10	L.REF
A.V_{DD}	8	9	R.REF

1. PIN FUNCTIONS

Pin No.	Symbol	Name	I/O	Function
1	4/8 fs SEL		Input	When this pin is Low or leaves Open, L-ch data and R-ch data is input in time-division from Pin 15. When this pin is High, L-ch data is input from Pin 15, and R-ch data is input from Pin 14. (Pulled down in IC with 100-kΩ resistor)
2	D.GND	Digital GND	—	GND pin of logic block
3	NC	Non Connection	—	Not connected to internal chip
4	D.V$_{DD}$	Digital V$_{DD}$	—	Power supply pin to logic block
5	A.GND	Analog GND	—	GND pin to analog block
6	R.OUT	R-ch OUTPUT	Output	Right analog signal output pin
7	A.V$_{DD}$	Analog V$_{DD}$	—	Power supply pin to analog block
8	A.V$_{DD}$	Analog V$_{DD}$		
9	R.REF	R-ch Voltage Reference	—	Reference voltage pin. Normally connected to A. GND through via capacitor to lower impedance
10	L.REF	L-ch Voltage Reference		
11	L.OUT	L-ch OUTPUT	Output	Left analog signal output pin
12	A.GND	Analog GND	—	GND pin of analog block
13	LRCK/WDCK	Left/Right Clock WORD Clock	Input	When Pin 1 is Low or leaves Open: Functions as L-R judgment signal input pin. When Pin 1 is High: Functions as input data word judgment signal input pin.
14	LRSEL/RSI	Left/Right Selection R-ch Series Input	Input	When Pin 1 is Low or leaves Open: Functions as pin to select L-R polarity for LRCK signal. When LRCK signal is High, set LRSEL pin to Low to input L-ch data; When LRCK signal is LOW, set LRSEL pin to High to input L-ch data. When Pin 1 is High: Functions as R-ch serial data input pin.
15	SI/LSI	Series Input L-ch Series Input	Input	When Pin 1 is Low or Open: Functions as L-ch and R-ch serial data input pin alternately. When Pin 1 is High: Functions as L-ch serial data input pin.
16	CLK	CLOCK	Input	Input pin for read clock of serial input data

2. INPUT SIGNAL FORMAT

- Input data must be input as 2's complement, MSB first.

  2's complement is a method of expressing both positive numbers and negative numbers as binary numbers. See the table below.

2's Complement				Decimal Number	L.OUT, R.OUT Pin Voltage TYP. (V)
(MSB)			(LSB)		(Reference Values)**Note**
0111	1111	1111	1111	+32767	2.6
0111	1111	1111	1110	+32766	⋮
	⋮			⋮	
0000	0000	0000	0001	+1	
0000	0000	0000	0000	0	1.6
1111	1111	1111	1111	−1	
	⋮			⋮	
1000	0000	0000	0001	−32767	
1000	0000	0000	0000	−32768	0.6

Note When A.V$_{DD}$ = 5.0 V

Values differ depending on IC fabrication variations, supply voltage fluctuations, and ambient temperature.

- Synchronize the (SI, LSI, RSI) data bit delimitations and the LRCK, WDCK reverse timing to the falling edge of CLK.
- CLK requires the input of 16 clocks between sample data (16 bits). Also, make the time interval for 1 bit the same as 1 clock cycle.

2.1 Supplying Clock to CLK even outside Sample Data Interval

2.1.1 Serial data input (Pin 1 is Low or Open)

Synchronize the reverse timing of LRCK with the falling edge of CLK upon completion of LSB input (Point A in **Figure 2-1**).

Figure 2-1 Timing Chart for Serial Data Input

2.1.2. Inputting parallel data (Pin 1 is High)

Synchronize the timing of the falling edge of WDCK with the falling edge of CLK upon completion of LSB input of data (LSI, RSI) (Point A in **Figure 2-2**.).

Figure 2-2 Parallel Data Input Timing Chart

2.2 Supplying Clock to CLK only during Sample Data Interval

The analog outputs of the L.OUT and R.OUT pins are updated after the input of 4.5 clocks following data input.
(See **4. ELECTRICAL CHARACTERISTICS, Timing Charts 1 and 2**.)

2.2.1 Inputting serial data (Pin 1 Low or Open)

Place the LRCK reverse timing between the falling edge of CLK at LSB input completion (Point A in **Figure 2-3**)
and the next MSB input start time (Point B in **Figure 2-3**) (so as to include Points A and B).

Figure 2-3 Timing Chart of Serial Data Input

2.2.2 Inputting parallel data (Pin 1 High)

Place the WDCK falling edge timing between the falling edge of CLK at LSB input completion (Point A in **Figure
2-4**) and the next MSB input start time (Point B in **Figure 2-4**) (so as to include Points A and B).

Place the WDCK rising edge timing between the third falling edge of CLK from MSB input completion (Point C in
Figure 2-4) and the falling edge of CLK upon LSB input start (Point D in **Figure 2-4**) (so as to include Points C and
D).

Figure 2-4 Timing Chart of Parallel Data Input

3. USAGE CAUTIONS

Insertion of a muting circuit in the next stage after the μPD6376 is recommended.
If no muting circuit is inserted in the next stage, shock noise may be generated when power is applied.

Remarks 1. The practical value is 1.6±0.2 V (when A.V$_{DD}$ = 5.0 V) for the DC offset at the L.OUT and R.OUT pins
(DC voltage value when the input data is 0000H (hexadecimal number)).

2. There is no minimum value for the conversion frequency. The μPD6376 can operate even when one
sample data is input.

3. The minimum value of the full scale output voltage is a practical value of 1.7 V$_{p-p}$.

4. ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (T$_A$ = 25°C)

Parameter	Symbol	Rating	Unit
Supply voltage	V$_{DD}$	−0.3 to +7.0	V
Output pin voltage	V$_{OUT}$	−0.3 to V$_{DD}$+0.3	V
Logic input voltage	V$_{IN}$	−0.3 to V$_{DD}$+0.3	V
Operating ambient temperature	T$_A$	−20 to +75	$^\circ$C
Storage temperature	T$_{stg}$	−40 to +125	$^\circ$C

Caution If any of the parameters exceeds the absolute maximum ratings, even momentarily, the device reliability may be impaired. The absolute maximum ratings are values that may physically damage the product. Be sure to use the product within the ratings.

Recommended Operating Range

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V$_{DD}$		4.5	5.0	5.5	V
Logic input voltage (High)	V$_{IH}$		0.7V$_{DD}$		V$_{DD}$	V
Logic input voltage (Low)	V$_{IL}$		0		0.3V$_{DD}$	V
Operating temperature range	T$_A$		−20	+25	+75	$^\circ$C
Output load resistance	R$_L$	R.OUT or L.OUT pin	5			kΩ
Conversion frequency	f$_S$				400	kHz
Clock frequency	f$_{CLK}$				10	MHz
Clock pulse width	f$_{SCK}$		40			ns
SI, LRCK set time	t$_{DC}$		12			ns
SI, LRCK hold time	t$_{CD}$		12			ns

Electrical Characteristics (T$_A$ = 25°C, V$_{DD}$ = +5 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Resolution	RES			16		Bit
Total harmonic distortion 1	THD$_1$	f$_{IN}$ = 1 kHz, 0 dB		0.04	0.09	%
Total harmonic distortion 2	THD$_2$	f$_{IN}$ = 1 kHz, −20 dB		0.1	0.3	%
Full-scale output voltage	V$_{FS}$		1.7	2.0	2.3	V$_{P-p}$
Cross talk	C.T	0 dB per channel, f$_{IN}$ = 1 kHz	85	95		dB
S/N ratio	S/N	JIS-A	96			dB
Dynamic range	D.R	f$_{IN}$ = 1 kHz, −60 dB	92			dB
Circuit current	I$_{DD}$	f$_{IN}$ = 1 kHz, 0 dB		6.0	12	mA

TIMING CHART 1

NEC

μPD6376

• When Pin 1 is Low or Open (serial input)

Note When the LRCK signal is High, set the LRSEL pin to Low to input L-ch data. When the LRCK signal is Low, set the LRSEL pin to High to input L-ch data.

TIMING CHART 2

- When Pin 1 is High (parallel input)

4.5 clocks

CLK

LSI — LSB 16 — MSB 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 — LSB — MSB 1 2 3 4 5 6 7 8 9 10 11

N

RSI — LSB 16 — MSB 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 — LSB — MSB 1 2 3 4 5 6 7 8 9 10 11

N

N + 1

WDCK

L.OUT — N–1 — N

R.OUT — N–1 — N

Analog output update

t_{SCK} t_{SCK}

CLK

t_{DC} t_{CD}

SI

CLK

WDCK

t_{DC} t_{CD}

Typical Characteristics (T$_A$ = 25°C)

THD vs. Frequency Characteristics

f$_S$ = 88.2 kHz
V$_{DD}$ = 5.0 V

Note

(−20 dB)

(Full Scale)

THD (%)

Frequency f (kHz)

THD vs. V$_{DD}$ Characteristics

f$_S$ = 88.2 kHz
f$_{IN}$ = 1 kHz, 0 dB

Note

THD (%)

V$_{DD}$ (V)

Voltage Gain vs. Frequency Characteristics

Note f$_S$ = 88.2 kHz
V$_{DD}$ = 5.0 V

Voltage Gain (dB)

Frequency f (kHz)

THD vs. V$_{OUT}$ Characteristics

f$_S$ = 88.2 kHz
f$_{IN}$ = 1 kHz
V$_{DD}$ = 5.0 V

Note

THD (%)

V$_{OUT}$ (dB)

THD vs. R$_L$ Characteristics

f$_S$ = 88.2 kHz
f$_{IN}$ = 1 kHz, 0 dB
V$_{DD}$ = 5.0 V

Note

THD (%)

Load Resistance R$_L$ (Ω)

Note 20 kHz low-pass filter: 298BLR-010N (Toko) used

5. APPLICATION CIRCUIT EXAMPLE

(1) fs to 4 fs mode (L/R data serial input mode)

384 fs
LRCK
SI
CLK

NPC SM5807

+5 V

47 μF   47 μF   10 μF

μPD6376GS

+5 V

0.1 μF   0.1 μF

+5 V

Note

+10 V
1000 pF
5.6 kΩ 5.6 kΩ
1000 pF
OP Amp. 1/2
5.6 kΩ 5.6 kΩ
+5 V
100 kΩ
+5 V
22 μF
L-ch OUT
100 kΩ

+10 V
1000 pF
5.6 kΩ 5.6 kΩ
1000 pF
OP Amp. 2/2
5.6 kΩ 5.6 kΩ
+5 V
100 kΩ
+5 V
22 μF
R-ch OUT
100 kΩ

Note Assuming secondary active LPF (Gain: K = 2, quality factor: Q = 1, cutoff frequency: fc $\fallingdotseq$ 30 kHz) oversampling, the attenuation characteristics are moderate. If oversampling is not performed, use a high-order filter.

Remark Operational amplifier (OP Amp.): μPC4558

(2) 8 fs mode (L/R data parallel input mode)

LRCK
SI
CLK
384 fs

NPC SM5813

+5 V

47 μF   47 μF   10 μF

μPD6376GS

+5 V

0.1 μF   0.1 μF

Note

+10 V
1000 pF
5.6 kΩ 5.6 kΩ
1000 pF
OP Amp. 1/2
5.6 kΩ 5.6 kΩ
+5 V
100 kΩ
+5 V
22 μF
L-ch OUT
100 kΩ

+10 V
1000 pF
5.6 kΩ 5.6 kΩ
1000 pF
OP Amp. 2/2
5.6 kΩ 5.6 kΩ
+5 V
100 kΩ
+5 V
22 μF
R-ch OUT
100 kΩ

Note Secondary active LPF (K = 2, Q = 1, fc $\fallingdotseq$ 30 kHz)

Remark Operational amplifier (OP Amp.): μPC4558

6. MEASURING CIRCUIT EXAMPLE

Sampling frequency fs = 88.2 kHz

★ **7. PACKAGE DRAWINGS**

16-PIN PLASTIC SOP (7.62 mm (300))

detail of lead end

NOTE

Each lead centerline is located within 0.12 mm of
its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	10.2±0.2
B	0.78 MAX.
C	1.27 (T.P.)
D	$0.42^{+0.08}_{-0.07}$
E	0.1±0.1
F	1.65±0.15
G	1.55
H	7.7±0.3
I	5.6±0.2
J	1.1±0.2
K	$0.22^{+0.08}_{-0.07}$
L	0.6±0.2
M	0.12
N	0.10
P	$3°^{+7°}_{-3°}$

P16GM-50-300B-6

8. RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met when performing soldering for the μPD6376.

For more detailed information, refer to the information document **Semiconductor Device Mounting Technology Manual** (C10535E).

For soldering methods and conditions other than the recommended conditions, please consult with an NEC sales representative.

Surface Mount Type Soldering Conditions

μPD6376GS: 16-pin Plastic SOP 7.62 mm (300)

Soldering Process	Soldering Conditions	Symbol
Infrared reflow	Peak package temperature: 230°C, Time: 30 seconds max. (at 210°C or higher), Count: Once	IR30-00-1
VPS	Peak package temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Once	VP-15-00-1
Pin Partial heating	Pin temperature: 300°C or less, Time: 3 seconds max. (per pin row)	—

Caution Do not use different soldering methods together (except for pin partial heating).

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES

---

① **PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② **HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V$_{DD}$ or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ **STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.