Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



MOS INTEGRATED CIRCUIT μ PD16782A

SOURCE DRIVER FOR 300/288-OUTPUT TFT-LCD

DESCRIPTION

 μ PD16782A is a source driver for TFT liquid crystal panels. This IC consists of a multiplexer circuit supporting a variety of pixel arrays, a shift register that generates sampling timing, and two sample and hold circuits that sample analog voltages. Because the two sample and hold circuits alternately execute sampling and holding, a high definition can be obtained.

Besides, according to the pixel arrangement of the LCD panel, it can respond to simultaneous sampling and successive sampling. It is ideal for a wide range of applications, including navigation systems and automobile LCD-TVs.

FEATURES

- Can be driven on 5 V (Dynamic range: 4.6 V, VDD2 = 5.0 V)
- 300/288-output
- fclk = 15 MHz MAX. (VDD1 = 3.0 V)
- Simultaneous/sequential sampling selectable according to pixel array

Simultaneous sampling: Vertical stripe

- Sequential sampling: Vertical stripe, delta array, mosaic array
- Two sets of sample and hold circuits
- Stripe, delta, and mosaic pixel arrays supported by internal multiplexer circuit
- Left and right shift selected by R,/L pin
- COG mounting possible

Remark /xxx indicates active low signal.

ORDERING INFORMATION


Part Number	Package
μ PD16782AP	Chip

Remark Purchasing the above chip entails the exchange of documents such as a separate memorandum or product quality, so please contact one of our sales representative.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

The mark \star shows major revised points.


★ 1. BLOCK DIAGRAM



2. SAMPLE AND HOLD CIRCUIT AND OUTPUT CIRCUIT



3. PIN CONFIGURATION



No.	Pad Name	X [μm]	Y [µm]	Bump Size (X:Y) $[\mu m]$	Г	No.	Т
1	Dummy1	-464.0	8451.0	100:60		56	T
2	RMON1	-464.0	8014.2	100:60		57	T
3	RMON1	-464.0	7842.0	100:60		58	
4	Vdd2	-464.0	7538.6	100:60		59	
5	VDD2	-464.0	7458.6	100:60		60	
6	Vdd2	-464.0	7378.6	100:60		61	
7	VDD2	-464.0	7298.6	100:60		62	
8	V _{DD2}	-464.0	7218.6	100:60		63	
9	Vdd2	-464.0	7138.6	100:60		64	
10	Vdd2	-464.0	7058.6	100:60		65	
11	Vdd2	-464.0	6978.6	100:60		66	
12	Vdd2	-464.0	6898.6	100:60		67	
13	Vdd2	-464.0	6818.6	100:60		68	
14	Vdd2	-464.0	6738.6	100:60		69	
15	Vdd2	-464.0	6658.6	100:60		70	
16	Vss1	-464.0	6181.0	100:60		71	
17	Vss1	-464.0	6101.0	100:60		72	
18	Vss1	-464.0	6021.0	100:60	Ľ	73	
19	Vss1	-464.0	5941.0	100:60	Ĺ	74	
20	Vss1	-464.0	5861.0	100:60		75	
21	Vss1	-464.0	5781.0	100:60		76	
22	Vss1	-464.0	5701.0	100:60		77	
23	VDD1	-464.0	5239.4	100:60		78	
24	VDD1	-464.0	5159.4	100:60		79	
25	VDD1	-464.0	5079.4	100:60		80	
26	VDD1	-464.0	4999.4	100:60		81	
27	VDD1	-464.0	4919.4	100:60		82	
28	VDD1	-464.0	4839.4	100:60		83	
29	Vdd1	-464.0	4759.4	100:60	_	84	
30	C1	-464.0	4335.2	100:60		85	
31	C1	-464.0	4255.2	100:60	L	86	
32	C1	-464.0	4175.2	100:60	_	87	
33	C1	-464.0	4095.2	100:60	-	88	_
34	C1	-464.0	4015.2	100:60	-	89	_
35	C1	-464.0	3935.2	100:60	-	90	_
36	C2	-464.0	3470.4	100:60	H	91	_
37	C2	-464.0	3390.4	100:60	-	92	_
38	C2	-464.0	3310.4	100:60	-	93	_
39	C2	-464.0	3230.4	100:60	-	94	
40	C2	-464.0	3150.4	100:60	ŀ	95	-
41	C2	-464.0	3070.4	100:60	⊢	96 97	_
42 43	C3 C3	-464.0	2605.6	100:60	ŀ	97	-
		-464.0	2525.6	100:60	⊢		-
44 45	C3 C3	-464.0 -464.0	2445.6 2365.6	100:60 100:60	ŀ	99 100	┥
45 46	C3	-464.0 -464.0	2365.6	100:60	⊢	100	┥
40	C3	-464.0		100:60	-	101	+
47	STHL	-464.0	2205.6 1384.2	100:60	⊢	102	-
40	STHL	-464.0	1304.2	100:60	- F	103	-
49 50	STHL	-464.0	1224.2	100:60	⊢	104	-
50	STHL	-464.0	1144.2	100:60	- F	105	-
52	STHL	-464.0	1064.2	100:60	ŀ	100	-
52	STHL	-464.0	984.2	100:60	ŀ	107	-
54	MP/TH	-464.0	538.6	100:60	ŀ	108	-
55	MP/TH MP/TH	-464.0	458.6	100:60	H	110	4

Table 3–1. Pad Coordinate (1/4)

Г	No.	Pad Name	X [μm]	Υ [μm]	Bump Size (X:Y) [µm]
	56	MP/TH	-464.0	378.6	100:60
	57	MP/1.5	-464.0	145.5	100:60
	58	MP/1.5	-464.0	65.5	100:60
	59	MP/1.5	-464.0	-14.5	100:60
	60	R,/L	-464.0	-247.6	100:60
	61	R,/L	-464.0	-327.6	100:60
	62	R,/L	-464.0	-407.6	100:60
	63	RESET	-464.0	-640.7	100:60
-	64	RESET	-464.0	-720.7	100:60
	65	RESET	-464.0	-800.7	100:60
-	66	INH	-464.0	-1033.8	100:60
	67	INH	-464.0	-1113.8	100:60
H	68	INH	-464.0	-1193.8	100:60
	69	CLI1	-464.0	-1427.0	100:60
_	70	CLI1 CLI1		-	
_	70		-464.0	-1507.0	100:60
H		CLI1	-464.0	-1587.0	100:60
⊢	72	CLI2	-464.0	-1820.1	100:60
-	73	CLI2	-464.0	-1900.1	100:60
_	74	CLI2	-464.0	-1980.1	100:60
	75	CLI3	-464.0	-2213.2	100:60
_	76	CLI3	-464.0	-2293.2	100:60
_	77	CLI3	-464.0	-2373.2	100:60
_	78	TEST	-464.0	-2606.3	100:60
_	79	TEST	-464.0	-2686.3	100:60
_	80	TEST	-464.0	-2766.3	100:60
_	81	STHR	-464.0	-3227.0	100:60
_	82	STHR	-464.0	-3307.0	100:60
_	83	STHR	-464.0	-3387.0	100:60
_	84	STHR	-464.0	-3467.0	100:60
_	85	STHR	-464.0	-3547.0	100:60
_	86	STHR	-464.0	-3627.0	100:60
_	87	Osel	-464.0	-4170.4	100:60
_	88	Osel	-464.0	-4250.4	100:60
	89	Osel	-464.0	-4330.4	100:60
_	90	VDD1	-464.0	-4759.4	100:60
_	91	VDD1	-464.0	-4839.4	100:60
	92	Vdd1	-464.0	-4919.4	100:60
_	93	VDD1	-464.0	-4999.4	100:60
	94	VDD1	-464.0	-5079.4	100:60
	95	VDD1	-464.0	-5159.4	100:60
	96	VDD1	-464.0	-5239.4	100:60
	97	Vss1	-464.0	-5701.0	100:60
	98	Vss1	-464.0	-5781.0	100:60
	99	Vss1	-464.0	-5861.0	100:60
	100	V _{SS1}	-464.0	-5941.0	100:60
	101	Vss1	-464.0	-6021.0	100:60
	102	Vss1	-464.0	-6101.0	100:60
	103	Vss1	-464.0	-6181.0	100:60
	104	VDD2	-464.0	-6658.6	100:60
	105	VDD2	-464.0	-6738.6	100:60
	106	VDD2	-464.0	-6818.6	100:60
	107	VDD2	-464.0	-6898.6	100:60
	108	Vdd2	-464.0	-6978.6	100:60
	109	VDD2	-464.0	-7058.6	100:60
	110	VDD2	-464.0	-7138.6	100:60

No.	Pad Name	X [µm]	Y [µm]	Bump Size (X:Y) [µm]	No.
111	V _{DD2}	-464.0	-7218.6	100:60	166
112	V _{DD2}	-464.0	-7298.6	100:60	167
113	V _{DD2}	-464.0	-7378.6	100:60	168
114	Vdd2	-464.0	-7458.6	100:60	169
115	Vdd2	-464.0	-7538.6	100:60	170
116	RMON2	-464.0	-7842.0	100:60	171
117	RMON2	-464.0	-8014.2	100:60	172
118	Dummy2	-464.0	-8451.0	100:60	173
119	Vss2	-399.8	-8769.0	60 100	174
120	V _{SS2}	-319.8	-8769.0	60 100	175
121	V _{SS2}	-239.8	-8769.0	60 100	176
122	V _{SS2}	-159.8	-8769.0	60 100	177
123	V _{SS2}	-79.8	-8769.0	60 100	178
124	Vss2	0.2	-8769.0	60 100	179
125	V _{SS2}	80.2	-8769.0	60 100	180
126	Vss2	160.2	-8769.0	60 100	181
127	Vss2	240.2	-8769.0	60 100	182
128	V _{SS2}	320.2	-8769.0	60 100	183
129	Dummy3	402.0	-8642.5	80:37	184
130	S ₁	402.0	-8585.5	80:37	185
131	S ₂	402.0	-8528.5	80:37	186
132	S₃	402.0	-8471.5	80:37	187
133	S4	402.0	-8414.5	80:37	188
134	S ₅	402.0	-8357.5	80:37	189
135	S ₆	402.0	-8300.5	80:37	190
136	S7	402.0	-8243.5	80:37	191
137	S ₈	402.0	-8186.5	80:37	192
138	S₀	402.0	-8129.5	80:37	193
139	S ₁₀	402.0	-8072.5	80:37	194
140	S11	402.0	-8015.5	80:37	195
141	S12	402.0	-7958.5	80:37	196
142	S13	402.0	-7901.5	80:37	197
143	S14	402.0	-7844.5	80:37	198
144	S15	402.0	-7787.5	80:37	199
145	S16	402.0	-7730.5	80:37	200
146	S ₁₇	402.0	-7673.5	80:37	201
147	S ₁₈	402.0	-7616.5	80:37	202
148	S19	402.0	-7559.5	80:37	203
149	S20	402.0	-7502.5	80:37	204
150	S ₂₁	402.0	-7445.5	80:37	205
151	S22	402.0	-7388.5	80:37	206
152	S23	402.0	-7331.5	80:37	207
153	S ₂₄	402.0	-7274.5	80:37	208
154	S ₂₅	402.0	-7217.5	80:37	209
155	S ₂₆	402.0	-7160.5	80:37	210
156	S27	402.0	-7103.5	80:37	211
157	S ₂₈	402.0	-7046.5	80:37	212
158	S ₂₉	402.0	-6989.5	80:37	213
159	S30	402.0	-6932.5	80:37	214
160	S31	402.0	-6875.5	80:37	215
161	S ₃₂	402.0	-6818.5	80:37	216
162	S33	402.0	-6761.5	80:37	217
163	S ₃₄	402.0	-6704.5	80:37	218
164	S35	402.0	-6647.5	80:37	219
165	S36	402.0	-6590.5	80:37	220

Table 3–1.	Pad Coordinate (2/4	1)
		·,

No.	Pad Name	X [μm]	Υ [μm]	Bump Size (X:Y) [µm]
166	S ₃₇	402.0	-6533.5	80:37
167	S ₃₈	402.0	-6476.5	80:37
168	S ₃₉	402.0	-6419.5	80:37
169	S40	402.0	-6362.5	80:37
170	S41	402.0	-6305.5	80:37
170	S42	402.0	-6248.5	80:37
172	S43	402.0	-6191.5	80:37
173	S44	402.0	-6134.5	80:37
174	S45	402.0	-6077.5	80:37
175	S ₄₆	402.0	-6020.5	80:37
176	S47	402.0	-5963.5	80:37
177	S ₄₈	402.0	-5906.5	80:37
178	S49	402.0	-5849.5	80:37
170	S ₅₀	402.0	-5792.5	80:37
180	S51	402.0	-5735.5	80:37
181	S52	402.0	-5678.5	80:37
182	S52 S53	402.0	-5621.5	80:37
183	S ₅₄	402.0	-5564.5	80:37
184	S55	402.0	-5507.5	80:37
185	S ₅₆	402.0	-5450.5	80:37
186	S ₅₇	402.0	-5393.5	80:37
187	S57 S58	402.0	-5336.5	80:37
188	S59	402.0	-5279.5	80:37
189	S60	402.0	-5222.5	80:37
190	S61	402.0	-5165.5	80:37
190	S61	402.0	-5103.5	80:37
191	S ₆₃	402.0	-5051.5	80:37
192	S ₆₄	402.0	-4994.5	80:37
193	S ₆₅	402.0	-4937.5	80:37
194	S66	402.0	-4880.5	80:37
195	S67	402.0	-4823.5	80:37
190	S68	402.0	-4766.5	80:37
197	S69	402.0	-4709.5	80:37
190	S70	402.0	-4652.5	80:37
200	S71	402.0	-4595.5	80:37
200	S ₇₂	402.0	-4538.5	80:37
201	S72 S73	402.0	-4481.5	80:37
202	S74	402.0	-4424.5	80:37
203	S74 S75	402.0	-4367.5	80:37
204	S75 S76	402.0	-4310.5	80:37
205	S77	402.0	-4253.5	80:37
200	S78	402.0	-4196.5	80:37
207	S78 S79	402.0	-4139.5	80:37
200	S ₈₀	402.0	-4082.5	80:37
210	S ₈₁	402.0	-4025.5	80:37
210	S82	402.0	-3968.5	80:37
212	S82 S83	402.0	-3911.5	80:37
212	S84	402.0	-3854.5	80:37
214	S85	402.0	-3797.5	80:37
214	S85 S86	402.0	-3740.5	80:37
215	S88	402.0	-3683.5	80:37
210	S88	402.0	-3626.5	80:37
217	S88 S89	402.0	-3569.5	80:37
210	S ₈₉ S ₉₀	402.0	-3512.5	80:37
219	S90 S91	402.0	-3455.5	80:37
220	091	7 02.0	-0-00.0	00.07

No.	Pad Name	X [μm]	Υ [μm]	Bump Size (X:Y) [µm]	No.	Pad Nar
221	S92	402.0	-3398.5	80:37	276	S147
222	S ₉₃	402.0	-3341.5	80:37	277	S ₁₄₈
223	S ₉₄	402.0	-3284.5	80:37	278	S ₁₄₉
224	S95	402.0	-3227.5	80:37	279	S150
225	S96	402.0	-3170.5	80:37	280	S151
226	S97	402.0	-3113.5	80:37	281	S152
227	S98	402.0	-3056.5	80:37	282	S153
228	S99	402.0	-2999.5	80:37	283	S154
229	S100	402.0	-2942.5	80:37	284	S155
230	S ₁₀₁	402.0	-2885.5	80:37	285	S ₁₅₆
231	S ₁₀₂	402.0	-2828.5	80:37	286	S ₁₅₇
232	S ₁₀₃	402.0	-2771.5	80:37	287	S ₁₅₈
233	S104	402.0	-2714.5	80:37	288	S159
234	S105	402.0	-2657.5	80:37	289	S160
235	S106	402.0	-2600.5	80:37	290	S161
236	S107	402.0	-2543.5	80:37	291	S162
237	S108	402.0	-2486.5	80:37	292	S163
238	S ₁₀₉	402.0	-2429.5	80:37	293	S ₁₆₄
239	S ₁₁₀	402.0	-2372.5	80:37	294	S ₁₆₅
240	S ₁₁₁	402.0	-2315.5	80:37	295	S ₁₆₆
241	S ₁₁₂	402.0	-2285.5	80:37	296	S ₁₆₇
242	S113	402.0	-2201.5	80:37	297	S168
243	S114	402.0	-2144.5	80:37	298	S169
244	S115	402.0	-2087.5	80:37	299	S170
245	S116	402.0	-2030.5	80:37	300	S171
246	S117	402.0	-1973.5	80:37	301	S172
247	S ₁₁₈	402.0	-1916.5	80:37	302	S ₁₇₃
248	S ₁₁₉	402.0	-1859.5	80:37	303	S ₁₇₄
249	S ₁₂₀	402.0	-1802.5	80:37	304	S ₁₇₅
250	S121	402.0	-1745.5	80:37	305	S176
251	S122	402.0	-1688.5	80:37	306	S177
252	S123	402.0	-1631.5	80:37	307	S178
253	S124	402.0	-1574.5	80:37	308	S179
254	S125	402.0	-1517.5	80:37	309	S180
255	S126	402.0	-1460.5	80:37	310	S181
256	S ₁₂₇	402.0	-1403.5	80:37	311	S ₁₈₂
257	S ₁₂₈	402.0	-1346.5	80:37	312	S ₁₈₃
258	S129	402.0	-1289.5	80:37	313	S184
259	S130	402.0	-1232.5	80:37	314	S185
260	S131	402.0	-1175.5	80:37	315	S186
261	S132	402.0	-1118.5	80:37	316	S187
262	S133	402.0	-1061.5	80:37	317	S188
263	S134	402.0	-1004.5	80:37	318	S189
264	S ₁₃₅	402.0	-947.5	80:37	319	S ₁₉₀
265 266	S ₁₃₆	402.0	-890.5	80:37	320 321	S ₁₉₁
	S137	402.0	-833.5	80:37		S192
267	S138	402.0	-776.5	80:37	322	S193
268	S139	402.0	-719.5	80:37	323	S194
269	S140	402.0	-662.5	80:37	324	S195
270 271	S141	402.0	-605.5	80:37 80:37	325	S196
	S142	402.0	-548.5		326	S197
272	S143	402.0	-491.5	80:37	327	S198
273	S ₁₄₄	402.0	-434.5	80:37	328	S ₁₉₉
274	S145	402.0	-377.5	80:37	329	S200
275	S146	402.0	-320.5	80:37	330	S201

Table 3–1. Pad Coordinate (3/4)

No.	Pad Name	X [μm]	Υ [μm]	Bump Size (X:Y) [µm]
276	S147	402.0	-263.5	80:37
277	S ₁₄₈	402.0	-206.5	80:37
278	S ₁₄₉	402.0	-149.5	80:37
279	S150	402.0	-92.5	80:37
280	S151	402.0	-35.5	80:37
281	S152	402.0	21.5	80:37
282	S153	402.0	78.5	80:37
283	S154	402.0	135.5	80:37
284	S155	402.0	192.5	80:37
285	S ₁₅₆	402.0	249.5	80:37
286	S ₁₅₇	402.0	306.5	80:37
287	S ₁₅₈	402.0	363.5	80:37
288	S159	402.0	420.5	80:37
289	S160	402.0	477.5	80:37
290	S161	402.0	534.5	80:37
291	S162	402.0	591.5	80:37
292	S163	402.0	648.5	80:37
293	S ₁₆₄	402.0	705.5	80:37
294	S ₁₆₅	402.0	762.5	80:37
295	S ₁₆₆	402.0	819.5	80:37
296	S ₁₆₇	402.0	876.5	80:37
297	S168	402.0	933.5	80:37
298	S169	402.0	990.5	80:37
299	S170	402.0	1047.5	80:37
300	S171	402.0	1104.5	80:37
301	S172	402.0	1161.5	80:37
302	S ₁₇₃	402.0	1218.5	80:37
303	S ₁₇₄	402.0	1275.5	80:37
304	S ₁₇₅	402.0	1332.5	80:37
305	S176	402.0	1389.5	80:37
306	S177	402.0	1446.5	80:37
307	S178	402.0	1503.5	80:37
308	S179	402.0	1560.5	80:37
309	S180	402.0	1617.5	80:37
310	S181	402.0	1674.5	80:37
311	S ₁₈₂	402.0	1731.5	80:37
312	S ₁₈₃	402.0	1788.5	80:37
313	S184	402.0	1845.5	80:37
314	S185	402.0	1902.5	80:37
315	S186	402.0	1959.5	80:37
316	S187	402.0	2016.5	80:37
317	S188	402.0	2073.5	80:37
318	S189	402.0	2130.5	80:37
319	S ₁₉₀	402.0	2187.5	80:37
320	S ₁₉₁	402.0	2244.5	80:37
321	S192	402.0	2301.5	80:37
322	S193	402.0	2358.5	80:37
323	S194	402.0	2415.5	80:37
324	S195	402.0	2472.5	80:37
325	S196	402.0	2529.5	80:37
326 327	S197	402.0	2586.5	80:37
327	S198	402.0 402.0	2643.5 2700.5	80:37 80:37
328	S199	402.0	2700.5	80:37
329	S200	402.0	2757.5	80:37
330	S201	402.0	2014.5	00.37

No.	Pad Name	X [μm]	Y [µm]	Bump Size (X:Y) [µm]
331	S202	402.0	2871.5	80:37
332	S ₂₀₃	402.0	2928.5	80:37
333	S ₂₀₄	402.0	2985.5	80:37
334	S205	402.0	3042.5	80:37
335	S206	402.0	3099.5	80:37
336	S207	402.0	3156.5	80:37
337	S208	402.0	3213.5	80:37
338	S209	402.0	3270.5	80:37
339	S210	402.0	3327.5	80:37
340	S ₂₁₁	402.0	3384.5	80:37
341	S ₂₁₂	402.0	3441.5	80:37
342	S ₂₁₃	402.0	3498.5	80:37
343	S214	402.0	3555.5	80:37
344	S215	402.0	3612.5	80:37
345	S216	402.0	3669.5	80:37
346	S217	402.0	3726.5	80:37
347	S218	402.0	3783.5	80:37
348	S219	402.0	3840.5	80:37
349	S ₂₂₀	402.0	3897.5	80:37
350	S ₂₂₁	402.0	3954.5	80:37
351	S ₂₂₂	402.0	4011.5	80:37
352	S223	402.0	4068.5	80:37
353	S224	402.0	4125.5	80:37
354	S225	402.0	4128.5	80:37
355	S226	402.0	4239.5	80:37
356	S227	402.0	4296.5	80:37
357	S ₂₂₈	402.0	4353.5	80:37
358	S ₂₂₉	402.0	4410.5	80:37
359	S ₂₃₀	402.0	4467.5	80:37
360	S231	402.0	4524.5	80:37
361	S232	402.0	4581.5	80:37
362	S233	402.0	4638.5	80:37
363	S234	402.0	4695.5	80:37
364	S235	402.0	4752.5	80:37
365	S236	402.0	4809.5	80:37
366	S ₂₃₇	402.0	4866.5	80:37
367	S ₂₃₈	402.0	4923.5	80:37
368	S239	402.0	4980.5	80:37
369	S ₂₄₀	402.0	5037.5	80:37
370	S ₂₄₁	402.0	5094.5	80:37
371	S ₂₄₂	402.0	5151.5	80:37
372	S ₂₄₃	402.0	5208.5	80:37
373	S ₂₄₄	402.0	5265.5	80:37
374	S ₂₄₅	402.0	5322.5	80:37
375	S ₂₄₆	402.0	5379.5	80:37
376	S ₂₄₇	402.0	5436.5	80:37
377	S248	402.0	5493.5	80:37
378	S249	402.0	5550.5	80:37
379	S250	402.0	5607.5	80:37
380	S251	402.0	5664.5	80:37
381	S252	402.0 402.0	5721.5 5778.5	80:37 80:37
382 383	S253		5835.5	
	S ₂₅₄	402.0		80:37
384	S255	402.0	5892.5	80:37
385	S256	402.0	5949.5	80:37

Table 3–1.	Pad Coordina	te (4/4)

No.	Pad Name	X [μm]	Υ [μm]	Bump Size (X:Y) [µm
386	S257	402.0	6006.5	80:37
387	S ₂₅₈	402.0	6063.5	80:37
388	S ₂₅₉	402.0	6120.5	80:37
389	S260	402.0	6177.5	80:37
390	S261	402.0	6234.5	80:37
391	S262	402.0	6291.5	80:37
392	S ₂₆₃	402.0	6348.5	80:37
393	S ₂₆₄	402.0	6405.5	80:37
394	S265	402.0	6462.5	80:37
395	S ₂₆₆	402.0	6519.5	80:37
396	S ₂₆₇	402.0	6576.5	80:37
397	S ₂₆₈	402.0	6633.5	80:37
398	S269	402.0	6690.5	80:37
399	S270	402.0	6747.5	80:37
400	S271	402.0	6804.5	80:37
401	S272	402.0	6861.5	80:37
402	S273	402.0	6918.5	80:37
403	S274	402.0	6975.5	80:37
404	S ₂₇₅	402.0	7032.5	80:37
405	S ₂₇₆	402.0	7089.5	80:37
406	S ₂₇₇	402.0	7146.5	80:37
407	S278	402.0	7203.5	80:37
408	S ₂₇₉	402.0	7260.5	80:37
409	S280	402.0	7317.5	80:37
410	S ₂₈₁	402.0	7374.5	80:37
411	S ₂₈₂	402.0	7431.5	80:37
412	S ₂₈₃	402.0	7488.5	80:37
413	S ₂₈₄	402.0	7545.5	80:37
414	S ₂₈₅	402.0	7602.5	80:37
415	S286	402.0	7659.5	80:37
416	S287	402.0	7716.5	80:37
417	S288	402.0	7773.5	80:37
418	S ₂₈₉	402.0	7830.5	80:37
419	S ₂₉₀	402.0	7887.5	80:37
420	S291	402.0	7944.5	80:37
421	S ₂₉₂	402.0	8001.5	80:37
422	S ₂₉₃	402.0	8058.5	80:37
423	S294	402.0	8115.5	80:37
424	S295	402.0	8172.5	80:37
425	S296	402.0	8229.5	80:37
426	S297	402.0	8286.5	80:37
427	S298	402.0	8343.5	80:37
428	S299	402.0	8400.5	80:37
429	S300	402.0	8457.5	80:37
430	Dummy4	402.0	8514.5	80:37
431	Vss2	320.2	8769.0	60:100
432	VSS2	240.2	8769.0	60:100
433	VSS2	160.2	8769.0	60:100
434	VSS2	80.2	8769.0	60:100
435	VSS2	0.2	8769.0	60:100
436	VSS2	-79.8	8769.0	60:100
437	V 332 Vss2	-159.8	8769.0	60:100
438	VSS2 VSS2	-239.8	8769.0	60:100
439	V SS2 VSS2	-319.8	8769.0	60:100
		-399.8	8769.0	60:100
440	Veen			
440 441	Vss2 Alignment mark	429.2	8779.8	00.100

Bump specs (standard reference value)

Parameter	Specifications
Bump size tolerance	±5 μm
Bump height (design center value)	17 <i>µ</i> m
Bump height tolerance (within lot)	±4 <i>µ</i> m
Bump height tolerance (within chip)	Range: 3 µm
Bump hardness	50 ± 20 Hv

★ 4. PIN FUNCTIONS

Symbol	Pin Name	Pad No.	I/O	Description							
C1 to C3	Video signal	30, 47	Input	Input R, G, and B video signals.							
S1 to S300	Video signal	130 to 429	Output	Video signal output pins. Video signals which are s	sampled and I	held, are outp	out to				
				these pins during horizontal period.		,					
STHR,	Cascade	81 to 86,	I/O	Start pulse I/O pins of sample hold timing.							
STHL		48 to 53		In the case of right shift, STHR becomes an input p	in and STHL	becomes an	output				
				pin.							
				In the case of left shift, STHL becomes an input pin	and STHR b	ecomes an o	utput				
				pin.							
CLI1 to	Shift clock	69 to 77	Input	A start pulse is read at the rising edge of CLI1. San	mpling pulse	SHPn is gene	erated				
CLI3				at the rising edge of CLI1 to CLI3 in the sequential	sampling mod	de, and at the	rising				
				edge of CLI1 in the simultaneous sampling mode (f	for details, ref	er to 5.1.5					
				Relation between Shift Clock CLIn and Internal	Sampling Pu	llse SHPn).					
INH	Inhibit	66 to 68	Input	At the falling edge of INH, it is done that the change	e of Multiplexe	er circuits and	the				
				conversion of 2 sets of Sample and Hold circuits.							
RESET	Reset	63 to 65	Input	Resets the select counter of the multiplexer and the							
				sample and hold circuits during RESET=H. After re		•					
				OFF, so sure to input one pulse of the INH signal b	-	-	gnal.				
				If the video signal is input without the INH signal, sa							
MP/TH	Multiplexer	54 to 56	Input	In the combination of MP/TH and MP/1.5, it can su	pport to the fo	llowing mode	es.				
	circuit select			Mode	MP/TH	MP/1.5					
	(1)			Vertical stripe array (Simultaneous sampling)	L	L					
MP/1.5	Multiplexer	57 to 59	Input	Vertical stripe array (Sequential sampling)	L	Н					
	circuit select			Mosaic array	Н	L					
	(2)			Double-side delta array	Н	Н					
-											
R,/L	Shift direction	60 to 62	Input	R,/L = H: Right shift: STHR \rightarrow S1 \rightarrow S300 \rightarrow STHL							
	select			R,/L = L: Left shift: STHL \rightarrow S_{300} \rightarrow S1 \rightarrow STHR							
Osel	Selection of	87 to 89	Input	Selects number of outputs.							
	number of			Osel = L: 288 output mode							
	outputs			O _{sel} = H: 300 output mode							
	switching			Output pins S145 to S156 are invalid in 288 output m			•				
				signals of S145 to S156 become same as S157 to S	168 (R,/L = H)	or S133 to S1	44				
DMONIA		0.0.440		(R,/L=L).							
RMON1,	Monitor	2, 3, 116,	-	This pin can measure the connection resistance at a	the time of CC	JG mounting.					
RMON2		117		RMON1 and RMON2 are each short inside IC.							
Dummu1 to	Dummu	1 110		It does not connect with other pins inside IC.							
Dummy1 to Dummy4	Dummy	1, 118, 129, 430	_	No dummy pins are connected with other pins insid	eic.						
VDD1	Logic power	23 to 29,	_	3.0 to 5.5 V							
0001	supply	90 to 96									
Vdd2	Driver power	4 to 15,	_	5.0 ± 0.5 V							
	supply	104 to 115									
V _{SS1}	Logic ground	16 to 22,	_	Connect this pin to ground of system.							
		97 to 103									
Vss2	Driver ground	119 to 128,	_	Connect this pin to ground of system.							
		431 to 440		······							
TEST	Test	78 to 80	-	Fix this pin to low level.							

5. FUNCTIONAL DESCRIPTION

5.1 Multiplexer Circuit

This circuit selects RGB video signals input to the C1 to C3 pins according to the pixel array of the liquid crystal panel, and outputs the signals to the S1 \sim S300 pins.

Vertical stripe array(Simultaneous sampling/Sequential sampling), double-side delta array (Sequential sampling), or mosaic array (Sequential sampling) can be selected by using the MP/TH and MP/1.5 pins.

5.1.1 Vertical stripe array mode (Simultaneous sampling) (MP/TH = L, MP/1.5 = L)

In this mode, the relation between video signals C1 to C3, and output pins is as shown below. This mode is used to drive a panel of vertical stripe array. In this mode, the multiplexer circuit is in the through status.

Please input the shift clock only to CL1 pin, and fix CL2 and CL3 pin to low level.

Refer to 5.1.5 Relation between Shift Clock CLIn and Internal Sampling Pulse SHPn.

				-		-	-		-
Line No. (number of INHs)	RESET	INH	S1 (S300)	S2 (S299)	S3 (S298)	S4 (S297)		S299 (S2)	S300 (S1)
0	н	L	Sampling C1 (C3)	Sampling C2 (C2)	Sampling C3 (C1)	Sampling C1 (C3)		Sampling C2 (C2)	Sampling C3 (C1)
1	L	\downarrow	Output C1 (C3)	Output C2 (C2)	Output C3 (C1)	Output C1 (C3)		Output C2 (C2)	Output C3 (C1)
2	L	\downarrow	Output C1 (C3)	Output C2 (C2)	Output C3 (C1)	Output C1 (C3)		Output C2 (C2)	Output C3 (C1)
3	L	\downarrow	Output C1 (C3)	Output C2 (C2)	Output C3 (C1)	Output C1 (C3)		Output C2 (C2)	Output C3 (C1)
:	:	:	:	:	:	:		:	:

Table 5–1. Relation between Video Signals C1 to C3, and Output Pins (during right shift)

Figure 5–1. Pixe	el Arrangement of	Vertical Stripe	Array and Mul	tiplexer Operation

$\begin{array}{c} R \longrightarrow C1 \\ B \longrightarrow C2 \\ G \longrightarrow C3 \end{array}$	μPD167	'82A	Right s	Right shift (R,/L = "H"), MP/TH = "L", MP/1.5 = "L"					
	S1	S ₂	S3	S 4	S5	S ₆	S 7		
	R	В	G	R	В	G	R		
	R	В	G	R	В	G	R		
	R	В	G	R	В	G	R		
	R	В	G	R	В	G	R		
	R	В	G	R	В	G	R		




Figure 5–2. Timing Chart of Vertical Stripe Array

5.1.2 Vertical stripe array mode (sequential sampling) (MP/TH = L, MP/1.5 = H)

Please input the shift clock to CL1, CL2 and CL3 pin.

Refer to 5.1.5 Relation between Shift Clock CLIn and Internal Sampling Pulse SHPn.

Line No. (number of INHs)	RESET	INH	S1 (S300)	S2 (S299)	S3 (S298)	S4 (S297)	 S299 (S2)	S300 (S1)
0	н	L	Sampling C1 (C3)	Sampling C2 (C2)	Sampling C3 (C1)	Sampling C1 (C3)	 Sampling C2 (C2)	Sampling C3 (C1)
1	L	\downarrow	Output C1 (C3)	Output C2 (C2)	Output C3 (C1)	Output C1 (C3)	 Output C2 (C2)	Output C3 (C1)
2	L	\downarrow	Output C1 (C3)	Output C2 (C2)	Output C3 (C1)	Output C1 (C3)	 Output C2 (C2)	Output C3 (C1)
3	L	\downarrow	Output C1 (C3)	Output C2 (C2)	Output C3 (C1)	Output C1 (C3)	 Output C2 (C2)	Output C3 (C1)
:	:	:	:	:	:	:		:

Table 5–2 Relation betwee	n Video Signals C1 to C3_a	and Output Pins (during right shift)
Table J-2. Relation betwee	n viueo Signais Crito CS, a	and Output Fins (during right shint)

μPD167	82A	Right s	hift (R,/L = "	H"), MP/TH	= "L", MP/1.	5 = "H"	
S1	S ₂	S₃	S 4	S5	S ₆	S 7	
v	v	v					
R	В	G	R	В	G	R	
R	В	G	R	В	G	R	
R	В	G	R	В	G	R	
R	В	G	R	В	G	R	
R	В	G	R	В	G	R	
	S1 R R R R	S1 S2 R B R B R B R B R B	S1S2S3RBGRBGRBGRBGRBGRBG	S1S2S3S4IIIIRBGRRBGRRBGRRBGRRBGRII<	S1S2S3S4S5IIIIIRBGRBRBGRBRBGRBRBGRBRBGRBRBGRB	S1S2S3S4S5S6IIIIIIRBGRBGRBGRBGRBGRBGRBGRBGRBGRBGRBGRBG	S1 S2 S3 S4 S5 S6 S7 R B G R B G R R B G R B G R R B G R B G R R B G R B G R R B G R B G R R B G R B G R R B G R B G R R B G R B G R R B G R B G R





Figure 5-4. Timing Chart of Vertical Stripe Array

5.1.3 Double-side delta array mode (MP/TH = H, MP/1.5 = H)

Line No. (number of INHs)	RESET	INH	S1 (S300)	S2 (S299)	S3 (S298)	S4 (S297)		S299 (S2)	S300 (S1)	
0	н	L	Undefined	Undefined	Undefined	Undefined		Undefined	Undefined	
1	L	\downarrow	Sampling C2 (C3)	Sampling C3 (C2)	Sampling C1 (C1)	Sampling C2 (C3)		Sampling C3 (C2)	Sampling C1 (C1)	
2	L	\downarrow	Output C2 (C3)	Output C3 (C2)	Output C1 (C1)	Output C2 (C3)		Output C3 (C2)	Output C1 (C1)	
3	L	\downarrow	Output C1 (C1)	Output C2 (C3)	Output C3 (C2)	Output C1 (C1)		Output C2 (C3)	Output C3 (C2)	
4	L	\downarrow	Output C2 (C3)	Output C3 (C2)	Output C1 (C1)	Output C2 (C3)		Output C3 (C2)	Output C1 (C1)	
5	L	\downarrow	Output C1 (C1)	Output C2 (C3)	Output C3 (C2)	Output C1 (C1)		Output C2 (C3)	Output C3 (C2)	
:	:	:	:	:	:	:		:	:	

Table 5–3. Relation between Video Signals C1 to C3 and Output Pins








Figure 5-6. Timing Chart of Both-Sides Delta Array

5.1.4 Mosaic array mode (MP/TH = H, MP/1.5 = L)

Line No. (number of INHs)	RESET	INH	S1 (S300)	S2 (S299)	S3 (S298)	S4 (S297)	 S299 (S2)	S300 (S1)
0	н	L	Undefined	Undefined	Undefined	Undefined	 Undefined	Undefined
1	L	\downarrow	Sampling C1 (C3)	Sampling C2 (C2)	Sampling C3 (C1)	Sampling C1 (C3)	 Sampling C2 (C2)	Sampling C3 (C1)
2	L	\downarrow	Output C1 (C3)	Output C2 (C2)	Output C3 (C1)	Output C1 (C3)	 Output C2 (C2)	Output C3 (C1)
3	L	\downarrow	Output C3 (C2)	Output C1 (C1)	Output C2 (C3)	Output C3 (C2)	 Output C1 (C1)	Output C2 (C3)
4	L	\downarrow	Output C2 (C1)	Output C3 (C3)	Output C1 (C2)	Output C2 (C1)	 Output C3 (C3)	Output C1 (C2)
5	L	\rightarrow	Output C1 (C3)	Output C2 (C2)	Output C3 (C1)	Output C1 (C3)	 Output C2 (C2)	Output C3 (C1)
:	:	:	:	:	:	:	 :	:

Table 5-4. Relation between Video Signals C1 to C3, and Output Pins

$\begin{array}{c} R \longrightarrow C1 \\ G \longrightarrow C2 \\ B \longrightarrow C3 \end{array}$	μPD167	82A	Right shift (R,/L = "H"), MP/TH = "H", MP/1.5 = "L"					
	S1	S ₂	S ₃	S 4	S5	S ₆	S 7	
		v	v					
	R	G	В	R	G	В	R	
	В	R	G	В	R	G	В	
	G	В	R	G	В	R	G	
	R	G	В	R	G	В	R	
	В	R	G	В	R	G	В	






Figure 5–8. Timing Chart of Mosaic Array

- 5.1.5 Relation between Shift Clock CLIn and Internal Sampling Pulse SHPn
- (1) Simultaneous sampling (() indicates the case of left shift.)



Remark C1 through C3 are sampled while SHPn is high level.


(2) Sequential sampling (() indicates the case of left shift.)



- Remarks 1. Input a three-phase clock to shift clock pins CLI1 to CLI3.
 - 2. The video signals (C1 to C3) are sampled while SHPn is high level.

5.2 Sample and Hold Circuit

The sample and hold circuit samples and holds the video signals input to C1 ~ C3 selected by the multiplexer circuit in the timing shown below. Swa1 to Swb2 are reset by the RESET signal and change at the rising and falling edges of the INH signal.



5.3 Output Operation Timing

The sampled video signals are output to the LCD panel by output currents IvoL and IvoH via output buffer. And be sure to input 5 or more CLKs of CLI1 during INH=H period.


The output operation of this IC is controlled by INH signals.

INH = Hi-Z

INH = Connected with internal circuit (switch sample and hold circuit at the falling edge.)

Therefore, inverting V_{COM} while INH = L causes current flow to the IC output pins, which may result wrong working. V_{COM} Inversion should be done during INH = H (Hi-Z) and output operation to the LCD should be done after the V_{COM} becomes stable enough.

Be sure to sufficiently evaluate the picture quality.




- Cautions 1. In order to prevent destruction due to latch-up, keep the power-on sequence [V_{DD1} → logic input → V_{DD2} → video signal input] and power-off in the reverse sequence. Observe this power sequence even during the transition period.
 - 2. The μ PD16782A is designed to input successive signals such as chrome signals. The input band of the video signals is designed to be 9 MHz MAX. If video signals faster than that are input, display is not performed correctly.
 - 3. Insert a bypass capacitor of 0.1 μ F between V_{DD1} and V_{SS1} and between V_{DD2} and V_{SS2}. If the power supply is not reinforced, the sampling voltage may be abnormal if the supply voltage fluctuates.
 - 4. Even if the start pulse width is extended by half a clock or more, sampling start timing SHP₁ is not affected, and the sampling operation is performed normally.
 - 5. To reset the IC after power-on, the below timing sequence should be kept. (The following timing charts show simultaneous sampling.)

If RESET signal is input 1 time after power-on , it is not required after that. Besides, please be sure to input INH signal after RESET signal input.

RESET pulse width: 66 ns MIN.

tR-1: 81 ns MIN.

INH pulse width: 5 CLK MIN. (CLI1 is active)



6. ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Condition	Ratings	Unit
Logic supply voltage	V _{DD1}		-0.5 to +6.0	V
Driver supply voltage	Vdd2		-0.5 to +6.0	V
Logic input voltage	Vı		-0.5 to VDD1 +0.5	V
Video input voltage	Vvi	C1 to C3	-0.5 to V _{DD2} +0.5	V
Logic output voltage	V01		-0.5 to VDD1 +0.5	V
Driver output voltage	V02		-0.5 to V _{DD2} +0.5	V
Driver output current	lo2		±10	mA
Operating ambient temperature	TA		-30 to +85	°C
Storage temperature	Tstg		-65 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Logic supply voltage	VDD1		3.0 3.3 5.5		V	
Driver supply voltage	V _{DD2}		4.5	5.0	5.5	V
Video input voltage	Vvi		Vss2 + 0.2		Vdd2 - 0.2	V
Driver output voltage	V ₀₂				Vdd2 - 0.2	V
High level Input voltage	Vih		0.7 VDD1 VD		V _{DD1}	V
Low level Input voltage	VIL		0		0.3 Vdd1	V

Recommended Operating Conditions ($T_A = -30$ to $+85^{\circ}C$, $V_{SS1} = V_{SS2} = 0$ V)

	Parameter	Symbol	Co	ondition	MIN.	TYP.	MAX.	Unit
	Maximum video signal output voltage	Vvoн			Vdd2 - 0.2			V
	Minimum video signal output voltage	VVOL					0.2	V
	Logic high level output voltage	VLOH	STHL, STHR pins, IoH = -1.0 mA		0.9 VDD1			V
	Logic low level output voltage	VLOL	STHL, STHR pins, Io∟ = 1.0 mA				0.1 VDD1	V
	Video signal high level output current	Ілон	INH = L, Vof = Vdd2 - 1.0 V, $Vo = Vdd2 - 0.5 V$			-0.20	-0.08	mA
	Video signal low level output current	IVOL	INH = L, Vof = 1.0 V, Vo = 0.5 V		0.08	0.20		mA
	Reference voltage 1	VREF1	$V_{DD2} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ V}_{VI} = 0.5 \text{ V}$			0.49		V
	Reference voltage 2	VREF2	V _{DD2} = 5.0 V, T _A = 25°C, V _{VI} = 2.0 V			1.99		V
	Reference voltage 3	Vref3	$V_{DD2} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ V}_{VI} = 3.5 \text{ V}$			3.49		V
★	Output voltage deviation 1	ΔV vo1	$V_{DD2} = 5.0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ V}_{VI} = 0.5 \text{ V}$				±30	mV
*	Output voltage deviation 2	ΔV vo2	Vdd2 = 5.0 V, TA = 25°C, VvI = 2.0 V				±30	mV
★	Output voltage deviation 3	ΔV vo3	V _{DD2} = 5.0 V, T _A = 25°C, V _{VI} = 3.5 V				±30	mV
	Logic input leakage current	ILL	Logic input except Osel O _{sel} , Vi = VDD = 3.3 V				±1.0	μA
						90		μA
	Video input leakage current	Ivl					±10	μA
	Logic dynamic current consumption		fcLI = 14 MHz VvI = 2.0 V,	$V_{\text{DD1}}=3.3\pm0.3~\text{V}$			3	mA
			no load, fілн = 15.4 kHz, PWinн = 5.0 <i>μ</i> s	$V_{\text{DD1}} = 5.0 \pm 0.5 \text{ V}$			4.5	mA
	Driver dynamic current consumption	Idd2	fcLI = 14 MHz VvI = 2.0 V, no load, fINH = 15.4 kHz,				12	mA

Electrical Characteristics (TA = -30 to +85°C, VDD1 = 3.0 to 5.5 V, VDD2 = 5.0 V \pm 0.5 V, Vss1 = Vss2 = 0 V)

Remarks 1. Vor: output applied voltage, Vo: output voltage without load

2. The reference values are typical values only. The output deviation is only guaranteed within the chip.

Switching Characteristics (TA = -30 to $+85^{\circ}$ C, VDD1 = 3.0 to 5.5 V, VDD2 = 5.0 V ± 0.5 V, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start pulse propagation delay	t PHL	CL = 20 pF	10		54	ns
time	tрін	C _L = 20 pF	10		54	ns
Clock frequency 1	fclk1				15	MHz
Clock frequency 2	fclk2	With 3-phase clock input			15	MHz
Logic input capacitance	CI1	Other than STHL, STHR			15	pF
STHL, STHR input capacitance	CI2	STHL, STHR			20	pF
Video input capacitance	C₃	C1 to C3, Vvi = 2.0 V			50	pF


Timing Requirements (TA = -30 to $+85^{\circ}$ C, VDD1 = 3.0 to 5.5 V, VDD2 = 5.0 V ± 0.5 V, VSS1 = VSS2 = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock pulse width	PWcli	Duty = 50%	33			ns
CLK-CLK time	tCL1-2		16.6			ns
	tcl2-3		16.6			ns
	tCL3-1		16.6			ns
		tcl1-2 + tcl2-3 + tcl3-1			1/fcLI1	ns
Start pulse setup time	t SETUP		8			ns
Start pulse hold time	t HOLD		8			ns
Reset pulse width	PWRES		66			ns
INH setup time	t ISETUP		33			ns
INH hold time	tihold		33			ns
Reset-INH time	t _{R-I}		81			ns
INH pulse width	PWINH	CLI1	5			CLK

Remark Keep the rise and fall times of the logic input signals to within $t_r = t_f = 5$ ns (10 to 90%).

As an example, the switching characteristic wave of CLI1 is defined on the next page.


Switching Characteristic Waveform (Simultaneous/successive sampling)




Start Pulse Input Timing

Remark The input/output timing of the start pulse is the same for simultaneous/successive sampling.

Clock Input Timing



RESET INH Pulse Timing



NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of January 2004. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
 property rights of third parties by or arising from the use of NEC Electronics products listed in this document
 or any other liability arising from the use of such products. No license, express, implied or otherwise, is
 granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).