

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

384-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 256-GRAY SCALES)

DESCRIPTION

The μPD16721 is a source driver for TFT-LCDs capable of dealing with displays with 256-gray scales. Data input is based on digital input configured as 8 bits by 6 dots (2 pixels), which can realize a full-color display of 16,777,216 colors by output of 256 values γ -corrected by an internal D/A converter and 8-by-2 external power modules.

Because the output dynamic range is as large as $V_{SS2} + 0.2\text{ V}$ to $V_{DD2} - 0.2\text{ V}$, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 8-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. The maximum clock frequency is 70 MHz when driving at 3.0 V.

FEATURES

- CMOS level input
- 384 outputs
- Input of 8 bits (gray scale data) by 6 dots
- Capable of outputting 256 values by means of 8-by-2 external power modules (16 units) and a D/A converter
- ★ • Logic power supply voltage (V_{DD1}): 2.5 to 3.4 V
- ★ • Driver power supply voltage (V_{DD2}): $13.0 \pm 0.5\text{ V}$ or $15.0 \pm 0.5\text{ V}$ (switchable, V_{SEL})
- ★ • High-speed data transfer: $f_{CLK} = 70\text{ MHz MAX.}$ (internal data transfer speed when operating at $V_{DD1} = 3.0\text{ V}$)
= 55 MHz MAX. (internal data transfer speed when operating at $V_{DD1} = 2.5\text{ V}$)
- Output dynamic range: $V_{SS2} + 0.2\text{ V}$ to $V_{DD2} - 0.2\text{ V}$
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity inversion function (POL)
- Output inversion function (POL21/22)
- ★ • Output reset control is possible (MODE)
- ★ • Slew-rate control is possible (SRC)
- ★ • Output resistance control is possible (ORC)
- Single bank arrangement is possible (Loaded with slim TCP)


ORDERING INFORMATION

Part Number	Package
μPD16721N-xxx	TCP (TAB package)

Remark The TCP's external shape is customized. To order the required shape, so please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

★ 1. BLOCK DIAGRAM




Remark /xxx indicates active low signal.

2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (μPD16721N-xxx) (Copper Foil Surface, Face-up)



Remark This figure does not specify the TCP package.

4. PIN FUNCTIONS

(1/2)

Pin Symbol	Pin Name	I/O	Description
S ₁ to S ₃₈₄	Driver	O	The D/A converted 256-gray-scale analog voltage is output.
D ₀₀ to D ₀₇	Port 1 display data	I	The display data is input with a width of 48 bits, viz., the gray scale data (8 bits) by 6 dots (2 pixels). D _{x0} : LSB, D _{x7} : MSB
D ₁₀ to D ₁₇			
D ₂₀ to D ₂₇			
D ₃₀ to D ₃₇			
D ₄₀ to D ₄₇	Port 2 display data	I	
D ₅₀ to D ₅₇			
R _/ L	Shift direction control	I	The shift direction control pin of shift register. The shift directions of the shift registers are as follows. R _/ L = H (right shift): STHR input, S ₁ →S ₃₈₄ , STHL output R _/ L = L (left shift) : STHL input, S ₃₈₄ →S ₁ , STHR output
STHR	Right shift start pulse	I/O	This is the start pulse input/output pin when connected in cascade. Loading of display data starts when a high level is read at the rising edge of CLK. At the rising edge of the 64th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver.
STHL	Left shift start pulse	I/O	For right shift, STHR is input and STHL is output. For left shift, STHL is input and STHR is output.
CLK	Shift clock	I	The shift clock input pin of shift register. The display data is loaded into the data register at the rising edge. If 66 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch	I	The contents of the data register are transferred to the latch circuit at the rising edge. In addition, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
SRC	Slew-rate control	I	SRC = H: High-slew-rate mode (large current consumption) SRC = L: Low-slew-rate mode (small current consumption) SRC is pulled up to the V _{DD1} in the LSI.
ORC	Output resistance control	I	ORC = H: Low output resistance mode ORC = L: High output resistance mode ORC is pulled up to the V _{DD1} in the LSI.
POL	Polarity input	I	POL = L: The S _{2n-1} output uses V ₀ to V ₇ as the reference supply. The S _{2n} output uses V ₈ to V ₁₅ as the reference supply. POL = H: The S _{2n-1} output uses V ₈ to V ₁₅ as the reference supply. The S _{2n} output uses V ₀ to V ₇ as the reference supply. S _{2n-1} indicates the odd output and S _{2n} indicates the even output. Input of the POL signal is allowed the setup time (t _{POL-STB}) with respect to STB's rising edge. When it switches such as POL = H→L or L→H, all output pins are output reset during STB = H. When it does not switch, all output pins become Hi-Z during STB = H. Refer to 7. RELATIONSHIP BETWEEN MODE, STB, SRC, ORC, POL, AND OUTPUT WAVEFORM for details.

(2/2)

Pin Symbol	Pin Name	I/O	Description
MODE	Output reset control	I	MODE = H or open: Output reset MODE = L: No output reset MODE is pulled up to the V _{DD1} in the LSI.
POL21, POL22	Data inversion	I	Select of inversion or no inversion for input data. POL21: Data inversion or no inversion of Port1. POL22: Data inversion or no inversion of Port2 POL21/22 = H: Data are inverted in the LSI. POL21/22 = L: Data are not inverted in the LSI.
V _{SEL}	Driver voltage select	I	The driver voltage can be switched by controlling the stationary bias current of the output amplifier via V _{SEL} . V _{SEL} = H: V _{DD2} = 13.0 V (large bias current) V _{SEL} = L or open: V _{DD2} = 15.0 V (small bias current) LPC is pulled down to the V _{SS1} in the LSI.
V ₀ to V ₁₅	γ-corrected power supplies	–	Input the γ-corrected power supplies from outside by using operational amplifier. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. Make sure to maintain the following relationships. V _{DD2} –0.2 V ≥ V ₀ > V ₁ > V ₂ > > V ₆ > V ₇ ≥ 0.5 V _{DD2} + 0.5 V 0.5 V _{DD2} –0.5 V ≥ V ₈ > V ₉ > V ₁₀ > V ₁₄ > V ₁₅ ≥ V _{SS2} + 0.2 V
TEST	Test	I	Normally, set the TEST pin to high level or leave open. This pin is pulled up to V _{DD1} in the LSI.
V _{DD1}	Logic power supply	–	2.5 to 3.4 V
V _{DD2}	Driver power supply	–	13.0 ± 0.5 V or 15.0 ± 0.5 V
V _{SS1}	Logic ground	–	Grounding
V _{SS2}	Driver ground	–	Grounding

Cautions 1. The power start sequence must be V_{DD1}, logic input, and V_{DD2} & V₀ to V₁₅ in that order.
Reverse this sequence to shut down.

2. To stabilize the supply voltage, please be sure to insert a 0.47 μF bypass capacitor between V_{DD1} to V_{SS1} and V_{DD2} to V_{SS2}. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.1 μF is also advised between the γ-corrected power supply terminals (V₀, V₁, V₂,..., V₁₅) and V_{SS2}.

5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The μPD16721 incorporates a 8-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode voltage. The D/A converter consists of ladder resistors and switches.

The ladder resistors (r0 to r253) are designed so that the ratio of LCD panel (γ -compensated voltages to V_0' to V_{255}' and V_0'' to V_{255}'') is almost equivalent as shown in Figure 5-2 and 5-3. For the 2 sets of eight γ -compensated power supplies, V_0 to V_7 and V_8 to V_{15} , respectively, input gray scale voltages of the same polarity with respect to the 0.5 V_{DD2} .

Figure 5-1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} , V_{SS2} and 0.5 V_{DD2} , and γ -corrected voltages V_0 to V_{15} and the input data. Be sure to maintain the voltage relationships below.

★


$$V_{DD2} - 0.2 \text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 V_{DD2} + 0.5 \text{ V}$$

$$0.5 V_{DD2} - 0.5 \text{ V} \geq V_8 > V_9 > V_{10} > V_{11} > V_{12} > V_{13} > V_{14} > V_{15} \geq 0.5 V_{SS2} + 0.2 \text{ V}$$

Also, V_6 to V_7 and V_8 to V_9 are left open in the LSI. Be sure to input the gray scale level power supply at a constant level to the all pins, as V_0 to V_{15} .

Figures 5-2 and 5-3 show the relationship between the input data and the output voltage and the resistance values of the resistor strings.

Figure 5-1. Relationship between Input Data and γ -corrected Power Supplies



★

Figure 5-2. Relationship between Input Data and Output Voltage (1/4)


$V_{DD2} - 0.2\text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 V_{DD2} + 0.5\text{ V}$, POL21/22 = L

		Input data								Output voltage				
		D _{X7}	D _{X6}	D _{X5}	D _{X4}	D _{X3}	D _{X2}	D _{X1}	D _{X0}				r _n	(Ω)
V ₀	r ₂₅₃	0	0	0	0	0	0	0	0	V ₀ '	V ₇			
	r ₂₅₂	0	0	0	0	0	0	0	1	V ₁ '	V ₆		r ₀	86
	r ₂₅₁	0	0	0	0	0	0	1	1	V ₂ '	V ₆ +(V ₅ -V ₆) X	86 / 2206	r ₁	86
		0	0	0	0	0	0	1	1	V ₃ '	V ₆ +(V ₅ -V ₆) X	172 / 2206	r ₂	86
V ₁	r ₂₄₄	0	0	0	0	0	1	0	0	V ₄ '	V ₆ +(V ₅ -V ₆) X	258 / 2206	r ₃	86
	r ₂₄₃	0	0	0	0	0	1	0	1	V ₅ '	V ₆ +(V ₅ -V ₆) X	344 / 2206	r ₄	86
	r ₂₄₂	0	0	0	0	0	1	1	0	V ₆ '	V ₆ +(V ₅ -V ₆) X	430 / 2206	r ₅	84
	r ₂₄₁	0	0	0	0	1	0	0	0	V ₇ '	V ₆ +(V ₅ -V ₆) X	514 / 2206	r ₆	84
		0	0	0	0	1	0	0	0	V ₈ '	V ₆ +(V ₅ -V ₆) X	598 / 2206	r ₇	82
		0	0	0	0	1	0	0	1	V ₉ '	V ₆ +(V ₅ -V ₆) X	680 / 2206	r ₈	82
		0	0	0	0	1	0	1	0	V ₁₀ '	V ₆ +(V ₅ -V ₆) X	762 / 2206	r ₉	80
		0	0	0	0	1	0	1	1	V ₁₁ '	V ₆ +(V ₅ -V ₆) X	842 / 2206	r ₁₀	78
		0	0	0	0	1	1	0	0	V ₁₂ '	V ₆ +(V ₅ -V ₆) X	920 / 2206	r ₁₁	78
		0	0	0	0	1	1	0	1	V ₁₃ '	V ₆ +(V ₅ -V ₆) X	998 / 2206	r ₁₂	76
		0	0	0	0	1	1	1	0	V ₁₄ '	V ₆ +(V ₅ -V ₆) X	1074 / 2206	r ₁₃	74
		0	0	0	0	1	1	1	1	V ₁₅ '	V ₆ +(V ₅ -V ₆) X	1148 / 2206	r ₁₄	74
		0	0	0	1	0	0	0	0	V ₁₆ '	V ₆ +(V ₅ -V ₆) X	1222 / 2206	r ₁₅	72
		0	0	0	1	0	0	0	1	V ₁₇ '	V ₆ +(V ₅ -V ₆) X	1294 / 2206	r ₁₆	70
		0	0	0	1	0	0	1	0	V ₁₈ '	V ₆ +(V ₅ -V ₆) X	1364 / 2206	r ₁₇	68
		0	0	0	1	0	0	1	1	V ₁₉ '	V ₆ +(V ₅ -V ₆) X	1432 / 2206	r ₁₈	68
V ₅	r ₃₂	0	0	0	1	0	1	0	0	V ₂₀ '	V ₆ +(V ₅ -V ₆) X	1500 / 2206	r ₁₉	66
	r ₃₁	0	0	0	1	0	1	0	1	V ₂₁ '	V ₆ +(V ₅ -V ₆) X	1566 / 2206	r ₂₀	64
	r ₃₀	0	0	0	1	0	1	1	0	V ₂₂ '	V ₆ +(V ₅ -V ₆) X	1630 / 2206	r ₂₁	64
	r ₂₉	0	0	0	1	0	1	1	1	V ₂₃ '	V ₆ +(V ₅ -V ₆) X	1694 / 2206	r ₂₂	62
		0	0	0	1	1	0	0	0	V ₂₄ '	V ₆ +(V ₅ -V ₆) X	1756 / 2206	r ₂₃	60
		0	0	0	1	1	0	0	1	V ₂₅ '	V ₆ +(V ₅ -V ₆) X	1816 / 2206	r ₂₄	60
		0	0	0	1	1	0	1	0	V ₂₆ '	V ₆ +(V ₅ -V ₆) X	1876 / 2206	r ₂₅	58
		0	0	0	1	1	0	1	1	V ₂₇ '	V ₆ +(V ₅ -V ₆) X	1934 / 2206	r ₂₆	56
		0	0	0	1	1	1	0	0	V ₂₈ '	V ₆ +(V ₅ -V ₆) X	1990 / 2206	r ₂₇	56
		0	0	0	1	1	1	0	1	V ₂₉ '	V ₆ +(V ₅ -V ₆) X	2046 / 2206	r ₂₈	54
		0	0	0	1	1	1	1	0	V ₃₀ '	V ₆ +(V ₅ -V ₆) X	2100 / 2206	r ₂₉	54
		0	0	0	1	1	1	1	1	V ₃₁ '	V ₆ +(V ₅ -V ₆) X	2154 / 2206	r ₃₀	52
		0	0	1	0	0	0	0	0	V ₃₂ '	V ₅		r ₃₁	52
		0	0	1	0	0	0	0	1	V ₃₃ '	V ₅ +(V ₄ -V ₅) X	52 / 1304	r ₃₂	50
		0	0	1	0	0	0	1	0	V ₃₄ '	V ₅ +(V ₄ -V ₅) X	102 / 1304	r ₃₃	50
		0	0	1	0	0	0	1	1	V ₃₅ '	V ₅ +(V ₄ -V ₅) X	152 / 1304	r ₃₄	48
V ₆	r ₃	0	0	1	0	0	1	0	0	V ₃₆ '	V ₅ +(V ₄ -V ₅) X	200 / 1304	r ₃₅	48
	r ₂	0	0	1	0	0	1	0	1	V ₃₇ '	V ₅ +(V ₄ -V ₅) X	248 / 1304	r ₃₆	46
	r ₁	0	0	1	0	0	1	1	0	V ₃₈ '	V ₅ +(V ₄ -V ₅) X	294 / 1304	r ₃₇	46
	r ₀	0	0	1	0	0	1	1	1	V ₃₉ '	V ₅ +(V ₄ -V ₅) X	340 / 1304	r ₃₈	46
		0	0	1	0	1	0	0	0	V ₄₀ '	V ₅ +(V ₄ -V ₅) X	386 / 1304	r ₃₉	44
		0	0	1	0	1	0	0	1	V ₄₁ '	V ₅ +(V ₄ -V ₅) X	430 / 1304	r ₄₀	44
		0	0	1	0	1	0	1	0	V ₄₂ '	V ₅ +(V ₄ -V ₅) X	474 / 1304	r ₄₁	44
		0	0	1	0	1	0	1	1	V ₄₃ '	V ₅ +(V ₄ -V ₅) X	518 / 1304	r ₄₂	42
		0	0	1	0	1	1	0	0	V ₄₄ '	V ₅ +(V ₄ -V ₅) X	560 / 1304	r ₄₃	42
		0	0	1	0	1	1	0	1	V ₄₅ '	V ₅ +(V ₄ -V ₅) X	602 / 1304	r ₄₄	42
		0	0	1	0	1	1	1	0	V ₄₆ '	V ₅ +(V ₄ -V ₅) X	644 / 1304	r ₄₅	40
		0	0	1	0	1	1	1	1	V ₄₇ '	V ₅ +(V ₄ -V ₅) X	684 / 1304	r ₄₆	40
		0	0	1	1	0	0	0	0	V ₄₈ '	V ₅ +(V ₄ -V ₅) X	724 / 1304	r ₄₇	40
		0	0	1	1	0	0	0	1	V ₄₉ '	V ₅ +(V ₄ -V ₅) X	764 / 1304	r ₄₈	40
		0	0	1	1	0	0	1	0	V ₅₀ '	V ₅ +(V ₄ -V ₅) X	804 / 1304	r ₄₉	38
		0	0	1	1	0	0	1	1	V ₅₁ '	V ₅ +(V ₄ -V ₅) X	842 / 1304	r ₅₀	38
V ₇	r ₂₅₃	0	0	1	1	0	1	0	0	V ₅₂ '	V ₅ +(V ₄ -V ₅) X	880 / 1304	r ₅₁	38
	r ₂₅₂	0	0	1	1	0	1	0	1	V ₅₃ '	V ₅ +(V ₄ -V ₅) X	918 / 1304	r ₅₂	38
	r ₂₅₁	0	0	1	1	0	1	1	0	V ₅₄ '	V ₅ +(V ₄ -V ₅) X	956 / 1304	r ₅₃	36
		0	0	1	1	0	1	1	1	V ₅₅ '	V ₅ +(V ₄ -V ₅) X	992 / 1304	r ₅₄	36
		0	0	1	1	0	1	0	0	V ₅₆ '	V ₅ +(V ₄ -V ₅) X	1028 / 1304	r ₅₅	36
		0	0	1	1	0	0	0	1	V ₅₇ '	V ₅ +(V ₄ -V ₅) X	1064 / 1304	r ₅₆	36
		0	0	1	1	1	0	1	0	V ₅₈ '	V ₅ +(V ₄ -V ₅) X	1100 / 1304	r ₅₇	34
		0	0	1	1	1	0	1	1	V ₅₉ '	V ₅ +(V ₄ -V ₅) X	1134 / 1304	r ₅₈	34
		0	0	1	1	1	1	0	0	V ₆₀ '	V ₅ +(V ₄ -V ₅) X	1168 / 1304	r ₅₉	34
		0	0	1	1	1	1	0	1	V ₆₁ '	V ₅ +(V ₄ -V ₅) X	1202 / 1304	r ₆₀	34
		0	0	1	1	1	1	1	0	V ₆₂ '	V ₅ +(V ₄ -V ₅) X	1236 / 1304	r ₆₁	34
		0	0	1	1	1	1	1	1	V ₆₃ '	V ₅ +(V ₄ -V ₅) X	1270 / 1304	r ₆₂	34

★

Figure 5-2. Relationship between Input Data and Output Voltage (2/4)

$V_{DD2} - 0.2 \text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 V_{DD2} + 0.5 \text{ V}$, POL21/22 = L



Input data	Dx7	Dx6	Dx5	Dx4	Dx3	Dx2	Dx1	Dx0	Output voltage		
40H	0	1	0	0	0	0	0	0	V64'	V4	
41H	0	1	0	0	0	0	0	1	V65'	V4+(V3-V4) X	32 / 1772
42H	0	1	0	0	0	0	1	0	V66'	V4+(V3-V4) X	64 / 1772
43H	0	1	0	0	0	0	1	1	V67'	V4+(V3-V4) X	96 / 1772
44H	0	1	0	0	0	1	0	0	V68'	V4+(V3-V4) X	128 / 1772
45H	0	1	0	0	0	1	0	1	V69'	V4+(V3-V4) X	160 / 1772
46H	0	1	0	0	0	1	1	0	V70'	V4+(V3-V4) X	192 / 1772
47H	0	1	0	0	0	1	1	1	V71'	V4+(V3-V4) X	224 / 1772
48H	0	1	0	0	1	0	0	0	V72'	V4+(V3-V4) X	256 / 1772
49H	0	1	0	0	1	0	0	1	V73'	V4+(V3-V4) X	288 / 1772
4AH	0	1	0	0	1	0	1	0	V74'	V4+(V3-V4) X	314 / 1772
4BH	0	1	0	0	1	0	1	1	V75'	V4+(V3-V4) X	344 / 1772
4CH	0	1	0	0	1	1	0	0	V76'	V4+(V3-V4) X	374 / 1772
4DH	0	1	0	0	1	1	0	1	V77'	V4+(V3-V4) X	404 / 1772
4EH	0	1	0	0	1	1	1	0	V78'	V4+(V3-V4) X	434 / 1772
4FH	0	1	0	0	1	1	1	1	V79'	V4+(V3-V4) X	464 / 1772
50H	0	1	0	1	0	0	0	0	V80'	V4+(V3-V4) X	494 / 1772
51H	0	1	0	1	0	0	0	1	V81'	V4+(V3-V4) X	524 / 1772
52H	0	1	0	1	0	0	1	0	V82'	V4+(V3-V4) X	552 / 1772
53H	0	1	0	1	0	0	1	1	V83'	V4+(V3-V4) X	580 / 1772
54H	0	1	0	1	0	1	0	0	V84'	V4+(V3-V4) X	608 / 1772
55H	0	1	0	1	0	1	0	1	V85'	V4+(V3-V4) X	636 / 1772
56H	0	1	0	1	0	1	1	0	V86'	V4+(V3-V4) X	664 / 1772
57H	0	1	0	1	0	1	1	1	V87'	V4+(V3-V4) X	692 / 1772
58H	0	1	0	1	1	0	0	0	V88'	V4+(V3-V4) X	720 / 1772
59H	0	1	0	1	1	0	0	1	V89'	V4+(V3-V4) X	748 / 1772
5AH	0	1	0	1	1	0	1	0	V90'	V4+(V3-V4) X	776 / 1772
5BH	0	1	0	1	1	0	1	1	V91'	V4+(V3-V4) X	804 / 1772
5CH	0	1	0	1	1	1	0	0	V92'	V4+(V3-V4) X	832 / 1772
5DH	0	1	0	1	1	1	0	1	V93'	V4+(V3-V4) X	860 / 1772
5EH	0	1	0	1	1	1	1	0	V94'	V4+(V3-V4) X	888 / 1772
5FH	0	1	0	1	1	1	1	1	V95'	V4+(V3-V4) X	914 / 1772
60H	0	1	1	0	0	0	0	0	V96'	V4+(V3-V4) X	940 / 1772
61H	0	1	1	0	0	0	0	1	V97'	V4+(V3-V4) X	966 / 1772
62H	0	1	1	0	0	0	1	0	V98'	V4+(V3-V4) X	992 / 1772
63H	0	1	1	0	0	0	1	1	V99'	V4+(V3-V4) X	1018 / 1772
64H	0	1	1	0	0	1	0	0	V100'	V4+(V3-V4) X	1044 / 1772
65H	0	1	1	0	0	1	0	1	V101'	V4+(V3-V4) X	1070 / 1772
66H	0	1	1	0	0	1	1	0	V102'	V4+(V3-V4) X	1096 / 1772
67H	0	1	1	0	0	1	1	1	V103'	V4+(V3-V4) X	1122 / 1772
68H	0	1	1	0	1	0	0	0	V104'	V4+(V3-V4) X	1148 / 1772
69H	0	1	1	0	1	0	0	1	V105'	V4+(V3-V4) X	1174 / 1772
6AH	0	1	1	0	1	0	1	0	V106'	V4+(V3-V4) X	1200 / 1772
6BH	0	1	1	0	1	0	1	1	V107'	V4+(V3-V4) X	1226 / 1772
6CH	0	1	1	0	1	1	0	0	V108'	V4+(V3-V4) X	1252 / 1772
6DH	0	1	1	0	1	1	0	1	V109'	V4+(V3-V4) X	1278 / 1772
6EH	0	1	1	0	1	1	1	0	V110'	V4+(V3-V4) X	1304 / 1772
6FH	0	1	1	0	1	1	1	1	V111'	V4+(V3-V4) X	1330 / 1772
70H	0	1	1	1	0	0	0	0	V112'	V4+(V3-V4) X	1356 / 1772
71H	0	1	1	1	0	0	0	1	V113'	V4+(V3-V4) X	1382 / 1772
72H	0	1	1	1	0	0	1	0	V114'	V4+(V3-V4) X	1408 / 1772
73H	0	1	1	1	0	0	1	1	V115'	V4+(V3-V4) X	1434 / 1772
74H	0	1	1	1	0	1	0	0	V116'	V4+(V3-V4) X	1460 / 1772
75H	0	1	1	1	0	1	0	1	V117'	V4+(V3-V4) X	1486 / 1772
76H	0	1	1	1	0	1	1	0	V118'	V4+(V3-V4) X	1512 / 1772
77H	0	1	1	1	0	1	1	1	V119'	V4+(V3-V4) X	1538 / 1772
78H	0	1	1	1	1	0	0	0	V120'	V4+(V3-V4) X	1564 / 1772
79H	0	1	1	1	1	0	0	1	V121'	V4+(V3-V4) X	1590 / 1772
7AH	0	1	1	1	1	0	1	0	V122'	V4+(V3-V4) X	1616 / 1772
7BH	0	1	1	1	1	0	1	1	V123'	V4+(V3-V4) X	1642 / 1772
7CH	0	1	1	1	1	1	0	0	V124'	V4+(V3-V4) X	1668 / 1772
7DH	0	1	1	1	1	1	0	1	V125'	V4+(V3-V4) X	1694 / 1772
7EH	0	1	1	1	1	1	1	0	V126'	V4+(V3-V4) X	1720 / 1772
7FH	0	1	1	1	1	1	1	1	V127'	V4+(V3-V4) X	1746 / 1772

r n	(Ω)
r63	32
r64	32
r65	32
r66	32
r67	32
r68	32
r69	32
r70	30
r71	30
r72	30
r73	30
r74	30
r75	30
r76	30
r77	30
r78	30
r79	30
r80	28
r81	28
r82	28
r83	28
r84	28
r85	28
r86	28
r87	28
r88	28
r89	28
r90	28
r91	28
r92	28
r93	26
r94	26
r95	26
r96	26
r97	26
r98	26
r99	26
r100	26
r101	26
r102	26
r103	26
r104	26
r105	26
r106	26
r107	26
r108	26
r109	26
r110	26
r111	26
r112	26
r113	26
r114	26
r115	26
r116	26
r117	26
r118	26
r119	26
r120	26
r121	26
r122	26
r123	26
r124	26
r125	26
r126	26

★

Figure 5-2. Relationship between Input Data and Output Voltage (3/4)

$V_{DD2} - 0.2\text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 V_{DD2} + 0.5\text{ V}$, POL21/22 = L

Input data										Output voltage		r _n		(Ω)	
	Dx7	Dx6	Dx5	Dx4	Dx3	Dx2	Dx1	Dx0							
V ₀ → V _{255'}	1	0	0	0	0	0	0	0	V _{128'}	V ₃		r ₁₂₇	26		
r ₂₅₃ → V _{254'}	1	0	0	0	0	0	0	1	V _{129'}	V ₃ +(V ₂ -V ₃) X	26 / 1710	r ₁₂₈	24		
r ₂₅₂ → V _{253'}	1	0	0	0	0	0	1	0	V _{130'}	V ₃ +(V ₂ -V ₃) X	50 / 1710	r ₁₂₉	26		
r ₂₅₁	1	0	0	0	0	0	1	1	V _{131'}	V ₃ +(V ₂ -V ₃) X	76 / 1710	r ₁₃₀	24		
	1	0	0	0	0	1	0	0	V _{132'}	V ₃ +(V ₂ -V ₃) X	100 / 1710	r ₁₃₁	24		
	1	0	0	0	0	1	0	1	V _{133'}	V ₃ +(V ₂ -V ₃) X	124 / 1710	r ₁₃₂	24		
	1	0	0	0	0	1	1	0	V _{134'}	V ₃ +(V ₂ -V ₃) X	148 / 1710	r ₁₃₃	24		
	1	0	0	0	0	1	1	1	V _{135'}	V ₃ +(V ₂ -V ₃) X	172 / 1710	r ₁₃₄	26		
r ₂₄₄ → V _{245'}	1	0	0	0	1	0	0	0	V _{136'}	V ₃ +(V ₂ -V ₃) X	198 / 1710	r ₁₃₅	26		
r ₂₄₃ → V _{244'}	1	0	0	0	1	0	0	1	V _{137'}	V ₃ +(V ₂ -V ₃) X	224 / 1710	r ₁₃₆	26		
r ₂₄₂ → V _{243'}	1	0	0	0	1	0	1	0	V _{138'}	V ₃ +(V ₂ -V ₃) X	250 / 1710	r ₁₃₇	26		
r ₂₄₁	1	0	0	0	1	0	1	1	V _{139'}	V ₃ +(V ₂ -V ₃) X	276 / 1710	r ₁₃₈	26		
	1	0	0	0	1	1	0	0	V _{140'}	V ₃ +(V ₂ -V ₃) X	302 / 1710	r ₁₃₉	26		
	1	0	0	0	1	1	0	1	V _{141'}	V ₃ +(V ₂ -V ₃) X	328 / 1710	r ₁₄₀	26		
	1	0	0	0	1	1	1	0	V _{142'}	V ₃ +(V ₂ -V ₃) X	354 / 1710	r ₁₄₁	26		
	1	0	0	0	1	1	1	1	V _{143'}	V ₃ +(V ₂ -V ₃) X	380 / 1710	r ₁₄₂	26		
	1	0	0	1	0	0	0	0	V _{144'}	V ₃ +(V ₂ -V ₃) X	406 / 1710	r ₁₄₃	26		
	1	0	0	1	0	0	0	1	V _{145'}	V ₃ +(V ₂ -V ₃) X	432 / 1710	r ₁₄₄	26		
	1	0	0	1	0	0	1	0	V _{146'}	V ₃ +(V ₂ -V ₃) X	458 / 1710	r ₁₄₅	26		
	1	0	0	1	0	0	1	1	V _{147'}	V ₃ +(V ₂ -V ₃) X	484 / 1710	r ₁₄₆	26		
	1	0	0	1	0	1	0	0	V _{148'}	V ₃ +(V ₂ -V ₃) X	510 / 1710	r ₁₄₇	26		
	1	0	0	1	0	1	0	1	V _{149'}	V ₃ +(V ₂ -V ₃) X	536 / 1710	r ₁₄₈	26		
	1	0	0	1	0	1	1	0	V _{150'}	V ₃ +(V ₂ -V ₃) X	562 / 1710	r ₁₄₉	26		
	1	0	0	1	0	1	1	1	V _{151'}	V ₃ +(V ₂ -V ₃) X	588 / 1710	r ₁₅₀	26		
	1	0	0	1	1	0	0	0	V _{152'}	V ₃ +(V ₂ -V ₃) X	614 / 1710	r ₁₅₁	26		
	1	0	0	1	1	0	0	1	V _{153'}	V ₃ +(V ₂ -V ₃) X	640 / 1710	r ₁₅₂	26		
	1	0	0	1	1	0	1	0	V _{154'}	V ₃ +(V ₂ -V ₃) X	666 / 1710	r ₁₅₃	26		
	1	0	0	1	1	0	1	1	V _{155'}	V ₃ +(V ₂ -V ₃) X	692 / 1710	r ₁₅₄	26		
	1	0	0	1	1	1	0	0	V _{156'}	V ₃ +(V ₂ -V ₃) X	718 / 1710	r ₁₅₅	26		
	1	0	0	1	1	1	0	1	V _{157'}	V ₃ +(V ₂ -V ₃) X	744 / 1710	r ₁₅₆	26		
	1	0	0	1	1	1	1	0	V _{158'}	V ₃ +(V ₂ -V ₃) X	770 / 1710	r ₁₅₇	26		
	1	0	0	1	1	1	1	1	V _{159'}	V ₃ +(V ₂ -V ₃) X	796 / 1710	r ₁₅₈	26		
	1	0	1	0	0	0	0	0	V _{160'}	V ₃ +(V ₂ -V ₃) X	822 / 1710	r ₁₅₉	26		
	1	0	1	0	0	0	0	1	V _{161'}	V ₃ +(V ₂ -V ₃) X	848 / 1710	r ₁₆₀	26		
	1	0	1	0	0	0	1	0	V _{162'}	V ₃ +(V ₂ -V ₃) X	874 / 1710	r ₁₆₁	26		
	1	0	1	0	0	0	1	1	V _{163'}	V ₃ +(V ₂ -V ₃) X	900 / 1710	r ₁₆₂	26		
	1	0	1	0	0	1	0	0	V _{164'}	V ₃ +(V ₂ -V ₃) X	926 / 1710	r ₁₆₃	26		
	1	0	1	0	0	1	0	1	V _{165'}	V ₃ +(V ₂ -V ₃) X	952 / 1710	r ₁₆₄	26		
	1	0	1	0	0	1	1	0	V _{166'}	V ₃ +(V ₂ -V ₃) X	978 / 1710	r ₁₆₅	26		
	1	0	1	0	0	1	1	1	V _{167'}	V ₃ +(V ₂ -V ₃) X	1004 / 1710	r ₁₆₆	26		
	1	0	1	0	1	0	0	0	V _{168'}	V ₃ +(V ₂ -V ₃) X	1030 / 1710	r ₁₆₇	26		
	1	0	1	0	1	0	0	1	V _{169'}	V ₃ +(V ₂ -V ₃) X	1056 / 1710	r ₁₆₈	26		
	1	0	1	0	1	0	1	0	V _{170'}	V ₃ +(V ₂ -V ₃) X	1082 / 1710	r ₁₆₉	26		
	1	0	1	0	1	0	1	1	V _{171'}	V ₃ +(V ₂ -V ₃) X	1108 / 1710	r ₁₇₀	28		
	1	0	1	0	1	1	0	0	V _{172'}	V ₃ +(V ₂ -V ₃) X	1136 / 1710	r ₁₇₁	28		
	1	0	1	0	1	1	0	1	V _{173'}	V ₃ +(V ₂ -V ₃) X	1164 / 1710	r ₁₇₂	28		
	1	0	1	0	1	1	1	0	V _{174'}	V ₃ +(V ₂ -V ₃) X	1192 / 1710	r ₁₇₃	28		
	1	0	1	0	1	1	1	1	V _{175'}	V ₃ +(V ₂ -V ₃) X	1220 / 1710	r ₁₇₄	28		
	1	0	1	1	0	0	0	0	V _{176'}	V ₃ +(V ₂ -V ₃) X	1248 / 1710	r ₁₇₅	28		
	1	0	1	1	0	0	0	1	V _{177'}	V ₃ +(V ₂ -V ₃) X	1276 / 1710	r ₁₇₆	28		
	1	0	1	1	0	0	1	0	V _{178'}	V ₃ +(V ₂ -V ₃) X	1304 / 1710	r ₁₇₇	28		
	1	0	1	1	0	0	1	1	V _{179'}	V ₃ +(V ₂ -V ₃) X	1332 / 1710	r ₁₇₈	28		
	1	0	1	1	0	1	0	0	V _{180'}	V ₃ +(V ₂ -V ₃) X	1360 / 1710	r ₁₇₉	28		
	1	0	1	1	0	1	0	1	V _{181'}	V ₃ +(V ₂ -V ₃) X	1388 / 1710	r ₁₈₀	28		
	1	0	1	1	0	1	1	0	V _{182'}	V ₃ +(V ₂ -V ₃) X	1416 / 1710	r ₁₈₁	28		
	1	0	1	1	0	1	1	1	V _{183'}	V ₃ +(V ₂ -V ₃) X	1444 / 1710	r ₁₈₂	28		
	1	0	1	1	1	0	0	0	V _{184'}	V ₃ +(V ₂ -V ₃) X	1472 / 1710	r ₁₈₃	28		
	1	0	1	1	1	0	0	1	V _{185'}	V ₃ +(V ₂ -V ₃) X	1500 / 1710	r ₁₈₄	30		
	1	0	1	1	1	0	1	0	V _{186'}	V ₃ +(V ₂ -V ₃) X	1530 / 1710	r ₁₈₅	30		
	1	0	1	1	1	0	1	1	V _{187'}	V ₃ +(V ₂ -V ₃) X	1560 / 1710	r ₁₈₆	30		
	1	0	1	1	1	1	0	0	V _{188'}	V ₃ +(V ₂ -V ₃) X	1590 / 1710	r ₁₈₇	30		
	1	0	1	1	1	1	0	1	V _{189'}	V ₃ +(V ₂ -V ₃) X	1620 / 1710	r ₁₈₈	30		
	1	0	1	1	1	1	1	0	V _{190'}	V ₃ +(V ₂ -V ₃) X	1650 / 1710	r ₁₈₉	30		
	1	0	1	1	1	1	1	1	V _{191'}	V ₃ +(V ₂ -V ₃) X	1680 / 1710	r ₁₉₀	30		

★

Figure 5-2. Relationship between Input Data and Output Voltage (4/4)

$$V_{DD2} - 0.2 \text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 \geq 0.5 V_{DD2} + 0.5 \text{ V}, \text{ POL21/22} = \text{L}$$

Input data										Output voltage			rn		(Ω)
Dx7	Dx6	Dx5	Dx4	Dx3	Dx2	Dx1	Dx0			V192'	V2		r191		30
C0H	1	1	0	0	0	0	0	0	0	V192'	V2		r191		30
C1H	1	1	0	0	0	0	0	1	1	V193'	V2+(V1-V2) X	30 / 1966	r192		30
C2H	1	1	0	0	0	0	1	0	0	V194'	V2+(V1-V2) X	60 / 1966	r193		30
C3H	1	1	0	0	0	0	1	1	1	V195'	V2+(V1-V2) X	90 / 1966	r194		32
C4H	1	1	0	0	0	1	0	0	0	V196'	V2+(V1-V2) X	122 / 1966	r195		32
C5H	1	1	0	0	0	1	0	1	1	V197'	V2+(V1-V2) X	154 / 1966	r196		32
C6H	1	1	0	0	0	1	1	0	0	V198'	V2+(V1-V2) X	186 / 1966	r197		32
C7H	1	1	0	0	0	1	1	1	1	V199'	V2+(V1-V2) X	218 / 1966	r198		32
C8H	1	1	0	0	1	0	0	0	0	V200'	V2+(V1-V2) X	250 / 1966	r199		32
C9H	1	1	0	0	1	0	0	1	1	V201'	V2+(V1-V2) X	282 / 1966	r200		32
CAH	1	1	0	0	1	0	1	0	0	V202'	V2+(V1-V2) X	314 / 1966	r201		34
CBH	1	1	0	0	1	0	1	1	1	V203'	V2+(V1-V2) X	348 / 1966	r202		34
CCH	1	1	0	0	1	1	0	0	0	V204'	V2+(V1-V2) X	382 / 1966	r203		34
CDH	1	1	0	0	1	1	0	1	1	V205'	V2+(V1-V2) X	416 / 1966	r204		34
CEH	1	1	0	0	1	1	1	0	0	V206'	V2+(V1-V2) X	450 / 1966	r205		34
CFH	1	1	0	0	1	1	1	1	1	V207'	V2+(V1-V2) X	484 / 1966	r206		34
D0H	1	1	0	1	0	0	0	0	0	V208'	V2+(V1-V2) X	518 / 1966	r207		36
D1H	1	1	0	1	0	0	0	1	1	V209'	V2+(V1-V2) X	554 / 1966	r208		36
D2H	1	1	0	1	0	0	1	0	0	V210'	V2+(V1-V2) X	590 / 1966	r209		36
D3H	1	1	0	1	0	0	1	1	1	V211'	V2+(V1-V2) X	626 / 1966	r210		36
D4H	1	1	0	1	0	1	0	0	0	V212'	V2+(V1-V2) X	662 / 1966	r211		36
D5H	1	1	0	1	0	1	0	1	1	V213'	V2+(V1-V2) X	698 / 1966	r212		38
D6H	1	1	0	1	0	1	1	0	0	V214'	V2+(V1-V2) X	736 / 1966	r213		38
D7H	1	1	0	1	0	1	1	1	1	V215'	V2+(V1-V2) X	774 / 1966	r214		38
D8H	1	1	0	1	1	0	0	0	0	V216'	V2+(V1-V2) X	812 / 1966	r215		38
D9H	1	1	0	1	1	0	0	1	1	V217'	V2+(V1-V2) X	850 / 1966	r216		40
DAH	1	1	0	1	1	0	1	0	0	V218'	V2+(V1-V2) X	890 / 1966	r217		40
DBH	1	1	0	1	1	0	1	1	1	V219'	V2+(V1-V2) X	930 / 1966	r218		40
DCH	1	1	0	1	1	1	0	0	0	V220'	V2+(V1-V2) X	970 / 1966	r219		42
DDH	1	1	0	1	1	1	0	1	1	V221'	V2+(V1-V2) X	1012 / 1966	r220		42
DEH	1	1	0	1	1	1	1	0	0	V222'	V2+(V1-V2) X	1054 / 1966	r221		42
DFH	1	1	0	1	1	1	1	1	1	V223'	V2+(V1-V2) X	1096 / 1966	r222		44
E0H	1	1	1	0	0	0	0	0	0	V224'	V2+(V1-V2) X	1140 / 1966	r223		44
E1H	1	1	1	0	0	0	0	1	1	V225'	V2+(V1-V2) X	1184 / 1966	r224		44
E2H	1	1	1	0	0	0	1	0	0	V226'	V2+(V1-V2) X	1228 / 1966	r225		46
E3H	1	1	1	0	0	0	1	1	1	V227'	V2+(V1-V2) X	1274 / 1966	r226		46
E4H	1	1	1	0	0	1	0	0	0	V228'	V2+(V1-V2) X	1320 / 1966	r227		48
E5H	1	1	1	0	0	1	0	1	1	V229'	V2+(V1-V2) X	1368 / 1966	r228		48
E6H	1	1	1	0	0	1	1	0	0	V230'	V2+(V1-V2) X	1416 / 1966	r229		50
E7H	1	1	1	0	0	1	1	1	1	V231'	V2+(V1-V2) X	1466 / 1966	r230		50
E8H	1	1	1	0	1	0	0	0	0	V232'	V2+(V1-V2) X	1516 / 1966	r231		52
E9H	1	1	1	0	1	0	0	1	1	V233'	V2+(V1-V2) X	1568 / 1966	r232		52
EAH	1	1	1	0	1	0	1	0	0	V234'	V2+(V1-V2) X	1620 / 1966	r233		54
EBH	1	1	1	0	1	0	1	1	1	V235'	V2+(V1-V2) X	1674 / 1966	r234		56
ECH	1	1	1	0	1	1	0	0	0	V236'	V2+(V1-V2) X	1730 / 1966	r235		56
EDH	1	1	1	0	1	1	0	1	1	V237'	V2+(V1-V2) X	1786 / 1966	r236		58
EEH	1	1	1	0	1	1	1	0	0	V238'	V2+(V1-V2) X	1844 / 1966	r237		60
EFH	1	1	1	0	1	1	1	1	1	V239'	V2+(V1-V2) X	1904 / 1966	r238		62
F0H	1	1	1	1	0	0	0	0	0	V240'	V1		r239		64
F1H	1	1	1	1	0	0	0	1	1	V241'	V1+(V0-V1) X	64 / 1322	r240		66
F2H	1	1	1	1	0	0	1	0	0	V242'	V1+(V0-V1) X	130 / 1322	r241		68
F3H	1	1	1	1	0	0	1	1	1	V243'	V1+(V0-V1) X	198 / 1322	r242		70
F4H	1	1	1	1	0	1	0	0	0	V244'	V1+(V0-V1) X	268 / 1322	r243		72
F5H	1	1	1	1	0	1	0	1	1	V245'	V1+(V0-V1) X	340 / 1322	r244		76
F6H	1	1	1	1	0	1	1	0	0	V246'	V1+(V0-V1) X	416 / 1322	r245		80
F7H	1	1	1	1	0	1	1	1	1	V247'	V1+(V0-V1) X	496 / 1322	r246		82
F8H	1	1	1	1	1	0	0	0	0	V248'	V1+(V0-V1) X	578 / 1322	r247		86
F9H	1	1	1	1	1	0	0	1	1	V249'	V1+(V0-V1) X	664 / 1322	r248		92
FAH	1	1	1	1	1	0	1	0	0	V250'	V1+(V0-V1) X	756 / 1322	r249		98
FBH	1	1	1	1	1	0	1	1	1	V251'	V1+(V0-V1) X	854 / 1322	r250		104
FCH	1	1	1	1	1	1	0	0	0	V252'	V1+(V0-V1) X	958 / 1322	r251		112
FDH	1	1	1	1	1	1	0	1	1	V253'	V1+(V0-V1) X	1070 / 1322	r252		120
FEH	1	1	1	1	1	1	1	0	0	V254'	V1+(V0-V1) X	1190 / 1322	r253		132
FFH	1	1	1	1	1	1	1	1	1	V255'	V0		TOTAL		10280

★

Figure 5-3. Relationship between Input Data and Output Voltage (1/4)

0.5 V_{DD2}–0.5 V ≥ V₈ > V₉ > V₁₀ > V₁₁ > V₁₂ > V₁₃ > V₁₄ > V₁₅ ≥ V_{SS2}+0.2 V, POL21/22 = L

V₈ V₀''	V₉ r₀ r₁ r₂ r₃ r₄
--	---

★

Figure 5-3. Relationship between Input Data and Output Voltage (2/4)

0.5 V_{DD2}–0.5 V ≥ V₈ > V₉ > V₁₀ > V₁₁ > V₁₂ > V₁₃ > V₁₄ > V₁₅ ≥ V_{SS2}+0.2 V, POL21/22 = L

		Input data								Output voltage			
		Dx7	Dx6	Dx5	Dx4	Dx3	Dx2	Dx1	Dx0	V ₆₄ "	V ₁₁	r _n	(Ω)
V ₈	→ V ₀ "	40H	0	1	0	0	0	0	0	V ₆₄ "	V ₁₁	r ₆₃	32
V ₉	→ V ₁ "	41H	0	1	0	0	0	0	1	V ₆₅ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₆₄	32
		42H	0	1	0	0	0	1	0	V ₆₆ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₆₅	32
f ₀	→ V ₂ "	43H	0	1	0	0	0	1	1	V ₆₇ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₆₆	32
		44H	0	1	0	0	0	1	0	V ₆₈ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₆₇	32
f ₁	→ V ₃ "	45H	0	1	0	0	0	1	0	V ₆₉ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₆₈	32
		46H	0	1	0	0	0	1	1	V ₇₀ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₆₉	32
f ₂	→ V ₄ "	47H	0	1	0	0	0	1	1	V ₇₁ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₇₀	30
		48H	0	1	0	0	1	0	0	V ₇₂ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₇₁	30
f ₃	→ V ₅ "	49H	0	1	0	0	1	0	0	V ₇₃ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₇₂	30
		4AH	0	1	0	0	1	0	1	V ₇₄ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₇₃	30
f ₄		4BH	0	1	0	0	1	0	1	V ₇₅ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₇₄	30
		4CH	0	1	0	0	1	1	0	V ₇₆ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₇₅	30
		4DH	0	1	0	0	1	1	0	V ₇₇ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₇₆	30
		4EH	0	1	0	0	1	1	1	V ₇₈ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₇₇	30
		4FH	0	1	0	0	1	1	1	V ₇₉ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₇₈	30
f ₂₉		50H	0	1	0	1	0	0	0	V ₈₀ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₇₉	30
f ₃₀	→ V ₃₁ "	51H	0	1	0	1	0	0	0	V ₈₁ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₈₀	28
V ₁₀	→ V ₃₂ "	52H	0	1	0	1	0	0	1	V ₈₂ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₈₁	28
		53H	0	1	0	1	0	0	1	V ₈₃ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₈₂	28
f ₃₁	→ V ₃₃ "	54H	0	1	0	1	0	1	0	V ₈₄ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₈₃	28
		55H	0	1	0	1	0	1	0	V ₈₅ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₈₄	28
f ₃₂		56H	0	1	0	1	0	1	1	V ₈₆ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₈₅	28
		57H	0	1	0	1	0	1	1	V ₈₇ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₈₆	28
		58H	0	1	0	1	1	0	0	V ₈₈ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₈₇	28
		59H	0	1	0	1	1	0	0	V ₈₉ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₈₈	28
		5AH	0	1	0	1	1	0	1	V ₉₀ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₈₉	28
		5BH	0	1	0	1	1	0	1	V ₉₁ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₉₀	28
		5CH	0	1	0	1	1	1	0	V ₉₂ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₉₁	28
		5DH	0	1	0	1	1	1	0	V ₉₃ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₉₂	28
		5EH	0	1	0	1	1	1	1	V ₉₄ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₉₃	26
		5FH	0	1	0	1	1	1	1	V ₉₅ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₉₄	26
		60H	0	1	1	0	0	0	0	V ₉₆ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₉₅	26
		61H	0	1	1	0	0	0	1	V ₉₇ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₉₆	26
		62H	0	1	1	0	0	0	1	V ₉₈ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₉₇	26
		63H	0	1	1	0	0	0	1	V ₉₉ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₉₈	26
		64H	0	1	1	0	0	1	0	V ₁₀₀ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₉₉	26
		65H	0	1	1	0	0	1	0	V ₁₀₁ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₀₀	26
		66H	0	1	1	0	0	1	1	V ₁₀₂ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₀₁	26
V ₁₄	→ V ₂₄₃ "	67H	0	1	1	0	0	1	1	V ₁₀₃ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₀₂	26
		68H	0	1	1	0	0	0	0	V ₁₀₄ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₀₃	26
f ₂₄₁	→ V ₂₄₃ "	69H	0	1	1	0	0	1	0	V ₁₀₅ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₀₄	26
f ₂₄₂	→ V ₂₄₄ "	6AH	0	1	1	0	1	0	1	V ₁₀₆ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₀₅	26
f ₂₄₃	→ V ₂₄₅ "	6BH	0	1	1	0	1	0	1	V ₁₀₇ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₀₆	26
		6CH	0	1	1	0	1	1	0	V ₁₀₈ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₀₇	26
f ₂₄₄		6DH	0	1	1	0	1	1	0	V ₁₀₉ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₀₈	26
		6EH	0	1	1	0	1	1	1	V ₁₁₀ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₀₉	26
		6FH	0	1	1	0	1	1	1	V ₁₁₁ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₁₀	26
		70H	0	1	1	1	0	0	0	V ₁₁₂ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₁₁	26
		71H	0	1	1	1	0	0	1	V ₁₁₃ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₁₂	26
		72H	0	1	1	1	0	0	1	V ₁₁₄ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₁₃	26
		73H	0	1	1	1	0	0	1	V ₁₁₅ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₁₄	26
f ₂₅₂	→ V ₂₅₄ "	74H	0	1	1	1	0	1	0	V ₁₁₆ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₁₅	26
		75H	0	1	1	1	0	1	0	V ₁₁₇ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₁₆	26
V ₁₅	→ V ₂₅₅ "	76H	0	1	1	1	0	1	1	V ₁₁₈ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₁₇	26
		77H	0	1	1	1	0	1	1	V ₁₁₉ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₁₈	26
		78H	0	1	1	1	1	0	0	V ₁₂₀ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₁₉	26
		79H	0	1	1	1	1	0	0	V ₁₂₁ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₂₀	26
		7AH	0	1	1	1	1	0	1	V ₁₂₂ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₂₁	26
		7BH	0	1	1	1	1	0	1	V ₁₂₃ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₂₂	26
		7CH	0	1	1	1	1	1	0	V ₁₂₄ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₂₃	26
		7DH	0	1	1	1	1	1	0	V ₁₂₅ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₂₄	26
		7EH	0	1	1	1	1	1	1	V ₁₂₆ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₂₅	26
		7FH	0	1	1	1	1	1	1	V ₁₂₇ "	V ₁₂ +(V ₁₁ -V ₁₂) X	r ₁₂₆	26

★

Figure 5-3. Relationship between Input Data and Output Voltage (3/4)

0.5 V_{DD2}–0.5 V ≥ V₈ > V₉ > V₁₀ > V₁₁ > V₁₂ > V₁₃ > V₁₄ > V₁₅ ≥ V_{SS2}+0.2 V, POL21/22 = L

Input data										Output voltage			r _n	(Ω)
D _{x7}	D _{x8}	D _{x5}	D _{x4}	D _{x3}	D _{x2}	D _{x1}	D _{x0}			V ₁₂₆ "	V ₁₂			
80H	1	0	0	0	0	0	0			V ₁₂₆ "	V ₁₂		r ₁₂₇	26
81H	1	0	0	0	0	0	1			V ₁₂₉ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1684 / 1710	r ₁₂₈	24
82H	1	0	0	0	0	0	1			V ₁₃₀ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1660 / 1710	r ₁₂₉	26
83H	1	0	0	0	0	0	1			V ₁₃₁ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1634 / 1710	r ₁₃₀	24
84H	1	0	0	0	0	1	0			V ₁₃₂ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1610 / 1710	r ₁₃₁	24
85H	1	0	0	0	0	1	0			V ₁₃₃ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1586 / 1710	r ₁₃₂	24
86H	1	0	0	0	0	1	1			V ₁₃₄ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1562 / 1710	r ₁₃₃	24
87H	1	0	0	0	0	1	1			V ₁₃₅ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1538 / 1710	r ₁₃₄	26
88H	1	0	0	0	1	0	0			V ₁₃₆ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1512 / 1710	r ₁₃₅	26
89H	1	0	0	0	1	0	0			V ₁₃₇ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1486 / 1710	r ₁₃₆	26
8AH	1	0	0	0	1	0	1			V ₁₃₈ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1460 / 1710	r ₁₃₇	26
8BH	1	0	0	0	1	0	1			V ₁₃₉ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1434 / 1710	r ₁₃₈	26
8CH	1	0	0	0	1	1	0			V ₁₄₀ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1408 / 1710	r ₁₃₉	26
8DH	1	0	0	0	1	1	0			V ₁₄₁ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1382 / 1710	r ₁₄₀	26
8EH	1	0	0	0	1	1	1			V ₁₄₂ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1356 / 1710	r ₁₄₁	26
8FH	1	0	0	0	1	1	1			V ₁₄₃ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1330 / 1710	r ₁₄₂	26
90H	1	0	0	1	0	0	0			V ₁₄₄ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1304 / 1710	r ₁₄₃	26
91H	1	0	0	1	0	0	0			V ₁₄₅ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1278 / 1710	r ₁₄₄	26
92H	1	0	0	1	0	0	1			V ₁₄₆ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1252 / 1710	r ₁₄₅	26
93H	1	0	0	1	0	0	1			V ₁₄₇ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1226 / 1710	r ₁₄₆	26
94H	1	0	0	1	0	1	0			V ₁₄₈ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1200 / 1710	r ₁₄₇	26
95H	1	0	0	1	0	1	0			V ₁₄₉ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1174 / 1710	r ₁₄₈	26
96H	1	0	0	1	0	1	1			V ₁₅₀ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1148 / 1710	r ₁₄₉	26
97H	1	0	0	1	0	1	1			V ₁₅₁ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1122 / 1710	r ₁₅₀	26
98H	1	0	0	1	1	0	0			V ₁₅₂ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1096 / 1710	r ₁₅₁	26
99H	1	0	0	1	1	0	0			V ₁₅₃ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1070 / 1710	r ₁₅₂	26
9AH	1	0	0	1	1	0	1			V ₁₅₄ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1044 / 1710	r ₁₅₃	26
9BH	1	0	0	1	1	0	1			V ₁₅₅ "	V ₁₃ +(V ₁₂ -V ₁₃) X	1018 / 1710	r ₁₅₄	26
9CH	1	0	0	1	1	1	0			V ₁₅₆ "	V ₁₃ +(V ₁₂ -V ₁₃) X	992 / 1710	r ₁₅₅	26
9DH	1	0	0	1	1	1	0			V ₁₅₇ "	V ₁₃ +(V ₁₂ -V ₁₃) X	966 / 1710	r ₁₅₆	26
9EH	1	0	0	1	1	1	1			V ₁₅₈ "	V ₁₃ +(V ₁₂ -V ₁₃) X	940 / 1710	r ₁₅₇	26
9FH	1	0	0	1	1	1	1			V ₁₅₉ "	V ₁₃ +(V ₁₂ -V ₁₃) X	914 / 1710	r ₁₅₈	26
A0H	1	0	1	0	0	0	0			V ₁₆₀ "	V ₁₃ +(V ₁₂ -V ₁₃) X	888 / 1710	r ₁₅₉	26
A1H	1	0	1	0	0	0	0			V ₁₆₁ "	V ₁₃ +(V ₁₂ -V ₁₃) X	862 / 1710	r ₁₆₀	26
A2H	1	0	1	0	0	0	1			V ₁₆₂ "	V ₁₃ +(V ₁₂ -V ₁₃) X	836 / 1710	r ₁₆₁	26
A3H	1	0	1	0	0	0	1			V ₁₆₃ "	V ₁₃ +(V ₁₂ -V ₁₃) X	810 / 1710	r ₁₆₂	26
A4H	1	0	1	0	0	1	0			V ₁₆₄ "	V ₁₃ +(V ₁₂ -V ₁₃) X	784 / 1710	r ₁₆₃	26
A5H	1	0	1	0	0	1	0			V ₁₆₅ "	V ₁₃ +(V ₁₂ -V ₁₃) X	758 / 1710	r ₁₆₄	26
A6H	1	0	1	0	0	1	1			V ₁₆₆ "	V ₁₃ +(V ₁₂ -V ₁₃) X	732 / 1710	r ₁₆₅	26
A7H	1	0	1	0	0	1	1			V ₁₆₇ "	V ₁₃ +(V ₁₂ -V ₁₃) X	706 / 1710	r ₁₆₆	26
A8H	1	0	1	0	1	0	0			V ₁₆₈ "	V ₁₃ +(V ₁₂ -V ₁₃) X	680 / 1710	r ₁₆₇	26
A9H	1	0	1	0	1	0	0			V ₁₆₉ "	V ₁₃ +(V ₁₂ -V ₁₃) X	654 / 1710	r ₁₆₈	26
AAH	1	0	1	0	1	0	1			V ₁₇₀ "	V ₁₃ +(V ₁₂ -V ₁₃) X	628 / 1710	r ₁₆₉	26
ABH	1	0	1	0	1	0	1			V ₁₇₁ "	V ₁₃ +(V ₁₂ -V ₁₃) X	602 / 1710	r ₁₇₀	28
ACH	1	0	1	0	1	1	0			V ₁₇₂ "	V ₁₃ +(V ₁₂ -V ₁₃) X	574 / 1710	r ₁₇₁	28
ADH	1	0	1	0	1	1	0			V ₁₇₃ "	V ₁₃ +(V ₁₂ -V ₁₃) X	546 / 1710	r ₁₇₂	28
AEH	1	0	1	0	1	1	1			V ₁₇₄ "	V ₁₃ +(V ₁₂ -V ₁₃) X	518 / 1710	r ₁₇₃	28
AFH	1	0	1	0	1	1	1			V ₁₇₅ "	V ₁₃ +(V ₁₂ -V ₁₃) X	490 / 1710	r ₁₇₄	28
B0H	1	0	1	1	0	0	0			V ₁₇₆ "	V ₁₃ +(V ₁₂ -V ₁₃) X	462 / 1710	r ₁₇₅	28
B1H	1	0	1	1	0	0	0			V ₁₇₇ "	V ₁₃ +(V ₁₂ -V ₁₃) X	434 / 1710	r ₁₇₆	28
B2H	1	0	1	1	0	0	1			V ₁₇₈ "	V ₁₃ +(V ₁₂ -V ₁₃) X	406 / 1710	r ₁₇₇	28
B3H	1	0	1	1	0	0	1			V ₁₇₉ "	V ₁₃ +(V ₁₂ -V ₁₃) X	378 / 1710	r ₁₇₈	28
B4H	1	0	1	1	0	1	0			V ₁₈₀ "	V ₁₃ +(V ₁₂ -V ₁₃) X	350 / 1710	r ₁₇₉	28
B5H	1	0	1	1	0	1	0			V ₁₈₁ "	V ₁₃ +(V ₁₂ -V ₁₃) X	322 / 1710	r ₁₈₀	28
B6H	1	0	1	1	0	1	1			V ₁₈₂ "	V ₁₃ +(V ₁₂ -V ₁₃) X	294 / 1710	r ₁₈₁	28
B7H	1	0	1	1	0	1	1			V ₁₈₃ "	V ₁₃ +(V ₁₂ -V ₁₃) X	266 / 1710	r ₁₈₂	28
B8H	1	0	1	1	1	0	0			V ₁₈₄ "	V ₁₃ +(V ₁₂ -V ₁₃) X	238 / 1710	r ₁₈₃	28
B9H	1	0	1	1	1	0	0			V ₁₈₅ "	V ₁₃ +(V ₁₂ -V ₁₃) X	210 / 1710	r ₁₈₄	30
BAH	1	0	1	1	1	0	1			V ₁₈₆ "	V ₁₃ +(V ₁₂ -V ₁₃) X	180 / 1710	r ₁₈₅	30
BBH	1	0	1	1	1	0	1			V ₁₈₇ "	V ₁₃ +(V ₁₂ -V ₁₃) X	150 / 1710	r ₁₈₆	30
BCH	1	0	1	1	1	1	0			V ₁₈₈ "	V ₁₃ +(V ₁₂ -V ₁₃) X	120 / 1710	r ₁₈₇	30
BDH	1	0	1	1	1	1	0			V ₁₈₉ "	V ₁₃ +(V ₁₂ -V ₁₃) X	90 / 1710	r ₁₈₈	30
BEH	1	0	1	1	1	1	1			V ₁₉₀ "	V ₁₃ +(V ₁₂ -V ₁₃) X	60 / 1710	r ₁₈₉	30
BFH	1	0	1	1	1	1	1			V ₁₉₁ "	V ₁₃ +(V ₁₂ -V ₁₃) X	30 / 1710	r ₁₉₀	30

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format: 8 bits x 2 RGBs (6 dots)

Input width: 48 bits (2-pixel data)

(1) R,/L = H (Right shift)

Output	S ₁	S ₂	S ₃	S ₄	...	S ₃₈₃	S ₃₈₄
Data	D ₀₀ to D ₀₇	D ₁₀ to D ₁₇	D ₂₀ to D ₂₇	D ₃₀ to D ₃₇	...	D ₄₀ to D ₄₇	D ₅₀ to D ₅₇

(2) R,/L = L (Left shift)

Output	S ₁	S ₂	S ₃	S ₄	...	S ₃₈₃	S ₃₈₄
Data	D ₀₀ to D ₀₇	D ₁₀ to D ₁₇	D ₂₀ to D ₂₇	D ₃₀ to D ₃₇	...	D ₄₀ to D ₄₇	D ₅₀ to D ₅₇

POL	S _{2n-1} ^{Note}	S _{2n} ^{Note}
L	V ₀ to V ₇	V ₈ to V ₁₅
H	V ₈ to V ₁₅	V ₀ to V ₇

Note S_{2n-1} (Odd output), S_{2n} (Even output), n = 1, 2, ..., 192.

7. RELATIONSHIP BETWEEN MODE, STB, SRC, ORC, POL, AND OUTPUT WAVEFORM


When the MODE pin is high level or left open and STB is high level, all outputs are reset (shorted) and the gray-scale voltage is output to LCD in synchronization with the falling edge of STB.

When the MODE pin is low level and STB is high level, all outputs became Hi-Z and the gray-scale voltage is output to the LCD in synchronization with the falling edge of STB.


Also, setting the SRC pin to high level allows the bias current value of the output amplifier to rise temporarily, and setting the ORC pin to high level allows the output resistance value of the amplifier to lower temporarily.

For the timing and the processing of STB, SRC, or ORC during a high-level period, We recommend a thorough evaluation of the LCD panel specifications in advance.

(1) When MODE is high level or left open



(2) When MODE is low level



8. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

Parameter	Symbol	Ratings	Unit
Logic part supply voltage	V_{DD1}	-0.5 to +4.0	V
Driver part supply voltage	V_{DD2}	-0.5 to +17.0	V
Logic part input voltage	V_{I1}	-0.5 to $V_{DD1} + 0.5$	V
Driver part input voltage	V_{I2}	-0.5 to $V_{DD2} + 0.5$	V
Logic part output voltage	V_{O1}	-0.5 to $V_{DD1} + 0.5$	V
Driver part output voltage	V_{O2}	-0.5 to $V_{DD2} + 0.5$	V
Operating ambient temperature	T_A	-10 to +75	°C
Storage temperature	T_{stg}	-55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ($T_A = -10$ to $+75^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

	Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
★	Logic part supply voltage	V_{DD1}		2.5		3.4	V
★	Driver part supply voltage	V_{DD2}	$V_{SEL} = H$	12.5	13.0	13.5	V
			$V_{SEL} = L$ or open	14.5	15.0	15.5	
	High-level input voltage	V_{IH}		$0.7 V_{DD1}$		V_{DD1}	V
	Low-level input voltage	V_{IL}		0		$0.3 V_{DD1}$	V
★	γ -corrected voltage	V_0 to V_7		$0.5 V_{DD2} + 0.5$		$V_{DD2} - 0.2$	V
		V_8 to V_{15}		0.2		$0.5 V_{DD2} - 0.5$	V
	Driver part output voltage	V_O		0.2		$V_{DD2} - 0.2$	V
★	Clock frequency	f_{CLK}	$2.5\text{ V} \leq V_{DD1} \leq 3.0\text{ V}$			55	MHz
			$3.0\text{ V} \leq V_{DD1} \leq 3.4\text{ V}$			70	MHz

★ **Electrical Characteristics ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 2.5$ to 3.4 V, $V_{DD2} = 12.5$ to 15.5 V, $V_{SS1} = V_{SS2} = 0$ V)**

	Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
	Input leakage current	I _{IL}				±1.0	μA	
	High-level output voltage	V _{OH}	STHR (STHL), I _{OH} = 0 mA	V _{DD1} −0.1			V	
	Low-level output voltage	V _{OL}	STHR (STHL), I _{OL} = 0 mA			0.1	V	
★	γ-corrected power supply static current consumption	I _γ	V _{DD2} = 15.0 V	V ₀ , V ₈	340	681	1020	mA
			V ₀ to V ₇ = V ₈ to V ₁₅ = 7.0 V	V ₇ , V ₁₅	−1020	−681	−340	mA
★	Driver output current	I _{VOH}	V _X = 12 V, V _{OUT} = 11 V ^{Note}			−0.40	mA	
		I _{VOL}	V _X = 1 V, V _{OUT} = 2 V ^{Note}	0.65			mA	
★	Output voltage deviation	ΔV _O	T _A = 25°C V _{SS2} + 1.0 V to V _{DD2} − 1.0 V		±10	±20	mV	
★	Output swing voltage difference deviation	ΔV _{P-P1}	V _{DD1} = 3.3 V V _{DD2} = 15.0 V	V _{OUT} = 7.0 to 8.0 V ^{Note}		±5	±10	mV
		ΔV _{P-P2}	T _A = 25°C	V _{OUT} = 4.0 to 11.0 V ^{Note}		±7	±15	mV
		ΔV _{P-P3}	V _{OUT} = 1.0 to 14.0 V ^{Note}		±10	±20	mV	
★	Logic part dynamic current consumption	I _{DD1}	V _{DD1}		1.3	10	mA	
★	Driver part dynamic current consumption	I _{DD2}	V _{DD2} , with no load		12	30	mA	

Note V_X refers to the output voltage of analog output pins S_1 to S_{384} .

V_{OUT} refers to the voltage applied to analog output pins S_1 to S_{384} .

Cautions 1. $f_{STB} = 64$ kHz, $f_{CLK} = 54$ MHz


2. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
3. Refers to the current consumption per driver when cascades are connected under the assumption of SXGA single-sided mounting (10 units).

★ Switching Characteristics (T_A = −10 to +75°C, V_{DD1} = 2.5 to 3.4 V, V_{DD2} = 12.5 to 15.5 V, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start pulse delay time	t _{PLH1}	C _L = 15 pF			12	ns
★ Driver output delay time	t _{PLH2} Note	C _L = 100 pF, R _L = 10 kΩ			5	μs
	t _{PLH3} Note				10	μs
	t _{PHL2} Note				5	μs
	t _{PHL3} Note				10	μs
Input capacitance	C _{i1}	logic input, except STHR (STHL), T _A = 25°C		5	10	pF
	C _{i2}	STHR (STHL), T _A = 25°C		10	15	pF

Note t_{PLH2}, t_{PHL2} refer to the arrival time from falling edge of STB to target voltage ±10%
t_{PLH3}, t_{PHL3} refer to the arrival time from falling edge of STB to target voltage ±0.02 V (condition: V_O = 3.0 V
↔12.0 V)

★ Test Condition




★ Timing Requirements ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 2.5$ to 3.4 V, $V_{SS1} = 0$ V, $t_r = t_f = 5.0$ ns)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
★ Clock pulse width	PW_{CLK}	$2.5\text{ V} \leq V_{DD1} \leq 3.0\text{ V}$	18			ns
		$3.0\text{ V} \leq V_{DD1} \leq 3.4\text{ V}$	14			
★ Clock pulse high period	$PW_{CLK(H)}$	$2.5\text{ V} \leq V_{DD1} \leq 3.0\text{ V}$	6			ns
		$3.0\text{ V} \leq V_{DD1} \leq 3.4\text{ V}$	4			
Clock pulse low period	$PW_{CLK(L)}$		4			ns
Data setup time	t_{SETUP1}		0			ns
Data hold time	t_{HOLD1}		4			ns
Start pulse setup time	t_{SETUP2}		0			ns
Start pulse hold time	t_{HOLD2}		4			ns
POL21/22 setup time	t_{SETUP3}		0			ns
POL21/22 hold time	t_{HOLD3}		4			ns
★ STB pulse width	PW_{STB}		1.0			μs
Last data timing	t_{LDT}		2			CLK
CLK-STB time	$t_{CLK-STB}$	CLK $\uparrow \rightarrow$ STB $\uparrow$	4			ns
STB-CLK time	$t_{STB-CLK}$	STB $\uparrow \rightarrow$ CLK $\uparrow$	4			ns
Time between STB and start pulse	$t_{STB-STH}$	STB $\uparrow \rightarrow$ STHR (STHL) $\uparrow$	2			CLK
POL-STB time	$t_{POL-STB}$	POL $\uparrow$ or $\downarrow \rightarrow$ STB $\uparrow$	4			ns
STB-POL time	$t_{STB-POL}$	STB $\downarrow \rightarrow$ POL $\downarrow$ or $\uparrow$	4			ns
STB-SRC time	$t_{STB-SRC}$	STB $\uparrow \rightarrow$ SRC $\uparrow$	0			ns
STB-ORC time	$t_{STB-ORC}$	STB $\downarrow \rightarrow$ ORC $\uparrow$	0			ns

★ **Remark** Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 V_{DD1}$, $V_{IL} = 0.3 V_{DD1}$.

★ (2) R_L/L = H, MODE = L

Unless otherwise specified, V_{HI}, V_{IL} are defined to be V_{HI} = 0.7 V_{DD1}, V_{IL} = 0.3 V_{DD1} (Numbers clock and display data are example when in SXGA).



9. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for mounting conditions of the μ PD16721.

For more details, refer to the **Semiconductor Device Mounting Technology Manual (C10535E)**.

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

μ PD16721N-xxx: TCP (TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 sec, pressure 100g (per solder).
	ACF (Adhesive Conductive Film)	Temporaly bonding 70 to 100°C, pressure 3 to 8 kg/cm ² , time 3 to 5 sec. Real bonding 165 to 180°C, pressure 25 to 45 kg/cm ² , time 30 to 40 sec (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd).

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E)

Quality Grades On NEC Semiconductor Devices (C11531E)

- **The information in this document is current as of February, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).