To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

   “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

   “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

   “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

RENESAS

MOS INTEGRATED CIRCUIT

μPD16654

150/154 OUTPUT TFT-LCD GATE DRIVE

The μPD16654 is a TFT-LCD gate driver. Because this gate driver has a level shift circuit for logic input, it can output a high gate scanning voltage in response to a CMOS-level input.

Moreover, it can also drive both the XGA/SXGA panel (154 outputs) and SVGA panel (150 outputs) by changing the number of outputs over between 150 and 154.

FEATURES

- High breakdown voltage output (ON/OFF range: V_{DD2}-V_{EE2} = 40 V MAX.)
- 3.3 V CMOS level input
- Number of output select function (150/154 outputs)

ORDERING INFORMATION

Part Number	Package
μPD16654N-×××	TCP (TAB package)

The TCP's external shape is customized. To order your TCP's external shape, please contact an NEC salesperson.

Document No. S11647EJ1V0DS00 (1st edition)
Date Published May 1998 N CP(K)
Printed in Japan

1. BLOCK DIAGRAM



LS (level shifter): Interfaces between 3.3 V CMOS level and V_{DD2}-V_{EE1} level.

2. PIN CONFIGURATION (μPD16654N-xxx)



Caution This figure does not specify the TCP package.

3. PIN FUNCTIONS

Pin Symbol	Pin Name	Description
O_1 to O_{154}	Driver output pins	Scan signal output pins that drive the gate electrode of a TFT-LCD. The status of each output pin changes in synchronization with the rising edge of shift clock CLK. The output voltage of the driver is V_{DD2} to V_{EE2}.
STVR STVL	Start pulse input/output pin	Input/output pin of the internal shift register. Start pulse signal is read at the rising edge of shift clock CLK and a scan signal is output from the driver output pin. The interface of this terminal is CMOS of 3.3 V. When O_{sel} signal is Low level, start pulse goes up to high level at the 154th falling edge of shift clock CLK and goes down to low level at the 155th falling edge. And when O_{sel} signal is High level, start pulse goes up to high level at the 150th falling edge of shift clock CLK and goes down to low level at the 151st falling edge. The output level is V_{CC}-V_{SS} (logic level).
CLK	Shift clock input	Shift clock input for the internal shift register. The contents of internal shift register is shifted at the rising edge of CLK.
R/$\overline{L}$	Shift direction switching input	Shift direction switching input pin of the internal shift register. R/L = H (right shift) : STVR → O_1 → O_2 ⋯ O_{153} → O_{154} → STVL R/L = L (left shift) STVL → O_{154} → O_{153} ⋯ O_2 → O_1 → STVR
O_{E1} O_{E2} O_{E3}	Enable input	This pin fixes the driver output to the L level when it is high. However, the shift register is not cleared. And, output enable actuation is asynchronous in the clock. And, refer to “RELATIONS OF ENABLE INPUT AND OUTPUT TERMINAL“.
O_{sel}	Number of output select input	Selects the number of outputs. O_{sel} = L : 154 outputs (SVGA) O_{sel} = H: 150 outputs (VGA, XGA, SXGA) When O_{sel} = H (150 outputs), O_{76} through O_{79} outputs of the shift register are fixed to the V_{EE2} level. Fix this pin to V_{CC} (V_{DD2}) or V_{SS} (V_{EE1}) on TCP.
V_{DD2}	Positive power supply for driver	Shared with internal logic and driver
V_{CC}	Reference power supply	3.3 V ± 0.3 V. Reference power supply for level shifter: LS
V_{SS}	Ground (GND)	Connect this pin to the system ground.
V_{EE1}	Negative power supply for internal logic	Negative power supply for internal logic
V_{EE2}	Negative power supply for driver	Negative power supply for driver

Caution 1. Power ON/OFF sequence

To prevent the μPD16654 from damage due to latch up, turn on power in the order V_{CC} → V_{EE1}, V_{EE2} and V_{DD2} → logic input. Turn off power in the reverse order. Observe these power sequences even during transition period.

Caution 2. Inserting bypass capacitor

Because the internal logic operates at a high voltage (V_{DD2}-V_{EE1}), insert a bypass capacitor of about 0.1 μF between the respective power pins as shown below to secure the noise margin of V_{IH} and V_{IL}.



Do not input a switching signal to the O_{sel} pin that selects the number of outputs. Connect this pin to V_{CC} or V_{SS} (V_{EE1}).

4. RELATIONS OF ENABLE INPUT AND OUTPUT TERMINAL

Switching is possible for 154/150 with μPD16654 by the O_{sel} terminal. And, the output terminal which can be controlled by the enable signal changes as follows along with this function.

154 out TCP		150 out Mode	
154 out Mode (O_{sel} = L)	150 out Mode (O_{sel} = H)	154 out Mode (O_{sel} = L)	150 out Mode (O_{sel} = H)
O_1 (O_{E1})	O_1 (O_{E1})	O_1 (O_{E1})	O_1 (O_{E1})
O_2 (O_{E2})	O_2 (O_{E2})	O_2 (O_{E2})	O_2 (O_{E2})
O_3 (O_{E3})	O_3 (O_{E3})	O_3 (O_{E3})	O_3 (O_{E3})
O_4 (O_{E1})	O_4 (O_{E1})	O_4 (O_{E1})	O_4 (O_{E1})
O_5 (O_{E2})	O_5 (O_{E2})	O_5 (O_{E2})	O_5 (O_{E2})
O_6 (O_{E3})	O_6 (O_{E3})	O_6 (O_{E3})	O_6 (O_{E3})
• • •	• • •	• • •	• • •
O_{72} (O_{E3})	O_{72} (O_{E3})	O_{72} (O_{E3})	O_{72} (O_{E3})
O_{73} (O_{E1})	O_{73} (O_{E1})	O_{73} (O_{E1})	O_{73} (O_{E1})
O_{74} (O_{E2})	O_{74} (O_{E2})	O_{74} (O_{E2})	O_{74} (O_{E2})
O_{75} (O_{E3})	O_{75} (O_{E3})	O_{75} (O_{E3})	O_{75} (O_{E3})
O_{76} (O_{E1})	V_{out} = V_{EE2}		
O_{77} (O_{E2})	V_{out} = V_{EE2}		
O_{78} (O_{E3})	V_{out} = V_{EE2}		
O_{79} (O_{E1})	V_{out} = V_{EE2}		
O_{80} (O_{E2})	O_{80} (O_{E1})	O_{80} (O_{E2})	O_{80} (O_{E1})
O_{81} (O_{E3})	O_{81} (O_{E2})	O_{81} (O_{E3})	O_{81} (O_{E2})
O_{82} (O_{E1})	O_{82} (O_{E3})	O_{82} (O_{E1})	O_{82} (O_{E3})
• • •	• • •	• • •	• • •
O_{150} (O_{E3})	O_{150} (O_{E2})	O_{150} (O_{E3})	O_{150} (O_{E2})
O_{151} (O_{E1})	O_{151} (O_{E3})	O_{151} (O_{E1})	O_{151} (O_{E3})
O_{152} (O_{E2})	O_{152} (O_{E1})	O_{152} (O_{E2})	O_{152} (O_{E1})
O_{153} (O_{E3})	O_{153} (O_{E2})	O_{153} (O_{E3})	O_{153} (O_{E2})
O_{154} (O_{E1})	O_{154} (O_{E3})	O_{154} (O_{E1})	O_{154} (O_{E3})

5. TIMING CHART

(1) 154 outputs, R/$\overline{L}$ = H O_{sel} = L



(2) 150 outputs, R/$\overline{L}$ = H O_{sel} = H



O_{76} to O_{79} is L (V_{EE2}) level fixation (150 output).

6. ELECTRIC SPECIFICATION

Absolute Maximum Ratings (T_A = 25°C, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Rating	Unit
Supply Voltage	V_{DD2}	–0.5 to +28	V
Supply Voltage	V_{CC}	–0.5 to +7.0	V
Supply Voltage	V_{DD2}-$V_{EE1/2}$	–0.5 to 42	V
Supply Voltage	V_{EE1}	–16.5 to +0.5	V
Supply Voltage	V_{EE2}	V_{EE1} – 0.5 to +0.5	V
Input Voltage	V_I	–0.5 to V_{CC} + 0.5	V
Input Current	I_I	±10	mA
Output Current	I_O	±10	mA
Operating Temperature Range	T_A	–20 to +70	°C
Storage Temperature Range	T_{stg}	–55 to +125	°C

Recommended Operating Condition (T_A = –20 to +80°C, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply Voltage	V_{DD2}	17		25	V
Supply Voltage	V_{EE1}	–15		–5.0	V
Supply Voltage	V_{EE2}	V_{EE1}		V_{EE1} + 6.0	V
Supply Voltage	V_{DD2} – V_{EE1}	22		40	V
Supply Voltage	V_{CC}	3.0	3.3	3.6	V

Electrical Specifications (T_A = –20 to +70°C, V_{DD1} = 25 V, V_{DD2} = 3.3 V ± 0.3 V, V_{EE1} = V_{EE2} = –15 V, V_{SS} = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input voltage, high	V_{IH}	CLK, STVR (STVL), R/L, O_{sel}, O_{E1}-O_{E3}	0.8 V_{CC}		V_{CC}	V
Input voltage, low	V_{IL}		V_{SS}		0.2 V_{CC}	V
Output voltage, high	V_{OH}	STVR (STVL), I_{OH} = –40 μA	V_{CC} – 0.4[Note]		V_{CC}[Note]	V
Output voltage, low	V_{OL}	STVR (STVL), I_{OL} = +40 μA	V_{SS}[Note]		V_{SS} + 0.4[Note]	V
Output current, high	I_{nOH}	On, Vn = V_{DD2} – 1.0 V			–1.0	mA
Output current, low	I_{nOL}	On, Vn = V_{EE2} + 1.0 V	1.0			mA
Output ON resistance	R_{on}	Vn = V_{EE2} + 1.0 V or V_{DD2} – 1.0 V			1.0	kΩ
Input leakage current	I_{IL}	V_I = 0 V or 3.6 V			±1.0	μA
Dynamic current	I_{DD2}	V_{DD2}, f_{CLK} = 30 kHz, no loads			400	μA
	I_{CC}	V_{CC1}, f_{CLK} = 30 kHz, no loads			600	μA
	I_{EE}	I_{EE1} + I_{EE2}, f_{CLK} = 30 kHz, no loads			800	μA

Note The cascade output is at the driver level (V_{CC}-V_{SS}).

Switching Characteristics (T_A = –20 to +70°C, V_{DD1} = 25 V, V_{DD2} = 3.3 V ± 0.3 V, V_{EE1} = V_{EE2} = –15 V, V_{SS} = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Cascade output delay time	t_{PHL1}	C_L = 20 pF			800	ns
	t_{PLH1}	CLK → STVL (STVR)			800	ns
Driver output delay time 1	t_{PHL2}	C_L = 300 pF			500	ns
	t_{PLH2}	CLK → On			500	ns
Driver output delay time 2	t_{PHL3}	C_L = 300 pF			500	ns
	t_{PLH3}	O_{En} → On			500	ns
Output rise time	t_{TLH}	C_L = 300 pF			450	ns
Output fall time	t_{THL}				450	ns
Input capacitance	C_I	T_A = 25°C			15	pF
Maximum clock frequency	$f_{max.}$	When connected in cascade	500			kHz

Timing Requirement (T_A = –20 to +70°C, V_{DD1} = 25 V, V_{DD2} = 3.3 V ± 0.3 V, V_{EE1} = V_{EE2} = –15 V, V_{SS} = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Low Period	$PW_{CLK(H)}$		500			ns
Clock Pulse High Period	$PW_{CLK(L)}$		500			ns
Enable Pulse low period	PW_{OE}		1.0			μs
Data Setup Time	t_{SETUP}	STVR (STVL) ↑ → CLK ↑	200			ns
Data Hold Time	t_{HOLD}	CLK ↑ → STVR (STVL) ↓	200			ns

The rise and fall times of logic input must be t_r = t_f = 20 ns (10% to 90%).

7. SWITCHING CHARACTERISTICS WAVEFORM (R/$\overline{L}$ = H)



8. RECOMMENDED MOUNTING CONDITIONS

When mounting this product, please make sure that the following recommended conditions are satisfied.

For packaging methods and conditions other than those recommended below, please contact NEC sales personnel.

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 sec; pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C; pressure 3 to 8 kg/cm^2; time 3 to 5 sec. Real bonding 165 to 180°C; pressure 25 to 45 kg/cm^2, time 30 to 40 secs. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

Reference

NEC Semiconductor Device Reliability/Quality Control System (C10983E)

Quality Grades to NEC's Semiconductor Devices (C11531E)

[MEMO]

[MEMO]

[MEMO]

M4 96.5