Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.





MOS INTEGRATED CIRCUIT

 μ PD16637

384 OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64 GRAY SCALES)

The μ PD16637 is a source driver for TFT-LCDs capable of dealing with displays with 64 gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules. Because the output dynamic range is as large as 12.3 V_{P-P}, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequency of 55 MHz when driving at 3.0 V, this driver is applicable to XGA-standard TFT-LCD panels.

FEATURES

- · Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- Output dynamic range 12.3 VP-P min. (@ VDD2 = 12.5 V)
- Power supply voltage of driver part = VDD2 = 13.0 ±0.5 V
- · CMOS level input
- Input of 6 bits (gradation data) by 6 dots
- High-speed data transfer: fmax. = 55 MHz (internal data transfer speed when operating at 3.0 V)
- Display data inversion function (POL2 terminal.)
- 384 outputs
- Single bank arrangement is possible (loaded with slim TCP)


ORDERING INFORMATION

Part Number	Package
μPD16637N-×××	TCP (TAB package)

The TCP's external shape is customized. To order your TCP's external shape, please contact an NEC salesperson.




1. BLOCK DIAGRAM





2. PIN CONFIGURATION (μ PD16637N- $\times\times\times$)




Remark This figure does not specify the TCP package.

It is possible to reduce a number of input lead by wiring POL2 terminal to V_{SS2} on TCP if data inversion function is not necessary.



3. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



POL	S _{2n-1}	S _{2n}
L	V ₀ to V ₄	V ₅ to V ₉
Н	V ₅ to V ₉	V ₀ to V ₄

 S_{2n-1} (odd output), S_{2n} (even output) $n=1,\,2,\,\cdots\cdots,\,192$





4. PIN FUNCTIONS

Pin Symbol	Pin Name	Description
S ₁ to S ₃₈₄	Driver output	The D/A converted 64-gray-scale analog voltage is output.
D ₀₁ to D ₀₅	Display data input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits)
D ₁₀ to D ₁₅]	by 6 dots (2 pixels).
D ₂₀ to D ₂₅]	Dxo: LSB, Dx5: MSB
D ₃₁ to D ₃₅		
D ₄₀ to D ₄₅		
D50 to D55		
R/L	Shift direction switching input	These refer to the start pulse input/output pins when cascades are connected. The shift direction of the shift registers are as follows. $ R/\bar{L} = H \colon \text{ STHR input, } S_1 \to S_{384}, \text{ STHL output} $ $ R/\bar{L} = L \colon \text{ STHL input, } S_{384} \to S_1, \text{ STHR output} $
STHR	Right shift start pulse input/output	R/L = H: Becomes the start pulse input pin. R/L = L: Becomes the start pulse output pin.
STHL	Left shift start pulse input/output	$R/\overline{L} = H$: Becomes the start pulse input pin. $R/\overline{L} = L$: Becomes the start pulse output pin.
CLK	Shift clock input	Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 64th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. The initial-level driver's 64th clock becomes valid as the next-level driver's start pulse is input. If 66 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch input	The contents of the data register are transferred to the latch at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
LPC	Low power control input	The output buffer constant current source is blocked, reducing current consumption. In lower power mode (LPC = 'H': DC-level input possible), the ordinary static current consumption can be reduced by approx. 50 %. The condition that low power mode can be used is that the load constant is at least $5 \text{ k}\Omega + 100 \text{ pF}$.
POL	Polarity input	POL = L; The S_{2n-1} output uses V_5 to V_9 as the reference supply; and the S_{2n} output uses V_0 to V_4 as the reference supply. POL = H; The S_{2n-1} output uses V_0 to V_4 as the reference supply; and the S_{2n} output uses V_5 to V_9 as the reference supply.
POL2	Data inversion	POL2 = H: Display data is inverted. POL2 = L: Display data is not inverted.
Vo to V9	γ-corrected power supplies	Input the γ -corrected power supplies from outside. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS}$
TEST	Test pin	Set it to 'OPEN'.
V _{DD1}	Logic power supply	3.3 V ±0.3 V
V _{DD2}	Driver power supply	13.0 V ±13.5 V
Vss1	Logic ground	Grounding
	Driver ground	Grounding



- Cautions 1. The power start sequence must be V_{DD1}, logic input, and V_{DD2} & V₀ to V₉ in that order. Reverse this sequence to shut down. (Simultaneous power application to V_{DD2} and V₀ to V₉ is possible.)
 - 2. To stabilize the supply voltage, please be sure to insert a 0.47 μF bypass capacitor between -V_{DD1}-V_{SS1} and V_{DD2}-V_{SS2}. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μF is also advised between the γ-corrected power supply terminals (V₀, V₁, V₂, ..., V₉) and V_{SS2}.



5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

This product incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches. The ladder resistors r_0 to r_{62} are so designed that the ratios between the LCD panel's γ -corrected voltages and Vo' to Vo' and Vo' to Vo' are roughly equal; and their respective resistance values are as shown on page 9. Among the 5-by-2 γ -corrected voltages, input gray scale voltages of the same polarity with respect to the common voltage, for the respective five γ -corrected voltages of Vo to V4 and V5 to V9. If fine gray scale voltage precision is not necessary, the voltage follower circuit supplied to the γ -corrected power supplies V1 to V3 and V6 to V8 can be deleted.

Figure 1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2} , common electrode potential V_{COM} , and γ -corrected voltages V_0 to V_9 and the input data. Be sure to maintain the voltage relationships of $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$. Figures 2-1 and 2-2 show the relationship between the input data and the output data. Table 1 shows the resistance values of the resistor strings.

This driver IC is designed for single-sided mounting. Therefore, please do not use it for γ -corrected power supply level inversion in double-sided mounting.

Because the current flowing through ladder resistors r_0 to r_{62} is small, its use for double-sided mounting impairs the IC's stable operation when the level of the γ -corrected power supply terminal is inverted thus causing display failures.





Figure 1. Relationship Between Input Data and Output Voltage

Figure 2-1. Relationship Between Input Data and Output Voltage: $V_{DD2} > V_0 > V_1 > V_2 > V_3 > V_4 > V_5$

Vo	ro	V ₀ ' V ₁ ' V ₂ ' V ₃ ' V ₄ ' V ₅ ' V ₆ '	
V1	r ₈	V8' → V9'	
V2	r30	→ V ₃₁ ' → V ₃₂ ' → V ₃₃ '	
V ₃	r54 r55 r56 r57 r58 r59 r60 r61	V55' V56' V57' V58' V59' V60' V61' V62'	_
V4	r 62	► V ₆₃ '	
V5	r ₆₂	V63" V62" V61"	

Data	D _{X5}	D _{X4}	Dxз	D _{X2}	D _{X1}	D _{X0}		Output Voltage
00н	0	0	0	0	0	0	Vo'	V ₀
01н	0	0	0	0	0	1	V ₁ '	$V_1 + (V_0 - V_1) \times 4300/5100$
02н	0	0	0	0	1	0	V ₂ '	$V_1 + (V_0 - V_1) \times 3550/5100$
03н	0	0	0	0	1	1	V3'	$V_1 + (V_0 - V_1) \times 2850/5100$
04н 05н	0	0	0	1 1	0 0	0 1	V ₄ ' V ₅ '	$V_1 + (V_0 - V_1) \times 2200/5100$ $V_1 + (V_0 - V_1) \times 1600/5100$
06н	0	0	0	1	1	0	V ₅	$V_1 + (V_0 - V_1) \times 1000/3100$ $V_1 + (V_0 - V_1) \times 1050/5100$
07н	Ö	Ö	Ö	1	1	1	V ₇ '	$V_1 + (V_0 - V_1) \times 500/5100$
08н	0	0	1	0	0	0	Va'	V ₀
09н	0	0	1	0	0	1	V ₉ '	$V_1 + (V_0 - V_1) \times 5200/5700$
0Ан	0	0	1	0	1	0	V ₁₀ '	$V_1 + (V_0 - V_1) \times 4800/5700$
0Вн	0	0	1	0	1	1	V ₁₁ '	$V_1 + (V_0 - V_1) \times 4400/5700$
0Сн	0	0	1 1	1 1	0	0	V ₁₂ '	$V_1 + (V_0 - V_1) \times 4050/5700$
0Dн 0Ен	0	0 0	1	1	0 1	1 0	V ₁₃ ' V ₁₄ '	$V_1 + (V_0 - V_1) \times 3700/5700$ $V_1 + (V_0 - V_1) \times 3350/5700$
0Ен	0	0	1	1	1	1	V ₁₅ '	$V_1 + (V_0 - V_1) \times 3050/5700$
10н	0	1	0	0	0	0	V ₁₆ '	V ₁ + (V ₀ – V ₁) × 2750/5700
11н	Ö	1	Ö	0	0	1	V ₁₇ '	$V_1 + (V_0 - V_1) \times 2450/5700$
12н	0	1	0	0	1	0	V ₁₈ '	$V_1 + (V_0 - V_1) \times 2200/5700$
13н	0	1	0	0	1	1	V ₁₉ '	$V_1 + (V_0 - V_1) \times 1950/5700$
14н	0	1	0	1	0	0	V ₂₀ '	$V_1 + (V_0 - V_1) \times 1700/5700$
15H	0	1 1	0	1 1	0	1	V ₂₁ '	$V_1 + (V_0 - V_1) \times 1500/5700$
16н 17н	0	1	0	1	1 1	0 1	V ₂₂ ' V ₂₃ '	$V_1 + (V_0 - V_1) \times 1300/5700$ $V_1 + (V_0 - V_1) \times 1100/5700$
18 _H	0	1	1	0	0	0	V ₂₄ '	$V_1 + (V_0 - V_1) \times 950/5700$
19н	0	1	1	0	0	1	V 24 V25'	$V_1 + (V_0 - V_1) \times 930/3700$ $V_1 + (V_0 - V_1) \times 800/5700$
1A _H	Ö	1	1	0	1	0	V ₂₆ '	$V_1 + (V_0 - V_1) \times 650/5700$
1Вн	0	1	1	0	1	1	V ₂₇ '	$V_1 + (V_0 - V_1) \times 500/5700$
1Сн	0	1	1	1	0	0	V ₂₈ '	$V_1 + (V_0 - V_1) \times 400/5700$
1D _H	0	1	1	1	0	1	V ₂₉ '	$V_1 + (V_0 - V_1) \times 300/5700$
1Ен 1Fн	0	1 1	1 1	1 1	1 1	0 1	V ₃₀ ' V ₃₁ '	$V_1 + (V_0 - V_1) \times 200/5700$ $V_1 + (V_0 - V_1) \times 100/5700$
20н	1	0	0	0	0	0	V31 V32'	V ₂
21н	1	0	0	0	0	1	V ₃₃ '	V_3 + $(V_2 - V_3) \times 2450/2550$
22н	1	0	0	0	1	0	V34'	V ₃ + (V ₂ - V ₃) × 2350/2550
23н	1	0	0	0	1	1	V35'	$V_3 + (V_2 - V_3) \times 2250/2550$
24н	1	0	0	1	0	0	V36'	$V_3 + (V_2 - V_3) \times 2150/2550$
25н 26н	1	0 0	0	1 1	0 1	1 0	V ₃₇ ' V ₃₈ '	$V_3 + (V_2 - V_3) \times 2050/2550$ $V_3 + (V_2 - V_3) \times 1950/2550$
27н	1	0	0	1	1	1	V 38 V39'	$V_3 + (V_2 - V_3) \times 1950/2550$ $V_3 + (V_2 - V_3) \times 1850/2550$
28н	1	0	1	0	0	0	V ₄₀ '	$V_3 + (V_2 - V_3) \times 1750/2250$
29н	1	0	1	Ö	0	1	V ₄₁ '	$V_3 + (V_2 - V_3) \times 1650/2250$
2Ан	1	0	1	0	1	0	V ₄₂ '	$V_3 + (V_2 - V_3) \times 1550/2250$
2Вн	1	0	1	0	1	1	V ₄₃ '	V_3 + $(V_2 - V_3) \times 1450/2250$
2Сн	1	0	1	1	0	0	V44'	$V_3 + (V_2 - V_3) \times 1350/2250$
2Dн	1	0	1 1	1 1	0 1	1 0	V45'	$V_3 + (V_2 - V_3) \times 1250/2250$
2Ен 2Fн	1	0	1	1	1	1	V ₄₆ ' V ₄₇ '	$V_3 + (V_2 - V_3) \times 1150/2250$ $V_3 + (V_2 - V_3) \times 1050/2250$
30н	1	1	0	0	0	0	V48'	$V_3 + (V_2 - V_3) \times 950/2250$
31н	1	1	0	0	0	1	V ₄₉ '	$V_3 + (V_2 - V_3) \times 850/2250$
32н	1	1	0	0	1	0	V ₅₀ '	$V_3 + (V_2 - V_3) \times 750/2250$
33н	1	1	0	0	1	1	V ₅₁ '	$V_3 + (V_2 - V_3) \times 650/2250$
34н	1	1	0	1	0	0	V ₅₂ '	$V_3 + (V_2 - V_3) \times 550/2250$
35н 36н	1	1	0	1	0	1	V ₅₃ '	$V_3 + (V_2 - V_3) \times 450/2250$
36н 37н	1	1 1	0 0	1 1	1 1	0 1	V ₅₄ ' V ₅₅ '	$V_3 + (V_2 - V_3) \times 300/2250$ $V_3 + (V_2 - V_3) \times 150/2250$
38н	1	1	1	0	0	0	V ₅₆ '	V ₃
39н	1	1	1	0	0	1	V ₅₇ '	$V_4 + (V_3 - V_4) \times 2300/2500$
3Ан 3Вн	1	1 1	1 1	0 0	1 1	0 1	V ₅₈ '	$V_4 + (V_3 - V_4) \times 2100/2500$ $V_4 + (V_2 - V_4) \times 1850/2500$
3Вн 3Сн	1	1	1	1	0	0	V ₅₉ ' V ₆₀ '	$V_4 + (V_3 - V_4) \times 1850/2500$ $V_4 + (V_3 - V_4) \times 1600/2500$
3Dн	1	1	1	1	0	1	V ₆₀	V ₄ + (V ₃ - V ₄) × 1300/2500
3Ен	1	1	1	1	1	0	V62'	V ₄ + (V ₃ – V ₄) × 800/2500
3Fн	1	1	1	1	1	1	V ₆₃ '	V ₄

Figure 2-2. Relationship Between Input Data and Output Voltage: $V_4 > V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2}$



Data	D _{X5}	D _{X4}	Dxз	D _{X2}	D _{X1}	Dxo	Output Voltage				
3Гн	1	1	1	1	1	1	V ₆₃ "	V ₅			
3Ен	1	1	1	1	1	0	V ₆₂ "	$V_6 + (V_5 - V_6) \times 1700/2500$			
3D _H	1	1	1	1	0	1	V ₆₁ "	$V_6 + (V_5 - V_6) \times 1200/2500$			
3Сн 3Вн	1	1 1	1 1	1 0	0 1	0 1	V ₆₀ " V ₅₉ "	$V_6 + (V_5 - V_6) \times 900/2500$ $V_6 + (V_5 - V_6) \times 650/2500$			
3Ан	1	1	1	0	1	0	V 59 V58"	$V_6 + (V_5 - V_6) \times 400/2500$			
39н	1	1	1	0	0	1	V57"	$V_6 + (V_5 - V_6) \times 200/2500$			
38н	1	1	1	0	0	0	V56"	V ₆			
37н	1	1	0	1	1	1	V55"	$V_7 + (V_6 - V_7) \times 2400/2550$			
36н	1	1	0	1	1	0	V54"	$V_7 + (V_6 - V_7) \times 2250/2550$			
35н 34н	1	1 1	0 0	1 1	0 0	1 0	V53" V52"	$V_7 + (V_6 - V_7) \times 2100/2550$ $V_7 + (V_6 - V_7) \times 2000/2550$			
33н	1	1	0	Ö	1	1	V ₅₂ "	$V_7 + (V_6 - V_7) \times 1900/2550$			
32н	1	1	0	0	1	0	V ₅₀ "	$V_7 + (V_6 - V_7) \times 1800/2550$			
31н	1	1	0	0	0	1	V49"	$V_7 + (V_6 - V_7) \times 1700/2550$			
30н	1	1	0	0	0	0	V48"	$V_7 + (V_6 - V_7) \times 1600/2550$			
2F _H	1	0	1	1	1	1	V47"	$V_7 + (V_6 - V_7) \times 1500/2550$			
2E _H	1	0	1	1	1	0	V46"	$V_7 + (V_6 - V_7) \times 1400/2550$			
2Dн 2Сн	1	0 0	1 1	1 1	0 0	1 0	V ₄₅ " V ₄₄ "	$V_7 + (V_6 - V_7) \times 1300/2550$ $V_7 + (V_6 - V_7) \times 1200/2550$			
2Вн	1	0	1	0	1	1	V ₄₄ V ₄₃ "	$V_7 + (V_6 - V_7) \times 1200/2550$ $V_7 + (V_6 - V_7) \times 1100/2550$			
2Ан	1	Ö	1	Ö	1	0	V ₄₂ "	$V_7 + (V_6 - V_7) \times 1000/2550$			
29н	1	0	1	0	0	1	V41"	$V_7 + (V_6 - V_7) \times 900/2550$			
28н	1	0	1	0	0	0	V ₄₀ "	$V_7 + (V_6 - V_7) \times 800/2550$			
27н	1	0	0	1	1	1	V39"	$V_7 + (V_6 - V_7) \times 700/2550$			
26н	1	0	0	1	1	0	V38"	$V_7 + (V_6 - V_7) \times 600/2550$			
25н 24н	1	0 0	0 0	1 1	0 0	1 0	V ₃₇ " V ₃₆ "	$V_7 + (V_6 - V_7) \times 500/2550$ $V_7 + (V_6 - V_7) \times 400/2550$			
23 _H	1	0	0	0	1	1	V 36 V35"	$V_7 + (V_6 - V_7) \times 400/2530$ $V_7 + (V_6 - V_7) \times 300/2550$			
22н	1	Ö	0	0	1	0	V34"	$V_7 + (V_6 - V_7) \times 200/2550$			
21н	1	0	0	0	0	1	V33"	$V_7 + (V_6 - V_7) \times 100/2550$			
20н	1	0	0	0	0	0	V32"	V ₇			
1F _H	0	1	1	1	1	1	V31"	$V_8 + (V_7 - V_8) \times 5600/5700$			
1E _H	0	1 1	1 1	1	1	0	V30"	$V_8 + (V_7 - V_8) \times 5500/5700$			
1Dн 1Сн	0	1	1	1 1	0 0	1 0	V29" V28"	$V_8 + (V_7 - V_8) \times 5400/5700$ $V_8 + (V_7 - V_8) \times 5300/5700$			
1B _H	0	1	1	0	1	1	V ₂₇ "	$V_8 + (V_7 - V_8) \times 5200/5700$			
1Ан	0	1	1	0	1	0	V ₂₆ "	$V_8 + (V_7 - V_8) \times 5050/5700$			
19н	0	1	1	0	0	1	V25"	V ₈ + (V ₇ – V ₈) × 4900/5700			
18н	0	1	1	0	0	0	V ₂₄ "	V ₈ + (V ₇ – V ₈) × 4750/5700			
17н	0	1	0	1	1	1	V ₂₃ "	$V_8 + (V_7 - V_8) \times 4600/5700$			
16н 15н	0	1 1	0 0	1 1	1 0	0 1	V ₂₂ " V ₂₁ "	$V_8 + (V_7 - V_8) \times 4400/5700$ $V_8 + (V_7 - V_8) \times 4200/5700$			
13н	0	1	0	1	0	0	V ₂₁ "	$V_8 + (V_7 - V_8) \times 4200/5700$ $V_8 + (V_7 - V_8) \times 4000/5700$			
13н	0	1	Ö	0	1	1	V ₁₉ "	$V_8 + (V_7 - V_8) \times 3750/5700$			
12н	0	1	0	0	1	0	V18"	V ₈ + (V ₇ – V ₈) × 3500/5700			
11н	0	1	0	0	0	1	V17"	$V_8 + (V_7 - V_8) \times 3250/5700$			
10н	0	1	0	0	0	0	V16"	V ₈ + (V ₇ – V ₈) × 2950/5700			
0F _H	0	0	1	1	1	1	V ₁₅ "	$V_8 + (V_7 - V_8) \times 2650/5700$			
0Ен 0Dн	0	0 0	1 1	1 1	1 0	0 1	V ₁₄ " V ₁₃ "	V ₈ + (V ₇ - V ₈) × 2350/5700 V ₈ + (V ₇ - V ₈) × 2000/5700			
0 С н	0	0	1	1	0	0	V 13 V 12"	$V_8 + (V_7 - V_8) \times 2000/5700$ $V_8 + (V_7 - V_8) \times 2650/5700$			
0Вн	0	0	1	Ó	1	1	V ₁₂ V ₁₁ "	$V_8 + (V_7 - V_8) \times 1300/5700$			
ОАн	0	0	1	0	1	0	V10"	$V_8 + (V_7 - V_8) \times 900/5700$			
09н	0	0	1	0	0	1	V9"	V ₈ + (V ₇ – V ₈) × 500/5700			
08н	0	0	1	0	0	0	V8"	V ₈			
07н 06н	0	0	0	1	1	1	V7"	$V_9 + (V_8 - V_9) \times 4600/5100$			
06н 05н	0	0	0 0	1 1	1 0	0 1	V ₆ " V ₅ "	$V_9 + (V_8 - V_9) \times 4050/5100$ $V_9 + (V_8 - V_9) \times 3500/5100$			
04н	0	0	0	1	0	0	V3 V4"	$V_9 + (V_8 - V_9) \times 2900/5100$			
03н	0	0	0	0	1	1	V3"	V ₉ + (V ₈ – V ₉) × 2250/5100			
02н	0	0	0	0	1	0	V2"	$V_9 + (V_8 - V_9) \times 1550/5100$			
01н	0	0	0	0	0	1	V1"	V ₉ + (V ₈ – V ₉) × 800/5100			
00н	0	0	0	0	0	0	Vo"	V ₉			





Table 1. Resistance values of the resistor strings

	Resistor Name	Resistance Value (Ω)	Resistor Name	Resistance Value (Ω)	
V ₀ , V ₉	r o	800	r 32	100	⊸ V2, V7
	r ₁	750	r 33	100	
	r ₂	700	r 34	100	
	ľз	650	r 35	100	
	r ₄	600	r 36	100	
	r 5	550	r 37	100	
	r ₆	550	r 38	100	
\/ \/ -	ľ 7	500	r 39	100	
V1, V8	r ₈	500	r 40	100	
	r 9	400	r 41	100	
	r 10	400	r 42	100	
	r 11	350	r 43	100	
	ľ 12	350	r 44	100	
	r 13	350	r 45	100	
	r 14	300	r 46	100	
	ľ 15	300	r 47	100	
	r 16	300	r 48	100	
	ľ 17	250	r 49	100	
	r 18	250	r 50	100	
	r 19	250	r 51	190	
	r 20	200	r 52	100	
	r 21	200	r 53	150	
	r 22	200	r 54	150	
	r 23	150	r 55	150	- V. V.
	r 24	150	r 56	200	⊸ V3, V6
	r 25	150	r 57	200	
	r 26	150	r 58	250	
	r 27	100	r 59	250	
	r 28	100	r 60	300	
	r 29	100	r 61	500	
	r 30	100	r 62	800	- V. V
V2 V7 	ľ 31	100	Total	15850	◄ V4, V5





6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format: 6 bits × 2 RGBs (6 dots) Input width: 36 bits (2-pixel data)

R/L = H (Right shift)

Output	S ₁	S ₂	S ₃	S ₄	S₅	 S 383	S 384
Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	D ₄₀ to D ₄₅	 D40 to D45	D ₅₀ to D ₅₅

R/L = L (Left shift)


ľ	Output	S ₁	S ₂	S ₃	S ₄	S 5	 S383	S ₃₈₄
	Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	D ₄₀ to D ₄₅	 D40 to D45	D ₅₀ to D ₅₅

POL	S _{2n-1}	S _{2n}
L	V ₀ to V ₄	V ₅ to V ₉
Н	V ₅ to V ₉	Vo to V4

 S_{2n-1} (Odd output), S_{2n} (Even output) $n = 1, 2, \dots, 192$

7. RELATIONSHIP BETWEEN STB, POL, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB rising edge.





8. CAUTION OF OPERATION

 μ PD16637 is full dot inversion driver with change charge buffer for discharge buffer on every other horizontal line. Since the output polarity of last line on a frame can not be same with the output polarity of first line on a next frame (Figure 3), necessary to polarity change and output operation in the interval of two frames (Figure 4).

Figure 3.





Figure 4.







9. ELECTRIC SPECIFICATION

Absolute Maximum Ratings (TA = 25°C, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V _{DD1}	-0.5 to +6.5	V
Driver Part Supply Voltage	V _{DD2}	-0.5 to +15.0	V
Logic Part Input Voltage	V _{I1}	-0.5 to V _{DD1} +0.5	V
Driver Part Input Voltage	V ₁₂	-0.5 to V _{DD2} +0.5	V
Logic Part Output Voltage	V _{O1}	-0.5 to V _{DD1} +0.5	V
Driver Part Output Voltage	V _{O2}	-0.5 to V _{DD2} +0.5	V
Operating Temperature Range	TA	-10 to +75	°C
Storage Temperature Range	T _{stg.}	−55 to +125	°C

Recommended Operating Range (T_A = -10 to +75°C, Vss₁ = Vss₂ = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V _{DD1}	3.0	3.3	3.6	V
Driver Part Supply Voltage	V _{DD2}	12.5	13.0	13.5	V
High-Level Input Voltage	ViH	0.7 V _{DD1}		V _{DD1}	V
Low-Level Input Voltage	VIL	0		0.3 V _{DD1}	V
γ -Corrected Voltage	V ₀ to V ₉	Vss2 + 0.1		V _{DD2} - 0.1	V
Driver Part Output Voltage	Vo	Vss2 + 0.1		V _{DD2} - 0.1	V
Maximum Clock Frequency	f _{max} .	55			MHz

Electrical Specifications (TA = -10 to +75°C, VDD1 = 3.3 V ± 0.3 V, VDD2 = 13.0 V ± 0.5 V, VSS1 = VSS2 = 0 V)

Parameter	Symbol	Condition		MIN.	TYP.	MAX.	Unit
Input Leak Current	lL .					±1.0	μΑ
High-Level Output Voltage	Vон	STHR (STHL), lo = 0 mA		V _{DD1} - 0.1			V
Low-Level Output Voltage	Vol	STHR (STHL), lo = 0 mA				0.1	V
γ-Corrected Supply Current	Ivn	V _{DD2} = 13.0 V	V0, V5		0.4	0.8	mA
		$V_0 - V_4 = V_5 - V_9 = 6 \text{ V}$	V4, V9		-0.4	-0.8	mA
Driver Output Current	Vvoн	$Vx = 10 \text{ V}, \text{ Vout} = 1 \text{ V}^{\text{Note}}$				-3.0	mA
	Vvol	$Vx = 1 V$, $Vout = 10 V^{Note}$		3.0			mA

Note Vx refers to the output voltage of analog output pins S_1 to S_{384} .

Vout refers to the voltage applied to analog output pins S1 to S384.





Electrical Specifications (T_A = -10 to +75°C, V_{DD1} = 3.3 V \pm 0.3 V, V_{DD2} = 13.0 V \pm 0.5 V, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Output Voltage Deviation Note 1	ΔVo	Input data: 00н to 3Fн		±8	±20	mV
Average Output Voltage Variation ^{Note 2}	ΔVΑν	Input data: 00н to 3Fн		±11		mV
Output Voltage Range	Vo	Input data: 00н to 3Fн	0.1		V _{DD2} - 0.1	V
Logic Part Dynamic Current Consumption	I _{DD1}	V _{DD1} ; when with no load ^{Notes 3, 4}		3.3	9.0	mA
Driver Part Dynamic Current Consumption	I _{DD22}	VDD2; when with no load Notes 3, 4		14.9	30.0	mA

- **Notes 1.** The output voltage deviation refers to the voltage difference between adjoining output pins when the display data is the same (within the chip).
 - 2. The average output voltage variation refers to the average output voltage difference between chips. The average output voltage refers to the average voltage between chips when the display data is the same.
 - 3. The STB cycle is defined to be 16.6 μs at fclk = 40 MHz.
 The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
 - **4.** Refers to the current consumption per driver when cascades are connected under the assumption of XGA single-sided mounting (8 units).

Switching Characteristics (TA = -10 to +75°C, VDD1 = 3.3 V ± 0.3 V, VDD2 = 13.0 V ± 0.5 V, VSS1 = VSS2 = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t _{PLH1}	C _L = 25 pF		9.7	12	ns
Driver Output Delay Time 1	tPHL2	$C_L = 200 \text{ pF}, R_L = 5 \text{ k}\Omega$		2.0	8	μs
Driver Output Delay Time 2	t PHL3	$C_L = 200 \text{ pF}, R_L = 5 \text{ k}\Omega$		2.8	12	μs
Driver Output Delay Time 3	t PLH2	CL = 200 pF, RL = 5 kΩ		2.1	8	μs
Driver Output Delay Time 4	t _{PLH3}	$C_L = 200 \text{ pF}, R_L = 5 \text{ k}\Omega$		2.7	12	μs
Input Capacitance 1	C ₁	STHR, STHL excluded TA = 25°C		9.8	15	pF
Input Capacitance 2	C ₂	STHR, STHL T _A = 25°C		8.5	15	pF





Timing Requirement

(Ta = -10 to +75°C, VDD1 = 3.3 V ± 0.3 V, Vss1 = Vss2 = 0 V, tr = tr = 8.0 ns)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk		18			ns
Clock Pulse Low Period	PWclk(L)		4			ns
Clock Pulse High Period	PW _{CLK(H)}		4			ns
Data Setup Time	tsetup1		3			ns
Data Hold Time	tHOLD1		3			ns
Start Pulse Setup Time	tSETUP2		5			ns
Start Pulse Hold Time	tHOLD2		5			ns
POL2 Setup Time	tsetup3		4			ns
POL2 Hold Time	thold3		4			ns
Start Pulse Low Period	t spl		5			ns
STB Pulse Width	PWstb		0.5			μs
Data Invalid Period	tinv		1			CLK
Final Data Timing	t ldt		2			CLK
CLK-STB Time	tclк-sтв	$CLK \uparrow \to STB \downarrow$	5			ns
STB-CLK Time	tsтв-сцк	$STB \downarrow \rightarrow CLK \uparrow$	5			ns
Time Between STB and Start Pulse	tsтв-sтн	STB \downarrow → STHR \uparrow	50			ns
POL-STB Time	tPOL-STB	$POL \uparrow or \downarrow \to STB \uparrow$	-5			ns
STB-POL Time	tstb-pol	$STB \downarrow \to POL \downarrow or \uparrow$	5			ns






10. SWITCHING CHARACTERISTICS WAVEFORM (R/L = H)


In (): $R/\overline{L} = L$

Unless otherwise specified, the input level is defined to be 0.5 VDD1.

(1) Initial-Stage Driver's Input/Output Waveform




(2) Second- to Final-Stage Driver's Input/Output Timing



μPD16637

(3) Driver Output Timing



Vx refers to the final output voltage. tplh2 and tphl2 refer to the time required to reach an output precision level of 10% (0.1 Vx); and tplh3 and tphl3 refer to the time required to reach an output precision level of 6 bits.



11. RECOMMENDED MOUNTING CONDITIONS

When mounting this product, please make sure that the following recommended conditions are satisfied.

For packaging methods and conditions other than those recommended below, please contact NEC sales personnel.

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C; heating for 2 to 3 seconds; pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C; pressure 3 to 8 kg/cm²; time 3 to 5 secs. Real bonding 165 to 180°C; pressure 25 to 45 kg/cm²; time 30 to 40 secs. (When using the anisotropic conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

REFERENCE

NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades to NEC's Semiconductor Devices (C11531E)

[MEMO]



No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.