### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# MOS INTEGRATED CIRCUIT $\mu$ PD161622

### 396 OUTPUT TFT-LCD SOURCE DRIVER WITH RAM

#### DESCRIPTION

The  $\mu$  PD161622 is a TFT-LCD source driver that includes display RAM.

This driver has 396 outputs, a display RAM capacity of 371,712 bits (132 pixels x 16 bits x 176 lines) and, can provide a 65,536-color display.

#### **FEATURES**

- TFT-LCD driver with on-chip display RAM
- Logic power supply voltage: 2.5 to 3.6 V
- Driver power supply voltage: 4.3 to 5.5 V
- Display RAM: 132 x 16 x 176 bits
- Driver outputs: 396 output
- CPU interface: Serial, 8-bit/16-bit parallel interface selectable
- Colors: 65,536 colors/pixel
- On-chip VCOM generator
- On-chip timing generator
- On-chip oscillator

#### **ORDERING INFORMATION**

Part NumberPackageμ PD161622PChip

**Remark** Purchasing the above chip entails the exchange of documents such as a separate memorandum or product quality, so please contact one of our sales representatives.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

NEC

#### 1. BLOCK DIAGRAM





#### 2. PIN CONFIGURATION (Pad Layout)

Chip size: 3.60 x 17.80 mm<sup>2</sup> TYP. Bump size (output type A): 35 x 94  $\mu$ m<sup>2</sup> TYP. Bump size (input & dummy): 80 x 86  $\mu$ m<sup>2</sup> TYP.

Alignment mark (mark center, unit:  $\mu$ m)

	Х	Y
M1	-1615	8715
M2	-1615	-8715
M3	1435	-8715





Table 2–1. Pad Layout (1/4)

Fin No.	FinName	PadType	X[µŋ]	Y[µŋ]	Fin No.	RinNane	PadType	X[µŋ]	Y[µŋ]	Fin No.	FinName	PadType	X[µŋ]	Y[µŋ]
1	DJMAY	В	-1674.00	8390.00	61	VŒ	В	-1674.00	1190.00	121	075	В	-1674.00	-6010
2	DMAY	В	-1674.00	8270.00	62	VCD2	В	-1674.00	1070.00	122	076	В	-1674.00	-6130
3	DMY	В	-1674.00	8150.00	63	VD12	В	-1674.00	95000	123	097	В	-1674.00	-6250
4	TQJ15	B	-1674.00	8000	64	VOD11	B	-1674.00	830.00	124		B	-1674.00	-6370
5	TQJ14	B	-1674.00	7910.00	65	LFMP	B	-1674.00	71000	125	R0	B	-1674.00	-6490
6	TOJT13	B	-1674.00	7790.00	66	RCONP	B	-1674.00	59000	126	VSSMODE	B	-1674.00	-6610
-			-1674.00					-1674.00		127	PI			
7	TOJT12	B		767000	67		B		47000			B	-1674.00	-6730
8	TOJT11	B	-1674.00	7550.00	68	VCQJ12	B	-1674.00	35000	128		B	-1674.00	-6850
9	TOJT10	В	-1674.00	7430.00	69	VSS	В	-1674.00	23000	129	IP2	В	-1674.00	-6970
10	TCU19	В	-1674.00	7310.00	70	V02	В	-1674.00	110.00	130	VSS(MODE	В	-1674.00	-7090
11	TCU18	В	-1674.00	7190.00	71	VCCI	В	-1674.00	-1000	131	P3	В	-1674.00	-7210
12	T0J17	В	-1674.00	7070.00	72	VSS	В	-1674.00	-130.00	132	VCCI(MDI	В	-1674.00	-7330
13	TCUT6	В	-1674.00	695000	73	VSS	В	-1674.00	-25000	133	GSB	В	-1674.00	-7450
14	TCJ15	В	-1674.00	6830.00	74	ONL	В	-1674.00	-37000	134	GCIK	В	-1674.00	-7570
15	T0J14	В	-1674.00	6710.00	75	CANH	В	-1674.00	-490.00	135	Œ	В	-1674.00	-7690
16	TOJI3	В	-1674.00	6330.00	76	C/R_	В	-1674.00	-610.00	136	GOE2	В	-1674.00	-7810
17	10,12	В	-1674.00	6470.00	77	C/FH	В	-1674.00	-73000	137	RONG	В	-1674.00	-7930
 18	10011	B	-1674.00	6350.00	 78	vs	B	-1674.00	-85000	138	LFMG	B	-1674.00	-8050
19	TOUTO	В	-1674.00	6230.00	79	VS	B	-1674.00	-97000	139		B	-1674.00	-8170
	VSSMODE								-9/000					
20 21	· · · · /	B	-1674.00	6110.00	80	VSS	B	-1674.00		140	DMY	B	-1674.00	-8290
21	TSTVHL	B	-1674.00	5990.00	81		В	-1674.00	-121000	141	DMMY	В	-1674.00	-8410
22	TSIRIST	B	-1674.00	5870.00	82	VCOJT1	В	-1674.00	-133000	142	DMMY	В	-135000	-8774
23	103C9EO	В	-1674.00	5750.00	88	VCCI	В	-1674.00	-1450.00	143	DWW	В	-51000	-8774
24	10803£L	В	-1674.00	5530.00	84	VCCI	В	-1674.00	-1570.00	144	DMMY	В	33000	-8774
25	1080	В	-1674.00	5510.00	85	VCOM	В	-1674.00	-1690.00	145	DJMAY	В	1170.00	-8774
26	10800	В	-1674.00	5390.00	86	DMMY	В	-1674.00	-1810.00	146	DJMJY	В	1670.00	-800
27	VCCI(MQI	В	-1674.00	527000	87	DMMY	В	-1674.00	-1930.00	147	DMMY	A	1670.00	-8520
28	RSE	В	-1674.00	5150.00	88	VSSMODE	В	-1674.00	-205000	148	DMMY	A	154000	-8478
29	VSSMOLE	В	-1674.00	50300	89	VCOMR	В	-1674.00	-217000	149	S396	Α	1670.00	-8437
30	0300T	B	-1674.00	4910.00	90	BORIN	B	-1674.00	-229000	150	S325	A	1540.00	-8395
31	VSSMOLE	B	-1674.00	4790.00	91		B	-1674.00	-2410.00	151	S394	A	1670.00	-8354
32		В	-1674.00	4670.00	92	HERSEL	B	-1674.00	-253000	152	S388	A	1540.00	-8312
33	VSSMOLE	B	-1674.00	4550.00	93 93	VSSMOLE	B	-1674.00	-265000	153	3382 S392	A	1670.00	-8271
34	CSIB	В	-1674.00	4430.00	94	VRH	В	-1674.00	-277000	154	S391	A	154000	-8229
35	D15	B	-1674.00	4310.00	95	V0	В	-1674.00	-2890.00	155	S390	A	1670.00	-8188
36	D14	В	-1674.00	4190.00	96	V1	В	-1674.00	-3010.00	156	S389	A	154000	-8146
37	D13	В	-1674.00	4070.00	97	V2	В	-1674.00	-313000	157	S388	A	1670.00	-8105
38	D12	В	-1674.00	395000	98	V3	В	-1674.00	-325000	158	S387	А	1540.00	-8063
39	D11	В	-1674.00	3830.00	99	V4	В	-1674.00	-337000	159	S386	Α	1670.00	-8022
40	D10	В	-1674.00	3710.00	100	V5	В	-1674.00	-3490.00	160	S385	Α	1540.00	-7980
41	D9	В	-1674.00	359000	101	VRL1	В	-1674.00	-3610.00	161	S384	Α	1670.00	-7939
42	D8	В	-1674.00	3470.00	102	VR2	В	-1674.00	-3730.00	162	S383	A	154000	-7897
43	D7(S)	В	-1674.00	3350.00	103	VSSMODE	В	-1674.00	-385000	163	S382	Α	1670.00	-7856
44	D6(SCL)	B	-1674.00	3230.00	104	TESEL1	B	-1674.00	-397000	164	S381	A	1540.00	-7814
45	ша (сод.) ПБ	В	-1674.00	3110.00	105	1BSH2	B	-1674.00	-4090.00	165	S380	A	1670.00	-7773
46	ца) D4	B	-1674.00	2990.00	106	TBOR	B	-1674.00		166	S379	A	1540.00	
47	D8	B	-1674.00	287000	107	DAC7	B	-1674.00	-4330.00	167	3378	A	1670.00	-7690
47	13 D2	B	-1674.00	2750.00		DAC6	B	-1674.00	-43000	168	3370 S377		1540.00	-7648
					108							A		
49	DI	B	-1674.00	2630.00	109	DAC5	В	-1674.00	-4570.00	169	S376	A	1670.00	-7607
50	D0	B	-1674.00	2510.00	110	DAG4	B	-1674.00	-4690.00	170	S375	A	154000	-756
51	VSS(MODE)	В	-1674.00	2390.00	111	DAC3	В	-1674.00	-4810.00	171	S374	A	1670.00	-7524
52	/CS	В	-1674.00	2270.00	112	DAC2	В	-1674.00	-4930.00	172	S373	A	1540.00	-7482
53	/RESET	В	-1674.00	2150.00	113	DACI	В	-1674.00	-505000	173	S372	Α	1670.00	-7441
54	RS	В	-1674.00	2000	114	DACO	В	-1674.00	-517000	174	S371	Α	154000	-7399
55	MRRW	В	-1674.00	1910.00	115	VSSMODE	В	-1674.00	-529000	175	S370	Α	1670.00	-7368
56	/R0(B)	В	-1674.00	1790.00	116	070	B	-1674.00	-541000	176	S369	A	1540.00	-7316
57	// CC2	B	-1674.00	1670.00	117	09	B	-1674.00	-553000	177	5368	A	1670.00	-72/5
			·····											-7233
58	PSX Com	B	-1674.00	1550.00	118	0F2	B	-1674.00	-555000	178	S367	A	154000	
59	680	В	-1674.00	1430.00	119	073	В	-1674.00	-577000	179	S366	A	1670.00	-7192
60	VSSMOLE	В	-1674.00	1310.00	120	074	В	-1674.00	-5890.00	180	S365	Α	1540.00	-7150

#### Table 2–1. Pad Layout (2/4)

<b>PinNo</b>	PinName	PadType	X[µn]	Y[µn]	<b>FinNo</b>	RinName	PadType	X[µm]	Y[µn]	<b>PinNo</b>	PinName	PadType	X[µn]	Y[µn]
181 182	S364 S363	A A	1670.00 1540.00	-7067.50	241 242	S304 S308	A A	1670.00 1540.00	-4619.00 -4577.50	301 302	S244 S243	A	1670.00 1540.00	-2087.50
183	S362	A	1670.00	-702600	243	S302	A	1670.00	-453600	303	S242	A	1670.00	-204600
184	S361	A	1540.00 1670.00	-698450	244	S301 S300	A	1540.00 1670.00	-4494.50 -4453.00	304 305	S241 S240	A	1540.00 1670.00	-200450
185 186	S360 S369	A	1540.00	-6901.50	245 246	S299	A A	1540.00	-4411.50	306	5240 5239	A A	1540.00	-1963.00 -1921.50
187	S368	A	1670.00	-6860.00	247	S298	A	1670.00	-4370.00	307	S238	A	1670.00	-1880.00
188 189	S367 S366	A A	1540.00 1670.00	-681850 -6777.00	248 249	S297 S296	A A	1540.00 1670.00	-432850 -4287.00	308 309	S237 S236	A A	1540.00 1670.00	-1838.50 -1797.00
190	S365	А	1540.00	-6735.50	250	S295	A	1540.00	-424550	310	\$235	A	1540.00	-1755.50
191	S354	А	1670.00	-6694.00	251	S294	A	1670.00	-4204.00	311	S234	A	1670.00	
192 193 194	S363 S362	A A	1540.00 1670.00	-665250 -6611.00	252 253	S293 S292	A A	1540.00 1670.00	-416250 -4121.00	312 313	S233 S232	A A	1540.00 1670.00	-1672.50 -1631.00
194	5361	А	1540.00	-6569.50	254	S291	A	1540.00	-4079.50	314	S231	Ā	1540.00	-1589.50
195	S360	A	1670.00	-652800	255	S290 S289	A	1670.00	-403800 -399650	315	S230 S229	A	1670.00	-1548.00
196 197	S349 S348	A A	1540.00 1670.00	-6486.50 -6445.00	256 257	S289 S288	A A	1540.00 1670.00	-399650 -395500	316 317	S229 S228	A A	1540.00 1670.00	-150650 -146500
198	S347	А	1540.00	-6403.50	258	S287	A	1540.00	-3913.50	318	S227	A	1540.00	-1423.50
199	S346	A	1670.00	-636200	259	S286	A	1670.00	-387200	319	S226	A	1670.00	-138200
200 201	S345 S344	A A	1540.00 1670.00	-6320.50 -627900	280 261	S285 S284	A A	1540.00 1670.00	-3830.50 -3789.00	320 321	S225 S224	A A	1540.00 1670.00	-1340.50 -1299.00
202	S343	А	1540.00	-6237.50	262	S283	A	1540.00	-3747.50	322	S223	A	1540.00	-1257.50
203	S342	A	1670.00	-619600	263	S282	A	1670.00	-370600	323	S222	A	1670.00	-121600
204 205	S341 S340	A A	1540.00 1670.00	-6154.50 -6113.00	264 265	S281 S280	A	1540.00 1670.00	-3664.50 -3623.00	324 325	S221 S220	A A	1540.00 1670.00	-1174.50 -1133.00
206	S339	А	1540.00	-6071.50	266	S279	A A	1540.00	-3681.50	326	S219	A	1540.00	-1091.50
207	S338	A	1670.00	-603000	267	S278	A	1670.00	-3540.00	327	S218	A	1670.00	
208 209	S337 S336	A A	1540.00 1670.00	-598850 -5947.00	268 269	S277 S276	A A	1540.00 1670.00	-3498.50 -3457.00	328 329	S217 S216	A A	1540.00 1670.00	-100850 -967.00
210	S335	A	1540.00	-590550	270	\$275	A	1540.00	-341550	330	S215	A	1540.00	-92550
211	S334	A	1670.00	-5864.00	271	S274	A	1670.00	-3374.00	331	S214	A	1670.00	-884.00
212 213	S333 S332	A A	1540.00 1670.00	-5822.50 -5781.00	272 273	S273 S272	A A	1540.00 1670.00	-3332.50 -3291.00	332 333	S213 S212	A A	1540.00 1670.00	-842.50 -801.00
214	S331	A	1540.00	-5739.50	274	S271	A	1540.00	-3249.50	334	S211	A	1540.00	-759.50
215	\$330	A	1670.00	-559800	275	S270	A	1670.00	-320800	335	S210	A	1670.00	
216 217	5329 5328	A A	1540.00 1670.00		276 277	S269 S268	A	1540.00 1670.00	-3166.50 -3125.00	336 337	S209 S208	A A	1540.00 1670.00	
218	S327	А	1540.00	-557350	278	S267	Ā	1540.00	-308350	338	S207	A	1540.00	-59350
219	S326	A	1670.00		279	S266	A	1670.00	-304200	339	S206	A	1670.00	
220 221	S325 S324	A A	1540.00 1670.00		280 281	S265 S264	A A	1540.00 1670.00	-30050 -2959.00	340 341	S205 S204	A A	1540.00 1670.00	
222	5323	A	1540.00	-5407.50	282	\$263	A	1540.00	-2917.50	342	S203	A	1540.00	-427.50
223 224	S322 S321	A	1670.00 1540.00		283 284	5262 5261	A A	1670.00 1540.00	-287600 -2834.50	343 344	S202 S201	A	1670.00 1540.00	
225	S321 S320	A	1540.00	-5324.50 -5283.00	285	S260	A	1540.00 1670.00	-283450 -279300	345	S201 S200	A	1540.00 1670.00	-344.50 -303.00
226	S319	A	1540.00	-5241.50	286	S259	А	1540.00	-2751.50	346	S199	A	1540.00	-261.50
227 228	S318 S317	A	1670.00 1540.00		287 288	S258 S257	A A	1670.00 1540.00	-2710.00 -2668.50	347 348	S198 S197	A	1670.00 1540.00	-220.00 -178.50
228 229	S316	A	1670.00	-515850 -5117.00	288 289	5257 5256	A	1670.00	-200850 -2627.00	348 349	5197 S196	A	1670.00	-1/850 -137.00
230	S315	Ă	1540.00	-507550	290	S255	Ä	1540.00	-238550	350	S195	A	1540.00	-9650
231 232	S314 S313	A	1670.00 1540.00		291 292	S254	A	1670.00 1540.00	-2544.00 -2502.50	351 352	S194 S193	A	1670.00 1540.00	-54.00 -12.50
233	S312	A A	1670.00	-4951.00	298	S253 S252	A A	1670.00	-2461.00	353	S1933 DUMMY	A A	1670.00	29.00
 234	S311	Ā	1540.00	-4909.50	294	S251	Â	1540.00	-241950	354	D.MMY	Ä	1540.00	70,50
235 236	S310	A A	1670.00 1540.00	-486800 -482650	295 296	S230 S249	A A	1670.00 1540.00	-237800 -233650	355 356	Dumy Dumy	A	1670.00 1540.00	11200 15350
236 237	S309 S308	A A	1670.00	-478500	296 297	S249 S248	A	1540.00 1670.00	-233650 -229500	366 367	Dumny Dumny	A A	1670.00	19500
238	S307	А	1540.00	-474350	298	S247	А	1540.00	-225350	358	DUMMY	А	1540.00	23650
239	S306	A	1670.00	-470200	299	S246	A	1670.00	-221200	359		A	1670.00	
240	S305	A	1540.00	-4660.50	300	S245	A	1540.00	-217050	360	DUMMY	A	1540.00	319.50

#### Table 2–1. Pad Layout (3/4)

<b>PinNo</b>	PinName	PadType	X[µn]	Y[µn]	PinNa	PinName	PadType	X[µm]	Y[µn]	ΡinNo.	RnName	PadType	X[µm]	Y[µm]
361 362	Dumny Dumny	A A	1670.00 1540.00	361.00 402.50	421 422	S136 S135	A A	1670.00 1540.00	2851.00 2892.50	481 482	S76 S75	A A	1670.00 1540.00	5341.00 5382.50
363	DUMMY	A	1670.00	444.00	423	S134	A	1670.00	2934.00	483	S74	А	1670.00	5424.00
364	DUMMY S192	A.	1540.00 1670.00	48550	424	S133 S132	A	1540.00 1670.00	297550 3017.00	484	\$73 \$72	A	1540.00 1670.00	546650
365 366	5192 S191	A A	1540.00	527.00 568.50	425 426	S132 S131	A A	1540.00	3017.00	485 486	572 571	A A	1540.00	554850
367	S190	A	1670.00	610.00	427	S130	A	1670.00	3100.00	487	S70	А	1670.00	5590.00
368	S189	A	1540.00	651.50	428	S129	A	1540.00	3141.50	488	<b>S</b> 89	A	1540.00	5631.50
369 370	S188 S187	A A	1670.00 1540.00	69300 734:50	429 430	S128 S127	A	1670.00 1540.00	3183.00 3224.50	489 490	568 567	A A	1670.00 1540.00	
371	5107 S186	A	1670.00	73430 77600	431	5127 S126	A A	1670.00	322430 326600	480 491	307 S66	A	1670.00	
372 373	S185	A	1540.00	817.50	432	5125	A	154000	3307.50	492	995	A	154000	579750
373 374	S184	A	1670.00	859.00	433	S124	A	1670.00	3349.00	493	364	A	1670.00	5839.00
374 375	S183 S182	A A	1540.00 1670.00		434 435	S123 S122	A A	1540.00 1670.00	3390.50 3432.00	494 495	S62	A A	1540.00 1670.00	5880.50 5922.00
376	5162 S181	А	1540.00	98350	436	S122 S121	А	1540.00	3473.50	496	302 S61	A	1540.00	596350
377	S180	A	1670.00	102500	437	S120	А	1670.00	351500	497	S60	A	1670.00	600500
378	S179	A	1540.00	106650	438	S119	A	1540.00	355650	498	939 ST	A	1540.00	
379 390	S178 S177	A	1670.00 1540.00		439 440	S118 S117	A	1670.00 1540.00	359800 363950	499 500	968 967	A A	1670.00 1540.00	608800 612950
380 381	S176	A	1670.00	1191.00	440	S117 S116	A	1670.00	3681.00	501	337 S36	A	167000	617100
382	S175	A A	1540.00	123250	442	S115	A A	1540.00	3722.50	502	S55	A	1540.00	621250
383	S174	A	1670.00	127400	443	S114	A	1670.00	3764.00	503	S54	A	1670.00	6254.00
384 385	S173 S172	A A	1540.00 1670.00	131550 1357.00	444 445	S113 S112	A A	1540.00 1670.00	3805.50 3847.00	504 505	563 562	A	1540.00 1670.00	629550
	S172 S171	A	1540.00	1357.00	446 446	S112 S111	A	1540.00	3847.00 3888.50	506	562 S51	A A	1540.00	6337.00 6378.50
387	S170	А	1670.00	1440.00	447	S110	A	1670.00	3930.00	507	SE0	А	1670.00	
388 389	S169	A	1540.00	1481.50	448	S109	A	1540.00	3971.50	508	S49	А	1540.00	6461.50
389 390	S168 S167	A	1670.00 1540.00	152300 156450	449 450	S108 S107	A	1670.00	401300 4054.50	509 510	548 S47	A	1670.00 1540.00	650300 6544.50
390 391	S167 S166	A A	1540.00 1670.00		450 451	S107 S106	A A	1540.00 1670.00	405450	510 511	54/ S46	A	1540.00 1670.00	658600
392	5165	А	1540.00	1647.50	452	S105	*****	1540.00	4137.50	512	S45	A	1540.00	6627.50
398	S164	A	1670.00	168900	453	S104	A A	1670.00	4179.00	513	S44	А	1670.00	
394 395	S163 S162	A	1540.00		454 455	S103	A	154000	4220.50 4262.00	514	\$43 \$42	A	1540.00	
325	5162 S161	A A	1670.00 1540.00		460	S102 S101	A A	1670.00 1540.00	426200 430350	515 516	542 541	A A	1670.00 1540.00	
396 397	S160	A	1670.00	185500	457	S100	A	1670.00	434500	517	S40	А	1670.00	6835.00
398	S159	A	1540.00	189650	458	<b>S</b> 99	A	1540.00	433650	518	S39	А	1540.00	687650
399	S158	A A	1670.00		459 460	\$98 	A	1670.00	442800	519	S38	A	1670.00	
400 401	S157 S156	A A	1540.00 1670.00		460 461	997 996	A A	1540.00 1670.00	4469.50 4511.00	520 521	S37 S36	A A	1540.00 1670.00	
402	S155	A	1540.00		462	<b>S25</b>	A	1540.00	455250	522	S35	A	1540.00	
403	S154	A	1670.00	210400	463	<b>S9</b> 4	А	1670.00	4594.00	523	S34	A	1670.00	
404 405	S153 S152	A	1540.00 1670.00	214550 2187.00	464 465	998 992	A A	1540.00 1670.00	4636.50 4677.00	524 525	533 532	A	1540.00 1670.00	7125.50 7167.00
405 406	5152 S151	A A	16/0.00 1540.00		465 466	991 991	A	1670.00 1540.00	4677.00 4718.50	525 526	532 531	A	1670.00 1540.00	
407	S150	Ā	1670.00	227000	467	<b>S</b> 90	А	1670.00	4760.00	527	S30	A	1670.00	725000
408	S149	A	154000	2311.50	468	589	А	1540.00	4801.50	528	S29	А	1540.00	7291.50
409 410	S148 S147	A A	1670.00		469 470	588 587	A A	1670.00	484300	529 530	S28 S27	A	1670.00	
410 411	S147 S146	A A	1540.00 1670.00	00000	4/0	587 586	A	1540.00 1670.00	4884.50 4926.00	530 531	527 526	A A	1540.00 1670.00	744000
412	S145	Â	154000	247750	472	 S85	Ā	1540.00	4967.50	532	 S25	Ā	154000	7457.50
413	S144	A	1670.00	251900	473	<b>S8</b> 4	A	1670.00	5000	533	S24	А	1670.00	7499.00
414	S143	A	1540.00	258050	474	<u>583</u>	A	1540.00	505050	534	S23	A	1540.00	754050
415 416	S142 S141	A A	1670.00 1540.00	260200 264350	475 476	582 581	A A	1670.00 1540.00	509200 513350	535 536	522 521	A A	1670.00 1540.00	758200 762350
417	S140	A	1670.00	2860	477	S80	A	1670.00	517500	537	S20	А	1670.00	7665.00
418	S139	A	1540.00	272650	478	S79	А	1540.00	521650	538	S19	А	1540.00	770650
419	S138	A	1670.00		479	S78	A	1670.00	525800	539	S18	A	1670.00	
420	S137	A	154000	280950	480	S77	A	1540.00	529950	540	S17	А	1540.00	778950

μ**PD161622** 

#### Table 2–1. Pad Layout (4/4)

<b>FinNo</b>	FinName	PadType	X[µm]	Y[µm]
541	S16	A	1670.00	7831.00
542	S15	A	1540.00	787250
543	S14	А	1670.00	7914.00
544	S13	A	1540.00	795550
545	S12	A	1670.00	7997.00
546	S11	A	1540.00	803850
547	S10	А	1670.00	80800
548	<b>S</b> 9	А	1540.00	8121.50
549	S8	А	1670.00	8163.00
550	S7	А	1540.00	8204.50
551	S6	A	1670.00	8246.00
552	S5	А	1540.00	8287.50
553	S4	А	1670.00	8329.00
554	S3	А	1540.00	8370.50
555	52	А	1670.00	841200
556	ମ	А	1540.00	845350
557	DUMMY	A	1670.00	8495.00
558	DUMMY	В	1670.00	857500
559	DJMMY	В	1220.00	8774.00
560	Dummy	В	330,00	8774.00
561	DUMMY	В	-460.00	
562	DUMAY	В	-130000	8774.00

(1/2)

#### 3. PIN FUNCTIONS

#### 3.1 Power Supply System Pins

Symbol	Pin Name	Pad No.	I/O	Function
V <sub>CC1</sub>	Logic power supply	71, 83, 84	-	Power supply pin for logic circuit
V <sub>CC2</sub>	I/O power supply	57, 70	-	Power supply pin for I/O buffer
Vs	Driver power supply	78, 79	_	Power supply pin for driver circuit
Vss	Ground	69, 72, 72, 80	_	Ground pin for logic and driver circuits
Vo to V5 VRH VRL1, VRL2	Power supply for ≁curve correction	95 to 100, 94, 101, 102	_	The $\mu$ PD161622 includes power supplies and resistors for the $\gamma$ -curve, so if the characteristics of the $\gamma$ -curve and LCD panel in the $\mu$ PD161622 match, leave V <sub>0</sub> to V <sub>5</sub> , V <sub>RH</sub> , V <sub>RL1</sub> , V <sub>RL2</sub> open. If some kind of correction is required, adjust the $\gamma$ -curve by connecting resistors between the V <sub>0</sub> to V <sub>5</sub> , V <sub>RH</sub> , V <sub>RL1</sub> , V <sub>RL2</sub> pins (see <b>5.9</b> $\gamma$ -Curve Correction Power Supply Circuit for Cases of Unbalanced Driving).
VCC1(MODE)	Mode setting pull-up power-supply	27, 91, 124, 128, 132	-	Pull-up power-supply pin for mode setting
Vss(mode)	Mode setting pull-down power-supply	20, 29, 31, 33, 51, 60, 88, 93, 103, 115, 126, 130	_	Pull-down power-supply pin for mode setting

#### 3.2 Logic System Pins

Symbol	Pin Name	Pad No.	I/O	Function
PSX	CPU interface selection	58	Input	These pins are used to select the CPU interface mode.
				PSX = H: Parallel interface
				PSX = L: Serial interface
				When the parallel interface is selected, this data but width can be changed
				between 8 bits and 16 bits by using BMD of index register 5 (R5).
/CS	Chip select	52	Input	This pin is used for chip select signals. When $/CS = L$ , the chip is active
				and can perform data input/output operations including command and data
				I/O.
/RESET	Reset	53	Input	When /RESET is low, an internal reset is performed. The reset operation
				is executed at the /RESET signal level. Be sure to perform reset via this
				pin at power application.
/RD	Read	56	Input	When i80 series parallel data transfer (/RD) has been selected, the signal
(E)	(enable)			at this pin is used to enable read operations. Data is output to the data bus
				only when this pin is low.
				When M68 series parallel data transfer (E) has been selected, the signal at
				this pin is used to enable read/write operations.
/WR	Write	55	Input	When i80 series parallel data transfer (/WR) has been selected, the signal
(R, /W)	(read/write)			at this pin is used to enable write operations. Data is written at the rising
				edge of this signal.
				When M68 series parallel data transfer (R, /W) and serial data has been
				selected, this pin is used to determine the direction of data transfer.
				L: Write
				H: Read
C86	Select interface	59	Input	This pin is used to switch between interface modes (i80 series CPU or M68
				series CPU).
				L: Selects i80 series CPU mode
				H: Selects M68 series CPU mode



(2/2)

Symbol	Pin Name	Pad No.	I/O	Function
D₀ to D₅,	Data bus	50 to 35	I/O	These pins comprise 16-bit bi-directional data.
D8 to D15,				When the serial interface has been selected (PSX = L), $D_7$ functions as
D6 (SCL),	(serial clock)			a serial data input pin (SI), $D_6$ functions as a serial clock input pin (SCL).
D7 (SI)	(serial data input)			In either case, pins $D_0$ to $D_7$ and $D_8$ to $D_{15}$ are in high impedance mode.
				When the chip is not selected, $D_0$ to $D_{15}$ are in high impedance mode.
RS	Index register/,	54	Input	When parallel data transfer has been selected, this pin is usually
	data/command selection			connected to the least significant bit of the standard CPU address bus
				and is used to distinguish between data from index registers and
				data/commands.
				RS = H: Indicates that data from $D_0$ to $D_{15}$ is data/command
				RS = L: Indicates that data from $D_0$ to $D_7$ is index register contents
				Also, when serial data transfer is selected, the level of the RS pin is
				fetched at the rising edge of the eighth clock of the serial clock and
				whether the data is index register contents or data/command is
				distinguished.
				RS = H: Indicates that the data input to SI is data/command.
				RS = L: Indicates that the data input to SI is index register contents.
IP₀ to IP₃	Input port	125, 127,	Input	This is a general-purpose input port. The status of these pins (H or L)
		129, 131		can be read via a command.
				Because this is a CMOS input, do not leave open.
OP₀ to	Output port	116 to 123	Output	This is a general-purpose output port. The status of these pins (H or L)
OP <sub>7</sub>				can be write via a command.
				Leave open when in unused.
Rsel	Oscillation signal select	28	Input	This pin is for oscillation signal selection. When in used external
				resistance connection oscillator circuit, this pin set H. When in used
				internal oscillator circuit, this pin set L.
				R <sub>SEL</sub> = H: External resistance connection oscillator circuit select
				R <sub>SEL</sub> = L: CR internal oscillator circuit select
OSCIN	Oscillation signal	32	Input	This pin is for oscillation signal input.
				$R_{SEL} = H$ : Connect 51 k $\Omega$ resistance between OSCIN and OSCOUT.
				R <sub>SEL</sub> = L: Leave open
OSCOUT	Oscillation signal	30	Output	This pin is for oscillation signal input.
	Ŭ	50		R <sub>SEL</sub> = H: Connect 51 k $\Omega$ resistance between OSCIN and OSCOUT.
				$R_{SEL} = L$ : Leave open
CSTB	GSTB logic signal	34	Output	This pin outputs STB signal for gate driver leveled by interface power
0315	Go i Diogic signal	54	Output	supply voltage (Vcc2). This output signal is reverse signal of GSTB.
				Suppry voltage (vooz). This output signal is reverse signal of GSTB.

#### 3.3 Gate Driver IC Control Pins

Symbol	Pin Name	Pad No.	I/O	Function
LPMG	Low power mode signal	138	Output	This is an output pin for low power mode (for the gate driver).
				Connect to the LPM pin of the gate driver.
GOE1	OE1 output for gate	135	Output	This pin is an output pin for the low power mode (for the OE1).
	driver			Connect to the OE1 pin of the gate driver.
				Timing signal for output, refer to 5.4 Display timing generator.
GOE <sub>2</sub>	OE2 output for gate	136	Output	This pin is the OE <sub>2</sub> output for the gate driver.
	driver			Connect to the OE <sub>2</sub> pin of the gate driver.
				Timing signal for output, refer to 5.4 Display timing generator.
GSTB	STB output for gate	133	Output	This pin is the STB output for the gate driver.
	driver			Connect to the STVR or STVL pin of the gate driver.
				Timing signal for output, refer to 5.4 Display timing generator.
GCLK	CLK output for gate	134	Output	This pin is the CLK output for the gate driver.
	driver			Connect to the CLK pin of the gate driver.
RGONG	Regulator control	137	Output	Regulator ON/OFF control of gate driver IC
				Connect to the RGONG pin of the gate driver.

#### 3.4 Power Supply Control Pins

Symbol	Pin Name	Pad No.	I/O	Function
LPMP	Low power mode signal	65	Output	Low power mode control signal output pin (for power-supply IC).
				This pin connects to LPM pin of power-supply IC.
DCON	DC/DC converter control	67	Output	DC/DC converter ON/OFF signal pin for power-supply IC.
				This pin connects DCON pin of power-supply IC.
RGONP	Regulator control	66	Output	Regulator ON/OFF control signal pin for power-supply IC.
				This pin connects to RGONP pin of power-supply IC.
Vcd11, Vcd12	VDD1 booster selection	64, 63	Output	Control signal to select x4/x5/x6/x7 booster of power-supply IC for $V_{CC1}$ .
				Connect to the VCD11 and VCD12 pins of the power-supply IC.
V <sub>CD2</sub>	VDD2 booster selection	62	Output	Control signal to select x2/x3 booster of power-supply IC for Vcc2.
				Connect to the V <sub>CD2</sub> pin of the power-supply IC.
VCE	Vo level selection	61	Output	Signal for selecting the level of the power-supply IC booster voltage, to
				be used for the maximum voltage of Vo. Selects that the booster
				voltage level is either the same level as VDD1 or a multiple of minus 1.
				Connect to the $V_{CE}$ pin of the power-supply IC.

 $\star$ 

#### 3.5 Driver-Related Pins

Symbol	Pin Name	Pad No.	I/O	Function
S1 to S396	Source output	556 to 365,	Output	Source output pins
		352 to 149		
VCOM	COM adjustment	85	Output	This pin is the common adjustment output.
VCOUT1	Center rectangle	81, 82	Output	This pin is the center rectangle signal output $(V_{p\cdot p})$ for common
	signal output			modulation between 0 V to Vs.
VCOUT2	Center rectangle	68	Output	This pin is the center rectangle signal output $(V_{p \cdot p})$ for common
	signal output			modulation between 0 V to Vcc1.
BGRIN	External-power-	90	Input	This is an external-power-supply connect pin for VCOM.
	supply connect			This pin is valid when BGRS (power supply control register 1: R25) =
				1. In this case, the reference voltage of the amplifier for setting the
				common waveform center value is input from outside the $\mu$ PD161622
				When BGRS = 0, power supply with built-in the $\mu$ PD161622 is set up
				as a standard voltage for common waveform center value setup.
				In this case, leave it open.
				For more detail, refer to 5.5 Common Adjustment.
VCOMR	VCOM setting	89	Input	Connects an external feedback resistor for VCOM setting.
	resistor connection			This pin is valid when $FBR_{SEL} = L$ . In this case, connect a feedback
				resistor between the VCOM pin and GND.
				When FBR <sub>SEL</sub> = H, the amplifier for setting the common waveform
				center value operates as a voltage follower. In this case, leave it open.
				For more detail, refer to 5.5 Common Adjustment.
FBRSEL	VCOM setting	92	Input	This pin is used to select the method of adjusting the amplifier for
	external circuit select			setting the common waveform center value used to set the COMMON
				drive waveform center level.
				FBR <sub>SEL</sub> = H: Voltage follower circuit used (VCOMR connected to VCOM
				internally)
	Basis power supply	77,	_	FBR <sub>SEL</sub> = L: External feedback resistor used This is operational amplifier output pin for the $\gamma$ -corrected power
CVPH,	for $\gamma$ -corrected	76,		supplies. Normally, this pin connects capacitor of 1 $\mu$ F
CVPL,	power supplies	75,		
CVNH,	perror coppilee	74		
	D/A converter	114 to 107	Input	These pins set the reference voltage of the amplifier for setting the
DAC <sub>0</sub> to DAC <sub>7</sub>	value setting		input	VCOM value used to set the COMMON drive waveform center level.
				These pins are valid when the VCOM output center value setting
				register (R29) = 00H and BGRS (R25: $D_6$ ) = 0.
				This pin is pulled up to the inside IC, therefore, connect to only Vss
				when in low level setting pin.
				For more details, refer to 5.5 Common Adjustment Circuit.

#### 3.6 Test or Other Pins

Symbol	Pin Name	Pad No.	I/O	Function
TOUT₀ to TOUT15,	Source output	19 to 4,	Output	This is output pin when $\mu$ PD161622 is in test mode.
TOSCO		26		Normally, leave it open.
TSTRTST,	COM adjustment	22,	Output	These pins are to set up test mode of $\mu$ PD161622.
TSTVIHL,		21,		Normally, fixed it to Vss.
TOSCI,		25,		
TOSCSELI,		24,		
TOSCSELO,		23,		
TBSEL1,		104,		
TBSEL <sub>2</sub>		105		
TBGR	Test input/output	106	I/O	This is output pin when $\mu$ PD161622 is in test mode.
				Normally, leave it open.
DUMMY	Dummy pin	1 to 3, 86, 87, 139	_	Dummy pin
		to 148, 353 to 364,		The dummy pins of pads No. 1, 2, 557, and 558 are wired using
		557 to 562		aluminum inside the $\mu$ PD161622.
				The dummy pins of pads No. 140, 141, 146, and 147 are wired
				using aluminum inside the $\mu$ PD161622.

#### 4. PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS

The I/O circuit types of each pin and recommended connection of unused pins are described below.

Pin Name	Input Type	I/O	Power supply		nection of Unused Pins	Note
PSX	Sobmitt triggor	Input	Vcc2	Parallel Interface Mode setting pin	Serial Interface	1
-	Schmitt trigger	Input			- dian	-
/RESET	Schmitt trigger	-	Vcc2	Always reset on power appli		-
/RD (E)	Schmitt trigger	Input	Vcc2	Connect to V <sub>CC2</sub> (when i80 series interface)	Connect to Vcc2 or Vss.	-
C86	Schmitt trigger	Input	Vcc2	Mode setting pin	Connect to Vcc2 or Vss.	1
D <sub>0</sub> to D <sub>5</sub>	Schmitt trigger	I/O	Vcc2	-	Leave open	-
D <sub>6</sub> (SCL)	Schmitt trigger	I/O	Vcc2	-		-
D7 (SI)	Schmitt trigger	I/O	Vcc2	-		_
D8 to D15	Schmitt trigger	I/O	Vcc2	-	Leave open	-
RS	Schmitt trigger	Input	Vcc2	Register setting pin		2
IP₀ to IP₃	Schmitt trigger	Input	Vcc1	Connect to Vcc1 or Vss.		-
OP <sub>0</sub> to OP <sub>7</sub>	-	Output	Vcc1	Leave open		-
OSCIN	CMOS	Input	Vcc2	Input external clock (R <sub>SEL</sub> = I Leave open (R <sub>SEL</sub> = L)	H)	-
OSCOUT	CMOS	Output	Vcc2	Leave open (R <sub>SEL</sub> = H/L)		-
CSTB	[ _	Output	Vcc2	Leave open		-
Rsel	Schmitt trigger	Input	V <sub>CC1</sub>	Mode setting pin		3
LPMG	-	Output	V <sub>CC1</sub>	Leave open		_
GOE1	_	Output	Vcc1	Always connect to the gate of	driver	_
GOE <sub>2</sub>	_	Output	Vcc1	Always connect to the gate of		_
GSTB	_	Output	V <sub>CC1</sub>	Always connect to the gate of	lriver	_
GCLK	_	Output	Vcc1	Always connect to the gate of		-
RGONG	-	Output	Vcc1	Always connect to the gate of		-
LPMP	_	Output	Vcc1	Leave open		-
DCON	_	Output	Vcc1	Always connect to the power	r IC	-
RGONP	-	Output	Vcc1	Always connect to the power	r IC	-
VCD11, VCD12	_	Output	Vcc1	Always connect to the power	r IC	-
Vcd2	-	Output	Vcc1	Always connect to the power	r IC	-
VCE	-	Output	Vcc1	Always connect to the power	r IC	-
VCOUT1	-	Output	Vs	Leave open		-
VCOUT2	-	Output	Vcc1	Leave open		-
BGRIN	-	Input	Vs	Leave open (BGRS = L [R25	5])	-
Vсом	-	Output	Vs	Leave open (FRB <sub>SEL</sub> = H)		-
VCOMR	_	Input	Vs	Leave open (FRB <sub>SEL</sub> = H)		-
TOUT <sub>0</sub> to TOUT <sub>15</sub>	-	Output	Vcc1	Leave open		-
TOSCO	-	Output	Vcc1	Leave open		
TSTRTST	-	Input	Vcc1	Connect to Vss.		-
TSTVIHL	-	Input	Vcc1	Connect to Vss.		-
TOSCI	-	Input	Vcc1	Connect to Vss.		-
TOSCSELI	-	Input	Vcc1	Connect to Vss.		_
TOSCSELO	-	Input	Vcc1	Connect to Vss.		-
TBSEL1	-	Input	Vcc1	Connect to Vss.		-
TBSEL2	-	Input	Vcc1	Connect to Vss.		-
TBGR	-	I/O	Vcc1	Leave open		-

Notes 1. Connect to  $V_{CC2}$  or  $V_{SS}$ , depending on the mode selected.

- 2. Input either H or L by CPU, depending on the register selected
- 3. Connect to Vcc1 or Vss, depending on the mode selected.

#### 5. DESCRIPTION OF FUNCTIONS

#### 5.1 CPU Interface

#### 5.1.1 Selection of interface type

The  $\mu$  PD161622 chip transfers data using a 16-bit bi-directional data bus (D<sub>15</sub> to D<sub>0</sub>), 8-bit bi-directional data bus (D<sub>7</sub> to D<sub>0</sub>) or a serial data input (SI). Setting the polarity of the PSX pin as either H or L enables the selections shown in table 5–1 below.

					Tuble						
PSX	BMD	Mode	/CS	RS	/RD (E)	/WR (R,/W)	C86	D <sub>15</sub> to D <sub>8</sub>	D7	D <sub>6</sub>	D₅ to D₀
Н	0	16-bit parallel	/CS	RS	/RD (E)	/WR (R,/W)	C86	D <sub>15</sub> to D <sub>8</sub>	D7	D <sub>6</sub>	D₅ to D₀
Н	1	8-bit parallel	/CS	RS	/RD (E)	/WR (R,/W)	C86	Hi-Z <sup>Note1</sup>	D7	D <sub>6</sub>	D₅ to D₀
L	X Note2	Serial Note3	/CS	RS	Note2	Note2	Note2	Hi-Z <sup>Note1</sup>	SI	SCL	Hi-Z <sup>Note1</sup>

Table 5–1.

Notes 1. Hi-Z: High impedance

2. X: Don't care (1 or 0)

3. In serial mode, read function is not available.

#### 5.1.2 Parallel interface

When the parallel interface has been selected (PSX = H), setting the C86 pin as either H or L enables a direct connection to an i80 series or M68 series CPU (see table 5-2 below).

Table 5–2.

C86	Mode	/RD (E)	/WR (R,/W)
Н	M68 series CPU	E	R, /W
L	i80 series CPU	/RD	/WR

The data bus signal is identified according to the combination of the RS, /RD (E), and /WR (R, /W) signals, as shown in the following table 5–3.

#### Table 5–3.

Common	M68 series CPU	i80 seri	es CPU	Function
RS	R, /W	/RD	/WR	i unotori
Н	Н	L	Н	Read display data and registers
Н	L	Н	L	Write display data and registers
L	Н	L	Н	Prohibited
L	L	Н	L	Write to control index register

NEC

Moreover, when using the parallel interface, it is possible to use the BMD flag ( $D_7$  of the data access control register (R5) to select the length of the data to be transmitted as either 16 bits (BMD = 0) or 8 bits (BMD = 1). This setting is valid for the display data written as DR data to the display memory register (R12).

The relationship between the command input and the data bus length is as follows.

- Commands other than those of the display memory register (R12) are executed in 1-byte units regardless of the value of BMD (bus length setting flag in data access control register (R5)).
- Display memory register (R12) commands are executed in 1-byte units when BMD = 1, and in 1-word units when BMD = 0.

#### (1) Commands other than those of the display memory register (R12)

BMD = 1 (8-bit data bus)

Pin	D7	D6	D5	D4	D3	D2	D1	Do
Data	D7	D6	D5	D4	D3	D2	D1	Do

#### BMD = 0 (16-bit data bus)

Data Note Note Note Note Note Note Note D7 D6 D5 D4 D3 D2 D1 D0	Pin	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D0
	Data	Note	D7	D6	D5	D4	Dз	D2	D1	D0							

Note 0 or 1

#### (2) Display memory register (R12)

BMD = 1 (8-bit data bus)

Pin	D7	D6	D5	D4	D3	D2	D1	Do
Data	D7	D6	D5	D4	D3	D2	D1	Do

BMD = 0 (16-bit data bus)

Pin	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Data	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	Dз	D2	D1	Do



#### Relationship data bus and display RAM (16-bit parallel interface: BMD = 0)

#### Data bus side

							16	bit							
DB15	DB14	DB13	DB12	DB11	DB10	DB9	DBଃ	DB7	DB6	DB₅	DB4	DB₃	DB <sub>2</sub>	DB1	DB <sub>0</sub>
D15	D14	D13	D12	D11	D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0							Do			
		Dot 1		Dot 2 Dot 3											
						1 p	ixel (= 1	X addre	ss)						

Display RAM side

#### Relationship data bus and display RAM (18-bit parallel interface: BMD = 1)

Data bus side

			8 bit (1:	st byte)							8 bit (2ı	nd byte)			
DB7	DB <sub>6</sub>	DB₅	DB4	DB₃	DB <sub>2</sub>	DB1	DB₀	DB7	DB <sub>6</sub>	DB₅	DB4	DB₃	DB <sub>2</sub>	DB1	DB <sub>0</sub>
D15	D14	D13	D12	D11	D10	D۹	D8	D7	D <sub>6</sub>	D₅	D4	Dз	D2	D1	Do
		Dot 1     Dot 2     Dot 3													
1 pixel (= 1X address)															

Display RAM side



Figure 5–1. Example of 16-bit Data Access (i80 series interface, BMD = 0)







#### (1) i80 Series Parallel Interface

When i80 series parallel data transfer has been selected, data is written to the  $\mu$  PD161622 at the rising edge of the /WR signal. The data is output to the data bus when the /RD signal is L.



Figure 5–3. i80 Series Interface Data Bus Status

#### (2) M68 Series Parallel Interface

When M68 series parallel data transfer has been selected, data is written at the falling edge of the E signal when the R,/W signal is L. In a data read operation, data is output at the rising edge of the E signal in a period when the R,/W signal is H. The data bus is released (Hi-Z) at the falling edge of the E signal.





NEC

#### 5.1.3 Serial interface

When the serial interface has been selected (PSX = L), if the chip is active (/CS = L), serial data input (SI) and serial clock input (SCL) can be received. Serial data is read from  $D_7$  and then from  $D_6$  to  $D_0$  on the rising edge of the serial clock, via the serial input pin. This data is synchronized on the eighth serial clock's rising edge and is then converted to parallel data for processing.

RS input is used to judge serial input data as display data or command data when RS = H the data is display data and when RS = L the data is command data. When the chip enters active mode, RS input is read at the rising edge after every eighth serial clock and is then used to judge the serial input data. The serial interface signal chart is shown below.





Remarks 1. If the chip is not active, the shift register and counter are reset to their initial settings.

- 2. The data read function is disabled during serial interface mode.
- **3.** When using SCL wiring, take care concerning the possible effects of terminating reflection and noise from external sources. Our recommends checking operation with the actual device.

#### 5.1.4 Chip select

The  $\mu$  PD161622 has two chip select pins (/CS). The CPU parallel and serial interfaces can be used only when /CS = L. When the chip select pin is inactive, D<sub>0</sub> to D<sub>15</sub> are set to high impedance (invalid) and input of RS, /RD, or /WR is not active. If a serial interface mode has been set, the shift register and counter are both initialized.

#### 5.1.5 Access to display data RAM and internal registers

When the CPU accessed the  $\mu$  PD161622, the CPU only has to satisfy the requirement of the cycle time (tcyc) and can transfer data at high speeds. Usually, it is not necessary for the CPU to take wait time into consideration.

A high-speed RAM write function, as well as the ordinary RAM write function, is provided for writing data to the display data RAM. By using the high-speed write function, data can be written to the display RAM at an access speed four times faster than that of the ordinary RAM write function. Therefore, applications, such as motion picture display where the display data must be rewritten at high speeds, can be supported. For details, refer to **5.2.5 High-speed** 

#### RAM write mode

Dummy data is not required when either reading or writing data. In the  $\mu$  PD161622, data of the display memory register (R12) cannot be read. This relationship is shown in Figure 5–6.

Note that when in write mode of data at high speed for data read mode of read cycle time, this mode equals to normal mode.

#### Figure 5–6. Image of internal access to display RAM

#### Writing



#### Reading (display memory register)



#### Reading (registers other than display memory register)



#### 5.2 Display Data RAM

This RAM stores dot data for display and consists of 2,112 bits (132 x 16) x 176 bits. Any address of this RAM can be accessed by specifying an X address and an Y address.

Display data D<sub>0</sub> to D<sub>15</sub> transmitted from the CPU corresponds to the pixels on the LCD (refer to Table 5–5).

D15	D14	D13	D12	D11	D10	D9	D8	D7	D <sub>6</sub>	D5	D4	D3	D2	D1	D <sub>0</sub>
		Dot 1					Do	ot 2					Dot 3		
						Pix	el 1 (= 1	x addre	ss)						

Table 5-5. Display Data RAM

#### 5.2.1 X address circuit

An X address of the display data RAM is specified by using the X address register as shown in Figure 5–8. If the X address increment mode (INC = 0: data access control register: R5) is used, the specified X address is incremented or decremented by one each time display data is written. Whether the address is incremented or decremented by the XDIR flag of data access control register (R5) as shown in Table 5–6.

In the increment mode, the X address is incremented up to 83H. If more display data is written, the Y address is incremented (YDIR = 0) or decremented (YDIR = 1), and the X address returns to 00H.

In the decrement mode, the X address is decremented to 00H. If more display data is written, the Y address is incremented (YDIR = 0) or decremented (YDIR = 1), and the X address returns to 83H.

#### 5.2.2 Y address circuit

A Y address of the display data RAM is specified by using the Y address register as shown in Figure 5–8. If the Y address increment mode (INC = 1: data access control register: R5) is used, the specified Y address is incremented or decremented by one each time display is written. Whether the address is incremented or decremented is specified by the YDIR flag of data access control register (R5) as shown in Table 5–6.

In the increment mode, the Y address is incremented up to AFH. If more display data is written, the X address is incremented (XDIR = 0) or decremented (XDIR = 1), and the Y address returns to 00H.

In the decrement mode, the Y address is decremented to 00H. If more display data is written, the X address is incremented (XDIR = 0) or decremented (XDIR = 1), and the Y address returns to AFH.

The relationship between the setting of INC, XDIR, and YDIR of data access control register (R5) and the address is as follows:



#### Table 5–6. Data Access Control Register (R5) Setting

INC	Setting
0	The address is successively incremented or decremented in the X direction when data is accessed.
1	The address is successively incremented or decremented in the Y direction when data is accessed.

XDIR	IR Setting						
0	Increments the X address (+1) when data is accessed.						
1	Decrements the X address (-1) when data is accessed.						

YDIR	Setting
0	Increments the Y address (+1) when data is accessed.
1	Decrements the Y address (-1) when data is accessed.

#### Table 5–7. Combination of INC, XDIR, and YDIR, and Address Direction

INC	XDIR	YDIR	Image of Address Scanning
0	0	0	A-1
	0	1	A-2
	1	0	A-3
	1	1	A-4
1	0	0	B-1
	0	1	B-2
	1	0	B-3
	1	1	B-4

Caution If the access direction is changed by using INC, XDIR, or YDIR, be sure to set the X address register (R6) and Y address register (R7) before accessing the display RAM.

#### Figure 5–7. Combination of INC, XDIR, and YDIR, and Address Scanning Image



#### 5.2.3 Column address circuit

When the contents of the display data RAM are displayed, column addresses are output to the SEG output pins as shown in Figure 5–8.

The correspondence relationship between the column addresses of the display RAM and segment outputs can be reversed by the ADC flag (segment driver direction select flag) of control register 1 (R0) as shown in Table 5–8. This reduces the restrictions on chip layout when the LCD module is assembled.

Table 5–8. Relationship between Column Address of Display RAM and Segment Output

SEG Out	SEG Output SEG1		SEG <sub>2</sub>		SEG <sub>385</sub>	SEG <sub>386</sub>		
ADC	0	000H	000H	$\rightarrow$	Column address	18AH	18BH	
	1	18BH	18AH	$\leftarrow$	Column address	$\leftarrow$	001H	000H



#### Figure 5–8. µ PD161622 RAM Addressing

			Source	ADC=0	S1	S2	S3	S4	S5	Y6			S391	S392	S393	S394	S395	S396
			output	ADC=1	S396	S395	S394	S393	S392	S391			S6	S5	S4	S3	S2	S1
				X-address		000H			001H					08EH			08FH	
				Column addres	000H	001H	002H	003H	004H	005H			186H	187H	188H	189H	18AH	18BH
					D15D11	D10D5	D4D0	D15D11	D10D5	D4D0			D15D11	D10D5	D4D0	D15D11	D10D5	D4D0
Gate	output	Y-address																
R,/L=H	R,/L=L																	
01	O176	00H																
O2	O175	01H																
		_																
O87	O90	56H																
O88	O89	57H																
O89	O88	58H									Display area	1						
O90	O87	59H																
1		1																
O175	02	AEH																
O176	01	AFH																

#### 5.2.4 Arbitrary address area access (window access mode (WAS))

With the  $\mu$ PD161622, any area of the display RAM selected by the MIN.··X/Y address registers (R8 and R10) and MAX.· X/Y address registers (R9 and R11) can be accessed.

★ A setup of data access control (R5): WAS = 1 chooses window access mode. And µPD161622 accesses only the domain set up by MIN.· X/Y address registers and MAX.· X/Y address registers. The address scanning setting by INC, XDIR, and YDIR of data access control register (R5) is also valid in window access mode, in the same manner as when data is normally written to the display RAM. In addition, data can be written from any address by specifying the X address register (R6) and Y address register (R7).

Note that the display RAM must be accessed after setting the X address register (R6) and Y address register (R7) if the window access area has been set or changed by the MIN. X/Y address register or MAX. X/Y address register.





Cautions 1. When using the window access mode, the relationship between the start point and end point shown in the table below must be established.

	Item	Address Relation Ship
X ad	dress	00H $\leq$ MIN.·X address $\leq$ X address (R4) MAX.·X address $\leq$ 83H
Y ad	dress	00H $\leq$ MIN. Y address $\leq$ Y address (R5) MAX. Y address $\leq$ AFH

- 2. If invalid address data is set as the MIN./MAX.·address, operation is not guaranteed.
- 3. Do not specify any value other than the address value 4n-n (n = 1 to 33) for the X address in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.
- 4. Access the display RAM after setting the X address register (R6) and Y address register (R7) if the window access area has been set or changed by the MIN.· X/Y address register or MAX.· X/Y address register.



Figure 5–10. Example of Sequence in Window Access Mode

#### 5.2.5 High-speed RAM write mode

With the  $\mu$ PD161622, two types of access modes can be selected for accessing the display RAM.

The  $\mu$ PD161622 has a high-speed RAM write function, as well as an ordinary RAM write function. By using the highspeed write function, data can be written to the display RAM at an access speed four times faster than that of the ordinary RAM write function. Therefore, applications, such as motion picture display where the display data must be rewritten at high speeds, can be supported.

Phase-out/Discontinued

When the high-speed RAM write mode is selected by using BSTR of the data access control register (R5), data is temporarily stored in an internal register of the  $\mu$ PD161622.

When data of 64 bits (16 bits x 4) has been stored in the register, it is written to the display RAM. It is also possible to write the next data to the internal register while the first data is being written to the RAM.

In the high-speed RAM write mode, however, the CPU must transmit data in units of 64 bits (4 pixels) have been written to the internal register. If data of less than 64 bits is transmitted in the high-speed RAM write mode, this data is not written to the display RAM. Therefore, CPU data is not reflected on the LCD display even if it is transmitted. In this case, the data that is not reflected remains stored in the register. When the next data is transmitted, it is written to the register from where the preceding data is stored. However, if the chip select signal is disserted inactive (/CS = H) in the middle of data transfer, and then asserted active again and when the display data register (R12) is set, the register is initialized. Consequently, the data stored in the register is lost.

It is therefore recommended to transmit display data in 64-bit units when using the high-speed RAM write mode.



Figure 5–11. Image of Operation in High-speed Write Mode

### Caution Do not specify any value other than the address value 4n–n (n = 1 to 33) for the X address (R6) in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.



#### Figure 5–12. Example of Sequence in High-Speed RAM Write Mode (with 16-Bit Parallel Interface)



**Note** Do not specify any value other than the address value 4n–n (n = 1 to 33) for the X address (R6) in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.

NEC

#### 5.3 Oscillator

The *μ* PD161622 has a CR oscillator (with external R), which generate the display clock. When RsEL is L, an internal CR oscillator is selected. Leave both OSCIN pin and OSCOUT open. When RsEL is H, an external oscillator is selected. ★ Connect 51 kΩ resistance between OSCIN and OCSOUT pin.

This oscillator also has a calibration function, which is available by itself to set the number of frame frequency of display driving. Frame frequency calibration is set by calibration register (R45). The time to select one line is set by the calibration start and stop commands.

Figure 5–13. Frame Frequency Calibration



The calibration function involves counting the number of oscillation clocks generated between the start and stop signals and storing that number in a register. The number of oscillation clocks is then continually compared with this register value in subsequent operations, and the time of the clock number stored in the register is set as 1 line selection time, and used as the internal reference clock.

Using the time to set calibration (tcal) can be selected either tcal or tcal x 2 through control register (R1): LTS.





#### 5.4 Display Timing Generator

#### 5.4.1 Drive timing

The  $\mu$  PD161622 generates the TFT-LCD drive timing inside the  $\mu$  PD161622. The TFT-LCD panel is driven at the timing of one line selection period generated based on the calibration time (t<sub>cal</sub>) set by the calibration function, as shown in the figure below. One line selection period is made up of a pre-charge period, a source output period, and the  $\mu$  PD161622 output control clock. The pre-charge and source output periods are set by the pre-charge period setting register (R46) and calibration register (R45), respectively, based on the following expressions.

1 line selection period =  $t_{cal}$ Pre-charge period =  $t_{pr}$ Source output period =  $t_{sout}$ 

 $t_{cal:} Calibration setting time [R45]$  $t_{pr} = (1/fosc) x (CLK_{pr} + 2 CLK)$  $t_{sout} = t_{cal} - (t_{pr} + 3 CLK)$ 

CLK<sub>cal</sub>: Calibration setting time (t<sub>cal</sub>) clock number = t<sub>cal</sub> ÷ (1fosc) CLKpr: Pre-charge peiod setting register clock number [R46: PLIMn] n 1 CLK = 1/fosc fosc: Oscillator frequency

## **Phase-out/Discontinued**

#### Figure 5–15. 1-line Select Time





The display timing generator generates the timing signals for the internal timing of the source driver and for the gate driver. The output timings for normal operation, for normal operation  $\rightarrow$  stand-by mode, and for stand-by mode  $\rightarrow$  normal operation, are shown below.





## **Phase-out/Discontinued**







#### Figure 5–18. Normal Operation $\rightarrow$ Stand-by Input (during line inversion) (1) Reference


#### Figure 5–19. Normal Operation $\rightarrow$ Stand-by Input (during line inversion) (2) Reference







NEC

#### 5.5 Common Adjustment Circuit

To generate common output, the center voltage of the common waveform is output from the VCOM pin along with output of a 0 to Vs (V) square waveform from the VCOUT1 pin and 0 to Vcc1 (V) from VCOUT2. The level of the VCOM output can be adjusted using as external resistor.



The VCOM voltage formulas are shown below.

★ <When internal power supply is used 1 (BGRS [D<sub>6</sub>] of R25 = 0, PVCOM (D<sub>3</sub>) = 0)> COM voltage = (1+R1/R2) x VBGR x ( $\alpha \div 256$ ) VBGR = 3.0 V TYP.  $\alpha$  = VCOM electronic volume register [R29]

<When internal power supply is used 2 (BGRS [D<sub>6</sub>] of R25 = 0, PVCOM (D<sub>3</sub>) = 1)> COM voltage = (1+R1/R2) x Vs x ( $\alpha \div 256$ )  $\alpha$  = VCOM electronic volume register [R29]

```
<When external power supply is used (BGRS [D<sub>6</sub>] of R25 = 1)>
COM voltage = (1+R1/R2) x VBGRIN
VBGRIN = external power supply voltage (voltage input from BGRIN)
```

<Recommended values for R1 to R3, and C1>

Use the values listed below as a guideline. The user is responsible for ultimately determining the resistance values and recommended values based on careful evaluation on actual panels.

R1: 200 K R2: 51 to 100 K R3: 51 to 100 K C1: 10 μF

#### 5.6 Rectangular Signal Generator

This circuit generates a common rectangular signal. A rectangular wave of 0 to  $V_S$  (V) is output from the VCOUT1 pin, and a wave of 0 to  $V_{CC1}$  (V) is output from the VCOUT2 pin. The common output wave necessary for driving an LCD can be generated by connecting an external circuit as shown in Figure 5–21.

#### 5.7 Reference Voltage Generator (VBGR)

The  $\mu$  PD161622 has a reference voltage generator for the voltage regulator. This reference voltage generator generates a constant voltage from V<sub>CC1</sub>. The constant voltage generated by this circuit is connected to the input of the operational amplifier that adjusts the center level of the COMMON drive output, via a D/A converter.

By using this voltage, therefore, the center level of the COMMON drive output can be kept constant, without being affected by fluctuations in the supply voltage.

The common output waveform necessary for driving an LCD can be generated by connecting the external circuit show in Figure 5–21.

When the internal reference voltage generator is not used (R25: BGRS = 1), directly input the reference voltage to the operational amplifier that adjusts the center level of the COMMON drive output.

#### 5.8 D/A Converter Circuit

The  $\mu$  PD161622 is provided with an internal D/A converter to adjust the voltage of the reference voltage generator for the voltage regulator. This D/A converter divides the constant voltage generated by the reference voltage generator (VBFR) by 256, and a level of voltage between VBGR and Vss can be selected by setting the VCOM electronic volume register (R29).

In addition, this D/A converter also has a function to select a level by using an external pin. If the set value of the VCOM electronic volume register (R29) is 00H, the set statuses of the DAC<sub>7</sub> to DAC<sub>0</sub> pins are valid.

When DACn pin input is valid (R29 = 00H), these pins are pulled up internally, so only the pins that are to be set to L should be connected to Vss.

	EV7	EV <sub>6</sub>	EV₅	EV4	EV <sub>3</sub>	EV <sub>2</sub>	EV1	EV <sub>0</sub>		
	DAC <sub>7</sub>	DAC <sub>6</sub>	DAC₅	DAC <sub>4</sub>	DAC₃	DAC <sub>2</sub>	DAC <sub>1</sub>	DAC <sub>0</sub>	α	Remark
00H	0	0	0	0	0	0	0	0	DACn set value	R29
									0	DACn
01H	0	0	0	0	0	0	0	1	2	
02H	0	0	0	0	0	0	1	0	3	
03H	0	0	0	0	0	0	1	1	4	
$\downarrow$				$\downarrow$					$\downarrow$	
FEH	1	1	1	1	1	1	1	0	255	
FFH	1	1	1	1	1	1	1	1	256	

Table 5–9. α Setting of VCOM Electronic Volume Register (R25: BGRS = 0)

★

#### 5.9 *y*-Curve Correction Power Supply Circuit

The  $\mu$  PD161622 includes a  $\gamma$ -curve correction power supply circuit. If the internal  $\gamma$ -curve correction matches the LCD characteristics, no external components are necessary. This power circuit has white level and black level reference voltage generators on the positive and negative polarity sides, and also supports unbalanced driving. The reference voltage generators consist of a D/A converter and an operational amplifier and divide Vs to Vss by 256. One level of voltage can be selected by using the contrast value setting registers (R36 to R39)



Figure 5–22. *P*Curve Correction Circuit



Figure 5–23. Relati	onship of TFT Drive	Voltage	(normally white)
---------------------	---------------------	---------	------------------

	Drive level	Setting register	
VPH	Positive polarity, black	Contrast value setting register 1	R36
VNH	Negative polarity, white	Contrast value setting register 2	R37
VPL	Positive polarity, black	Contrast value setting register 3	R38
VNL	Negative polarity, white	Contrast value setting register 4	R39

The value of each amplifier output can be expressed as follows and the value of  $\beta$  can be set as shown in Table 5–10 and 5–11by using the contrast value registers (R36 to R39)

VNL, BVPL, VNH, VPH = ( $\beta \div 256$ ) x Vs

Caution The usable range in which each output level of VPH, VNH, VPL, and VNL can be set depends on the  $\gamma$ -curve.

R36	GPH7	GPH6	GPH5	GPH4	GPH3	GPH2	GPH1	GPH0	$\beta$ value setting or
R37	GNH7	GNH6	GNH5	GNH4	GNH3	GNH2	GNH1	GNH0	status setting
00H	0	0	0	0	0	0	0	0	Fixed to Vs (amplifier OFF)
01H	0	0	0	0	0	0	0	1	255
02H	0	0	0	0	0	0	1	0	254
03H	0	0	0	0	0	0	1	1	253
$\downarrow$				$\downarrow$					$\downarrow$
FEH	1	1	1	1	1	1	1	0	2
FFH	1	1	1	1	1	1	1	1	1

R36	GPL7	GPL6	GPL5	GPL4	GPL3	GPL2	GPL1	GPL0	$\beta$ value setting or
R37	GNL7	GNL6	GNL5	GNL4	GNL3	GNL2	GNL1	GNL0	Statement setting
00H	0	0	0	0	0	0	0	0	Fixed to Vs (amplifier OFF)
01H	0	0	0	0	0	0	0	1	255
02H	0	0	0	0	0	0	1	0	254
03H	0	0	0	0	0	0	1	1	253
$\downarrow$				$\downarrow$					$\downarrow$
FEH	1	1	1	1	1	1	1	0	2
FFH	1	1	1	1	1	1	1	1	1

#### Table 5–11. $\gamma$ Contrast Value Setting and Electronic Volume Register $\beta$ Setting 1 (VPL, VNL)

#### Relationship between Setting Value of R36 to R39 Registers and Switch Status (Gsel[R1] = 1)

Register	Setting value	Switch	Status	Amplifier
Dac	00H	0000	ON	OFF
R36	Other than 00H	SR36	OFF	ON
D07	00H	0.007	ON	OFF
R37	Other than 00H	SR37	OFF	ON
<b>D</b> 20	00H	0000	ON	OFF
R38	Other than 00H	SR38	OFF	ON
<b>D</b> 20	00H	0000	ON	OFF
R39	Other than 00H	SR39	OFF	ON

The relationship between the setting of the contrast value setting register and the driven waveform is explained next, taking the  $\gamma$ -curve in Figure 5–22 as an example.

Table 5–12. Switch Status when	μCurve Correction Power Supply Circuit is not used (Gsel[R1] = 0)

Delerity		÷		Switch	status			
Polarity	SPH1	SNL1	SNH1	SPL1	SPH2	SNL2	SNH2	SPL2
Positive	х	х	х	х	ON	OFF	OFF	ON
Negative	х	х	х	х	OFF	ON	ON	OFF

**Remark** x: Switch is normally OFF with the amplifier OFF.

#### Relationship of drive voltage (normally white)





Deleritu				Switch	status			
Polarity	SPH1	SNL1	SNH1	SPL1	SPH2	SNL2	SNH2	SPL2
Positive	ON	OFF	OFF	ON	х	х	х	х
Negative	OFF	ON	ON	OFF	х	x	х	х

Remark x: Switch is normally OFF

#### Relationship of drive voltage (normally white)



★

# **Phase-out/Discontinued**



Figure 5–24. TFT Drive Voltage Level



Oreversi	Displa	ay Data	Resis	stance (k <u>Ω</u> )	V tuqtuO	oltage (V)
Gray scale	D <sub>10</sub> - D <sub>5</sub>	D15 - D11, D4 - D0	r 1	1.587		Negative Voltage
0	00H	00H	r 2	1.226	4.901	0.107
1	01H	-	r 3	2.453	4.824	0.190
2	02H	_	r 4	3.390	4.671	0.356
3	02H 03H	 01H		4.112	4.071	0.586
			r 5			
4	04H	-	r 6	4.905	4.202	0.864
5	05H	02H	r 7	1.731	3.895	1.196
6	06H	-	r 8	1.443	3.787	1.313
7	07H	03H	r 9	1.587	3.697	1.411
8	08H	-	r 10	1.515	3.598	1.519
9	09H	04H	r 11	1.082	3.503	1.621
10	0AH	-	r 12	1.082	3.436	1.694
11	0BH	05H	r 13	1.154	3.368	1.768
12	0CH	-	r 14	1.226	3.296	1.846
13	0DH	06H	r 15	1.298	3.219	1.929
14	0EH	-	r 16	1.082	3.138	2.017
15	0FH	07H	r 17	0.649	3.070	2.090
16	10H	-	r 18	0.721	3.030	2.134
10	11H	 08H	r 19	0.721	2.985	2.183
18	12H	001	r 20	0.794	2.985	2.183
18	12H	 09H	r 20	0.721	2.935	2.285
-	-	090				
20	14H	-	r 22	0.505	2.840	2.339
21	15H	0AH	r 23	0.577	2.809	2.373
22	16H	-	r 24	0.577	2.773	2.412
23	17H	0BH	r 25	0.577	2.737	2.451
24	18H	-	r 26	0.505	2.701	2.490
25	19H	0CH	r 27	0.433	2.669	2.524
26	1AH	-	r 28	0.433	2.642	2.554
27	1BH	0DH	r 29	0.433	2.615	2.583
28	1CH	-	r 30	0.433	2.588	2.612
29	1DH	0EH	r 31	0.505	2.561	2.642
30	1EH	-	r 32	0.361	2.529	2.676
31	1FH	0FH	r 33	0.433	2.507	2.700
32	20H	_	r 34	0.433	2.480	2.729
33	21H	10H	r 35	0.433	2.453	2.759
34	22H	1011	r 36	0.433	2.426	2.788
35	23H		r 37	0.433	2.399	2.817
36	24H		r 38	0.433	2.372	2.847
37	25H	 12H	r 39	0.505	2.344	2.876
38	26H	-	r 40	0.303	2.313	2.910
39	2011 27H	 13H	r 40	0.433	2.313	2.939
	2711 28H	-				
40	-	-	r 42	0.433	2.259	2.969
41	29H	14H	r 43	0.505	2.232	2.998
42	2AH	-	r 44	0.361	2.200	3.032
43	2BH	15H	r 45	0.433	2.178	3.057
44	2CH	-	r 46	0.433	2.151	3.086
45	2DH	16H	r 47	0.361	2.124	3.115
46	2EH	-	r 48	0.361	2.101	3.140
47	2FH	17H	r 49	0.361	2.078	3.164
48	30H	-	r 50	0.361	2.056	3.188
49	31H	18H	r 51	0.433	2.033	3.213
50	32H	-	r 52	0.433	2.006	3.242
51	33H	19H	r 53	0.433	1.979	3.271
52	34H	_	r 54	0.505	1.952	3.301
53	35H	1AH	r 55	0.505	1.921	3.335
54	36H	-	r 56	0.505	1.889	3.369
55	37H	 1BH	r 57	0.721	1.858	3.403
56	38H	-	r 58	0.721	1.812	3.452
57	39H	- 1CH	r 59	0.721	1.767	3.501
58	3AH	-	r 60	0.866	1.713	3.560
59	3BH	1DH	r 61	1.587	1.659	3.618
60	3CH	-	r 62	2.597	1.560	3.726
61	3DH	1EH	r 63	2.597	1.398	3.901
62	3EH	-	r 64	12.047	1.235	4.077
63	3FH	1FH	r 65	7.719	0.482	4.893

#### Table 5–14. *p*Curve Correction Circuit (*p*correction resistance)

**Phase-out/Discontinued** 

Figure 5–25. *y*-Curve Corrected Circuit (*y*-corrected resistance value)





Figure 5–26. Internal Connection of Vo to V5, VRH, VRL1, and VRL2

### <u>NEC</u>

#### 5.10 Partial Display Mode

The  $\mu$  PD161622 is provided with a function that allows sections within the screen to be displayed separately (partial display mode). The start line of the area to be displayed in partial display mode is set using the partial display area start line register (R20, R21), the number of lines in the area to be displayed is set using the partial display area line count register (R22, R23), and the color of the area not to be displayed is set using the partial off area color register (R19). If "1" is set in the partial display area line count registers (R22, R23), the partial display areas each become 1 line. If "0" is set, there are no partial display areas but only normal display areas.

The non-display area indicated by R20 and R22 is called Partial 1, and the non-display area indicates by R21 and R23 is called Partial 2. The Partial 2 setting is enabled only when the Partial 1 setting has been performed (when R22  $\neq$  0). Therefore, to set only one area as a non-display area, perform only the setting for Partial 1.

Low power consumption cannot be achieved if only the partial mode is set. If low power consumption is required, the mode must be switched to the 8-clor mode.



#### Figure 5–26. Partial Display Mode

Cautions 1. The "scroll step count register (R17)" command is ignored in the partial display mode.

2. The specified partial areas must not directly overlap, and the Partial 1 area and Partial 2 area must be separated by at least one line. If the areas overlap, only the Partial 1 settings are valid, and partial display is not performed for the Partial 2 area.

When setting the partial display areas, be sure to observe the following relationship.
 "00H" ≤ R20 (R21)
 R22 (R23) ≤ "AFH"

The following sequence is recommended to avoid display malfunction when switching from normal display mode to partial display mode and vice versa.

## Phase-out/Discontinued

#### (1) Recommended sequence for switching from normal display mode to partial display mode



Notes 1. <2> to <5> can be executed in any order.

2. <6> must be executed after <4> and <5> have been set.

NEC

#### (2) Recommended sequence for switching from partial display mode to normal display mode



**Note** <2> to <3> can be executed in any order.

### (3) Recommended sequence for switching from partial display mode to partial display mode (switching the partial display area)



Notes 1. <2> to <4> can be executed in any order.

- 2. Execute <2> only when necessary.
- **3.** <5> must be executed after <3> and <4> have been set.

#### (4) Partial display setting examples

#### Setting A-1

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	00H	Sets Y address 00H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

#### Setting A-2

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	58H	Sets Y address 58H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

#### Setting A-3

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	84H	Sets Y address 84H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

#### Setting A-4

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	2CH	Sets Y address 2CH
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

### μPD161622

#### Figure 5–28. Partial Display Setting Examples







#### 5.11 Screen Scroll

The  $\mu$  PD161622 has a screen scroll function. Any area of the screen can be scrolled by using the scroll area start line register (R15), scroll area line count register (R16), and scroll step count register (R17) to set the Y address of the top line of the area to be scrolled, the count of lines of the area to be scrolled, and the scroll step number, respectively.

Note that in partial mode, the screen scroll function is disabled.

SSL7	SSL6	SSL5	SSL4	SSL3	SSL2	SSL1	SSL0	Start Line Y Address
0	0	0	0	0	0	0	0	00Н
0	0	0	0	0	0	0	1	01H
0	0	0	0	0	0	1	0	02H
0	0	0	0	0	0	1	1	03H
				$\downarrow$				$\downarrow$
1	0	1	0	1	1	0	1	ADH
1	0	1	0	1	1	1	0	AEH
1	0	1	0	1	1	1	1	AFH

#### Table 5–15. Scroll Area Start Line Register (R15)

SAW7	SAW6	SAW5	SAW4	SAW3	SAW2	SAW1	SAW0	Scroll Area Line Number
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	1	0	3
0	0	0	0	0	0	1	1	4
				$\downarrow$				$\downarrow$
1	0	1	0	1	1	0	1	174
1	0	1	0	1	1	1	0	175
1	0	1	0	1	1	1	1	176

#### Table 5–16. Scroll Area Line Count Register (R16)

SST7	SST6	SST5	SST4	SST3	SST2	SST1	SST0	Scroll Step Number
0	0	0	0	0	0	0	0	0 (no scroll)
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	1	1	3
				$\downarrow$				$\downarrow$
1	0	1	0	1	1	0	1	173
1	0	1	0	1	1	1	0	174
1	0	1	0	1	1	1	1	175

#### Table 5–17. Scroll Step Count Register (R17)

Scrolling must be set using the following sequence.



#### (1) Recommended scroll sequence



Notes 1. <1> to <2> can be executed in any order.

2. <3> must be executed after <1> and <2> have been set.

Remark Set SSTn to 00H to disable the scroll operation. No particular sequence is required for this.

Cautions 1. If the sum of the values of SSLn and SAWn is 176 (AFH) or over, it is invalid (no scroll operation).

2. Set the step number SSTn so that it does not exceed the line number SAWn. If a value exceeding SAWn is set, it will be invalid (no scroll operation).

#### (2) Scroll setting examples

#### Setting A-1

Register	Setting Value	Details of Setting Value		
Scroll area start line register (R15)	00H	Sets Y address 00H		
Scroll area line count register (R16)	AFH	Sets an area of 176 lines		

#### Setting A-2

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	00H	Sets Y address 00H
Scroll area line count register (R16)	57H	Sets an area of 88 lines

#### Setting A-3

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	58H	Sets Y address 58H
Scroll area line count register (R16)	57H	Sets an area of 88 lines

#### Setting A-4

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	2CH	Sets Y address 2CH
Scroll area line count register (R16)	57H	Sets an area of 88 lines

#### Figure 5–29. Display Scroll Setting Examples







NEC

D6 to D0 Index register

#### (3) Scroll setting flowchart example



RS	MSB	Ū						LSB			
L	Х	0	0	0	1	1	1	1			
$D_7$ to $D_0$ Scroll area start line register RS MSB LSB											
RS											
Н	D7	D <sub>6</sub>	D₅	D4	D3	D <sub>2</sub>	D1	Do			
	on D <sub>7</sub> te			ita for S	Scroll a	rea stai	t line.				
RS	D₀ Inde MSB	x regist	51					LSB			
L	X	0	0	1	0	0	0	0			
-	Χ	Ū	v		Ŭ	Ū	Ū	Ŭ			
D7 to I	D₀ Scro	II area I	ine coui	nt regist	er						
RS	MSB			•				LSB			
Н	D7	D6	D5	D4	Dз	D2	D1	Do			
	on D <sub>7</sub> t	o D₀ are	e the da	ta for S	Scroll a	rea line	count				
-	register. D₀ to D₀ Index register										
RS	MSB	x regist						LSB			
L	X	0	0	1	0	0	0	1			
_					Ţ		-				
D7 to I	D₀ Scro	II step c	ount re	gister							
RS	MSB							LSB			
Н	0	0	0	0	0	0	0	1			
	D₀ Inde	x registe	er								
RS	MSB							LSB			
L	Х	0	0	0	0	1	1	0			
D- to I	D₀ X ad	droce r	aietor								
RS	MSB		gister					LSB			
Н	D7	D <sub>6</sub>	D5	D4	Dз	D2	D1	Do			
	on D <sub>7</sub> t				-						
	Do Inde										
RS MSB											
L	Х	0	0	0	0	1	1	1			
D7 to I	D₀ Y ad	dress re	egister								
RS	MSB							LSB			
Н	D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>			
Cauti	on D-t	o D₀ de	nond o	n annli	ation of	onditic		-			

Caution D7 to D0 depend on application condition.

## Phase-out/Discontinued



## Phase-out/Discontinued



Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.



#### (4) Scroll function example

Scroll area start line register (R15): 2CH

Scroll area line count register (R16): 58H

#### (a) Scroll step count register setting (R17): 00H



(b) Scroll step count register setting (R17): 01H



(c) Scroll step count register setting (R17): 02H



(d) Scroll step count register setting (R17): 57H



#### 5.12 Stand-by

The  $\mu$  PD161622 has a stand-by function. Input of a stand-by command is acknowledged when the STBY bit of the control register 1 (R0) is set to 1.

When the stand-by command has been input, the  $\mu$  PD161622 is forcibly placed in the Vss display status, and scans the frame being display to the end. When scanning is complete, all gate outputs are turned on, the charge of the pixel on the TFT panel is decreased to 0, and the output stage amplifier and internal oscillator are stopped.

The stand-by function is valid for only the source driver IC; the gate IC ( $\mu$  PD161640) and power IC ( $\mu$  PD161660) connected to the  $\mu$  PD161622 are not controlled by this function.

After executing the stand-by command, therefore, execute commands that turn off the regulator for the gate IC and power IC an turn off the DC/DC converter.

When the stand-by status is released, turn on the DC/DC converter and the regulator of the gate IC and power IC, and then issue an ordinary operation command (STBY = 0), in the reverse order to which the stand-by command was input.

#### (1) Stand-by sequence



## Phase-out/Discontinued

### μ**PD161622**



Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

## Phase-out/Discontinued

#### (2) Stand-by release sequence



 $\downarrow$ 

D6 to I	D₀ Inde	x regist	er					
DC	D15							D8
RS	D7							Do
	Х	Х	Х	Х	Х	Х	Х	Х
	Х	0	0	0	0	0	0	0

#### D7 to D0 Control register 1

RS	D15 D7							D8 D0
ц	Х	Х	Х	Х	Х	Х	Х	Х
	1	0	D₅	0	0	0	0	0

D7: All data "1" output (normally white: white output)

D6: Normal display

D4: Normal display mode (not partial display mode)

D3: Normal mode (stand-by release)

D2: 65,000-color display mode

D1: Normal power mode

D<sub>5</sub> is set in accordance with the usage conditions.

	D5	to	Do	Index	register
--	----	----	----	-------	----------

RS	D15 D7							Dଃ D₀
	Х	Х	Х	Х	Х	Х	Х	Х
L	Х	0	0	1	1	0	0	1

#### D7 to D0 Power supply control register 1

RS	D15 D7							D8 D0
ц								
	Х	D <sub>6</sub>	D₅	D4	Dз	0	0	1

D<sub>6</sub> to D<sub>3</sub> are set in accordance with the usage conditions.

D2: Gate driver regulator OFF

D1: Power supply IC regulator OFF

Do: DC/DC converter ON

 $t_{DDRP}$  is the output stable period of the DC/DC converter. Although a setting of about 50 mS is the target, be sure to finalize the timing after sufficient evaluation with the LCD module.

D5 to D0 Index register

RS	D15 D7							D8 D0
	Х	Х	Х	Х	Х	Х	Х	Х
	Х	0	0	1	1	0	0	1

D7 to D0 Power supply control register 1

RS	D15 D7							D8 D0
ц								
н	Х	D6	D5	D4	D3	0	1	1

D6 to D3 are set in accordance with the usage conditions.

D2: Gate driver regulator OFF

D1: Power supply IC regulator ON

Do: DC/DC converter ON

## Phase-out/Discontinued

р.

D8

 $\mathsf{D}_0$ 

1



Next transaction

 $t_{RPRG}$  is the output stable period of the DC/DC converter. Although a setting of about 20 mS is the target, be sure to finalize the timing after sufficient evaluation with the LCD module.

D₅ to D₀ Index register

DC	D15

RS	D15 D7							D₀
	Х	Х	Х	Х	Х	Х	Х	Х
	Х	0	0	1	1	0	0	1

D7 to D0 Power supply control register 1

RS D15 D7

X D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> **1**<sup>Note</sup> 1

D<sub>6</sub> to D<sub>3</sub> are set in accordance with the usage conditions.

D<sub>2</sub>: Gate driver regulator ON D<sub>1</sub>: Power supply IC regulator ON

Do: DC/DC converter ON

Note This setting can be deleted from the sequence when using an IC with no regulator circuit for the gate driver.

Input DISP ON command after all power supply is set up. Although a setting of about 1 mS is the target in tRPRG, be sure to finalize the timing after sufficient evaluation with the LCD module.

D6 to D0 Index register

RS	D15 D7							D8 D0	_
ı	Х	Х	Х	Х	Х	Х	Х	Х	
L	Х	0	0	0	0	0	0	0	

D7 to D0 Control register 1

RS	D15 D7							D8 D0
н	Х	Х	Х	Х	Х	Х	Х	Х
11	0	0	D5	0	0	0	0	0

D7: Normal display (all data "1" output  $\rightarrow$  display ON)

De: Normal display

D4: Normal display mode (not partial display mode)

D<sub>3</sub>: Normal mode (stand-by release)

D<sub>2</sub>: 65,000-color display mode D<sub>1</sub>: Normal power mode

 $D_5$  is set in accordance with the usage conditions.

Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

#### 5.13 8-Color Dispaly Mode

The  $\mu$  PD161622 contains an 8-color display function for low-power-consumption driving. The mode can be switched to 8-color display mode by setting COLOR in control register 1 (R0) to 1.

As shown in the figure below, in 8-color display mode, the  $\mu$  PD161622 controls ON/OFF of each dot using the MSB of each dot data in the display RAM. It is therefore necessary to overwrite the display RAM data in accordance with the screen of each mode when changing from 65,000-color display mode to 8-color mode, and vice versa.

In 8-color display mode, each source output is connected by switching the top and bottom grayscale voltages to enable direct driving of the TFT panel, which results in low power consumption.

#### Figure 5-30.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D <sub>6</sub>	D₅	D4	D3	D <sub>2</sub>	D1	Do
Valid	Invalid	Invalid	Invalid	Invalid	Valid	Invalid	Invalid	Invalid	Invalid	Invalid	Valid	Invalid	Invalid	Invalid	Invalid
		Dot 1					Do	t 2					Dot 3		
	1 pixel (= 1 x address)														

## Phase-out/Discontinued

#### (1) 8-color display mode setting sequence example







D6 to I	J₀ Inde	x registe	er						
RS	D15	x         x	D8						
кə	D7							Do	
-	Х	Х	Х	Х	Х	Х	Х	Х	
L	Х	0	0	0	0	0	0	0	

D7 to D0 Control register 1

RS	D15 D7	Ū						D8 D0
ц	Х	Х	Х	Х	Х	Х	Х	Х
	0	1	D₅	0	0	0	0	0

D7: Normal display

D6: All data "0" output (normally white: black output)

D4: Normal display mode (not partial display mode)

D<sub>3</sub>: Stand-by OFF

D2: 65,000-color display mode

D1: Normal power mode

D<sub>5</sub> is set in accordance with the usage conditions.

In 8-color display mode, the value of the MSB of each dot data in the internal display RAM is used as the color data, making it necessary to overwrite the display RAM data when changing from 65,000-color display mode to 8-color display mode.

D<sub>6</sub> to D<sub>0</sub> Index register

RS	D15 D7							D8 D0
	Х	Х	Х	Х	Х	Х	Х	Х
L	Х	0	0	0	0	1	1	0

 $D_7 \mbox{ to } D_0 \ \mbox{ X} \mbox{ address register }$ 

RS	D15 D7							D8 D0	
н	Х	Х	Х	Х	Х	Х	Х	Х	1
П	0	0	0	0	0	0	0	0	

X address: 00H

D<sub>6</sub> to D<sub>0</sub> Index register

RS	D15 D7							D8 D0
	Х	Х	Х	Х	Х	Х	Х	Х
L	Х	0	0	0	0	1	1	1

D7 to D0 Y address register

RS	D15 D7							D8 D0
ш	Х	Х	Х	Х	Х	Х	Х	Х
Н	0	0	0	0	0	0	0	0

Y address: 00H

## Phase-out/Discontinue

### μ**PD161622**

х

0

D8

D0 Х

D8

Do

Х

Х

D8

 $\mathsf{D}_0$ 

Х

Х

D8

D<sub>0</sub>

Х

Х

D8

Do

0

Х

0

D8

 $\mathsf{D}_0$ 

Х

0

0



Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

#### (2) Returning to 65,000-color display mode sequence



## Phase-out/Discontinued

### μPD161622



Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.
NEC



### 5.14 Power ON/OFF

An example of the standard power ON/OFF sequence in a chipset for driving a TFT-LCD panel that uses  $\mu$ PD61622 is shown below. Note that this sequence diffes depending on the chipset configuration and TFT-LCD panel used.

### (1) Power ON sequence



# Phase-out/Discontinued

## μ**PD161622**



# Phase-out/Discontinued

## μ**PD161622**

Х

0

Х

0

Х

0

Х

0

Х

0

Х

0

D8

 $\mathsf{D}_0$ 

Х

0

D8

 $\mathsf{D}_0$ 

Х

0

D8

 $\mathsf{D}_0$ 

Х

1

D8

 $\mathsf{D}_0$ 

Х

0

D8

 $\mathsf{D}_0$ 

Х

1

D8

 $\mathsf{D}_0$ 

Х

0



# Phase-out/Discontinued

## μ**PD161622**



## Phase-out/Discontinued

### μ**PD161622**



Caution This sequence is shown only for the purpose of illustrating the sequence from power application to display ON, and is not meant for use in mass production design. Note also that this sequence differs depending on the configuration of the chipset and TFT-LCD module

Phase-out/Discontinued

### (2) Power OFF sequence



 $\downarrow$ 

## Phase-out/Discontinued

## μ**PD161622**



Caution This sequence is shown only for the purpose of illustrating the sequence up to when the power is turned off, and is not meant for use in mass-prodution design. Note also that this sequence differs depending on the configuration of the chipset and TFT-LCD module.

### 6. RESET

If the /RESET input becomes L or the reset command is input, the internal timing generator is initialized. The reset command will also initialize each register to its default value. These default values are listed in the table below.

Register	Rn	/RESET Pin Note1	Reset Command	Default Value
Index register	IR	Х	0	00H
Control register 1	R0	Х	0	00H
Control register 2	R1	Х	0	00H
Data access control register	R5	Х	0	00H
X address register	R6	Х	0	00H
Y address register	R7	Х	0	00H
MIN. X address register	R8	Х	0	00H
MAX. X address register	R9	Х	0	00H
MIN. Y address register	R10	Х	0	00H
MIN. Y address register	R11	Х	0	00H
Display memory register	R12	Х	Х	_
Scroll area start line register	R15	Х	0	00H
Scroll area line count register	R16	Х	0	00H
Scroll step count register	R17	Х	0	00H
Partial off area color register	R19	Х	0	00H
Partial 1 display area start line register	R20	Х	0	00H
Partial 2 display area start line register	R21	Х	0	00H
Partial 1 display area line count register	R22	Х	0	00H
Partial 2 display area line count register	R23	Х	0	00H
Power supply control register 1	R25	Х	0	00H
Power supply control register 2	R26	Х	0	00H
VCOM output center value setting register	R29	Х	0	00H
Output stage capacity setting register	R30	Х	0	00H
$\gamma$ reference-voltage generator capacity setting register	R31	Х	0	00H
$\gamma$ contrast value setting register 1	R36	Х	0	00H
$\gamma$ contrast value setting register 2	R37	Х	0	00H
$\gamma$ contrast value setting register 3	R38	Х	0	00H
$\gamma$ contrast value setting register 4	R39	Х	0	00H
Pre-charge direction setting data register	R40	Х	0	00H
pcorrection input disconnect register	R42	Х	0	00H
Calibration register	R45	Х	0	00H
Pre-charge period supplement pulse setting register	R46	Х	0	06H
Output port register	R49	Х	0	00H
Input port register	R50	Х	0	00H
Interface operating voltage setting register	R114	Х	0	00H
Internal logic operating voltage setting register	R115	Х	0	00H
Test mode		Х	0	00H

Remark O: Default value set, X: Default value not set

- **Notes 1.** The internal counters are initialized only by a reset from the /RESET pin. Be sure to perform reset via the /RESET pin at power application.
  - 2. The contents of RAM are saved in the case of both reset by /RESET pin and reset by reset command. Note that the RAM contents are undifined. immediately after the power is turned on.
  - **3.** The following value is set as the calibration setting time,  $t_{cal}$ , in a reset by reset command. tcal = 1/fosc x 37

### 7. COMMAND

The  $\mu$ PD161622 identifies data bus signals by a combination of the RS, /RD (E), and /WR (R,/W) signals. It interprets and executes commands only in accordance with the internal timing, without being dependent upon the external clock. Therefore, the processing speed is extremely high and, usually, no busy check is necessary.

An i80 system CPU interface inputs a low pulse to the /RD pin when it reads data to issue a command. It inputs a low pulse to the /WR pin when it writes data.

Data can be read from an M68 system CPU interface if a high-pulse signal is input to the R,/W pin, and written if a low-pulse signal is input to the R,/W pin. A command is executed if a high-pulse signal is input to the E pin in this status. Therefore, in the explanation of the commands and display commands after **7.2 Control Register 1 (R0)** and the sections that follow, the M68 system CPU interface uses H, instead of /RD (E), when reading status or display data. This is how it differs from the i80 system CPU interface.

The commands of the  $\mu$ PD161622 are explained below, taking an i80 system CPU interface as an example. When the serial interface is used, sequentially input data to the  $\mu$ PD161622, starting from D<sub>7</sub>.

The data bus length to input commands is as follows:

- Commands other than those that manipulate the display memory register (R12) are input in one byte unit, regardless of the value of BMD (control register 2 (R1), bus length setting).
- The commands that manipulate the display memory register (R12) are input in 1-byte units when BMD = 1, or in 2-byte units when BMD = 0.

### (1) Commands other than those that manipulate display memory register (R12)

BMD = 1 (8-bit data bus)

Pin	D7	D <sub>6</sub>	D5	D4	Dз	D2	D1	Do
DATA	D7	D6	D₅	D4	Dз	D2	D1	Do

BMD = 0 (16-bit data bus)

Pin	D15	D14	D13	D12	D11	D10	D۹	D8	D7	D6	D₅	D4	Dз	D2	D1	Do
DATA	Note	D7	D <sub>6</sub>	D₅	D4	Dз	D2	D1	Do							

Note 0 or 1

### (2) Display Memory Register (R12)

#### BMD = 1 (8-bit data bus)

Pin	D7	D <sub>6</sub>	D5	D4	Dз	D2	D1	Do
DATA	D7	D <sub>6</sub>	D₅	D4	D₃	D2	D1	Do

#### BMD = 0 (16-bit data bus)

Р	in	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	Dз	D2	D1	Do
DA	ATA	D15	D14	D13	D12	D11	D10	D۹	D٥	D7	D6	D₅	D4	D₃	D2	D1	Do



### 7.1 Command List

00	<b>D</b> O		Ir	nde	x R	egis	ster		_	<b>D</b>					Data I	Bits			
CS	RS	6	5	4	3	-	1		Rn	Register Name	R/W	7	6	5	4	3	2	1	0
1		Ť		L.	Ť	-	L .	Ť											
0	0								IR	Index register	w	IR7	IR6	IR5	IR4	IR3	IR2	IR1	IR
0	1	0	0	0	0	0	0	0	R0	Control register 1	R/W	DISP1	DISP0		DTY	STBY	COLOR	LPM	GSM
0	1	0	0	0	0	0	0	1	R1	Control register 2	R/W			VSEL	GSEL			LTS	INV
0	1	0	0	0	0	0	1	0	R2										
0	1	0	0	0	0	0	1	1	R3	Reset register	W								CRE
0	1	0	0	0	0	1	0	0	R4										
0	1	0	0	0	0	1	0	1	R5 R6	Data access control register	R/W	BMD	BSTR		WAS	VA0	INC	XDIR	YDI
0	1	0	0	0	0			0	R7	X address register Y address register	R/W R/W	XA7 YA7	XA6 YA6	XA5 YA5	XA4 YA4	XA3 YA3	XA2 YA2	XA1 YA1	XA YA
0	1	0	0	0	1	0	0	0	R8	MIN. X address register	R/W	XMIN7	XMIN6	XMIN5	XMIN4	XMIN3	XMIN2	XMIN1	XMIN
0	1	0	0	Ō	1	Ō	Ō	1	R9	MAX. X address register	R/W	XMAX7	XMAX6	XMAX5	XMAX4	ХМАХЗ	XMAX2	XMAX1	XMA
0	1	0	0	0	1	0	1	0	R10	MIN. Y address register	R/W	YMIN7	YMIN6	YMIN5	YMIN4	YMIN3	YMIN2	YMIN1	YMI
0	1	0	0	0	1	0	1	1	R11	MAX. Y address register	R/W	YMAX7	YMAX6	YMAX5	YMAX4	YMAX3	YMAX2	YMAX1	YMA
0	1	0	0	0	1	1	0	0	R12	Display memory register	W	D7	D6	D5	D4	D₃	D2	D1	D
0	1	0	0	0	1	1	0	1	R13										
0	1	0	0	0	1	1	1	0	R14										
0	1	0	0	0	1	1	1	1	R15 R16	Scroll area start line register Scroll area line count register	R/W R/W	SSL7 SAW7	SSL6 SAW6	SSL5 SAW5	SSL4	SSL3	SSL2	SSL1	SSL
0	1	0	0		0	0	0	1	R16 R17	Scroll area line count register	R/W	SAW7 SST7	SAW6 SST6	SAW5 SST5	SAW4 SST4	SAW3 SST3	SAW2 SST2	SAW1 SST1	SAW SST
0		0	0	1	0	0	1	0	R18		1.9.00	0017	0010	0010	0.014	0010	0.012	0011	001
0	1	0	0	1	0	0	1	1	R19	Partial off area color register	R/W						PGR	PGG	PG
0	1	0	0	1	0	1	0	0	R20	Partial 1 display area start line register	R/W	P1SL7	P1SL6	P1SL5	P1SL4	P1SL3	P1SL2	P1SL1	P1S
0	1	0	0	1	0	1	0	1	R21	Partial 2 display area start line register	R/W	P2SL7	P2SL6	P2SL5	P2SL4	P2SL3	P2SL2	P2SL1	P2S
0	1	0	0	1	0	1	1	0	R22	Partial 1 display area line count register	R/W	P1AW7	P1AW6		P1AW4	P1AW3	P1AW2	P1AW1	P1A
0	1	0	0	1	0	1	1	1	R23	Partial 2 display area line count register	R/W	P2AW7	P2AW6	P2AW5	P2AW4	P2AW3	P2AW2	P2AW1	P2A\
0	1	0	0	1	1	0	0	0	R24	De la contra la	DAA		0000						
0	1	0	0	1	1	0	0	1	R25 R26	Power supply control register 1 Power supply control register 2	R/W R/W		BGRS	VCE	VCD2	PVCOM	RGONG	RGONP VCD12	
0	1	0	0			0	1	1	R26	Power supply control register 2								VCD12	VCL
0	1	0	0	1	1	1	0	0	R28										-
0	1	Ō	0	1	1	1	0	1	R29	VCOM output center value setting register	R/W	EV7	EV6	EV5	EV4	EV3	EV2	EV1	EV
0	1	0	0	1	1	1	1	0	R30	Output stage capacity setting register	R/W	BPL	CI2	CI1	CIO	VCOMC	SF2	SF1	SF
0	1	0	0	1	1	1	1	1	R31	γ-reference-voltage generator setting register	R/W	WHP	WI2	WI1	WI0	BHP	BI2	BI1	BI
0	1	0	1	0	0	0	0	0	R32										
0	1	0	1	0	0	0	0	1	R33										
0	1	0	1	0	0	0	1	0	R34		-								-
0	1	0	1	0	0	0	1	0	R35 R36	$\gamma$ -contrast value setting register 1	R/W	GPH7	GPH6	GPH5	GPH4	GPH3	GPH2	GPH1	GP
0	1	0	1	0	0	1	0	1	R37	$\gamma$ -contrast value setting register 2	R/W	GNH7		GNH5		GNH3			
0	1	0	1	0	0	1	1	0	R38	γ-contrast value setting register 3	R/W	GPL7	GPL6		GPL4	GPL3	GPL2	GPL1	GP
0	1	0	1	0	0	1	1	1	R39	γ-contrast value setting register 4	R/W	GNL7	GNL6	GNL5	GNL4	GNL3	GNL2	GNL1	GN
0	1	0	1	0	1	0	0	0	R40	Pre-charge direction setting data register	R/W	RDTP3	RDTP2	RDTP1	RDTP0	RDTN3	RDTN2	RDTN1	RD
0	1	0	1	0	1	0	0	1	R41										
0	1	0	1	0	1	0	1	0	R42	γ-correction input disconnect register	R/W								GHS
0	1	0	1	0	1	0	1	1	R43										
0	1	0	1	0	1	1	0	0	R44 R45	Calibration register	R/W								0
0	1	0	1	0	1		1	0	R45 R46	Pre-charge period supplement pulse setting register	R/W	<u> </u>	PI IM6	PLIM	PLIM4	PI IM3	PLIM?	PLIM1	
0	1	0	1	0	1	1	1	1	R47		1				7 E11014	. 21113			
0	1	0	1	1	0	0	0	0	R48										
0	1	0	1	1	0	0	0	1	R49	Output port register	R/W	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OF
0	1	0	1	1	0	0	1	0	R50	Input port register	R					IP3	IP2	IP1	IF
0	1	0	1	1	0	0	1	1	R51										
0	1	0	1	1	0	1	0	0	R52										
0	1	0	1	1	0	1	0	1	R53		-								
0	1	0	1	1	0	1	1	0	R54 R55										
0	1	0	1	1	1		0	0	R56										
0	1	0	1	1	1	0	0	1	R57										
0	1	0	1	1	1	0	1	0	R58										
0	1	0	1	1	1		1	1	R59										
0	1	0	1	1	1	1	0	0	R60										
0	1	0	1	1	1	1	0	1	R61										
0	1	0	1	1	1		1	0	R62										
0	1	0	1	1	1	_	1	1	R63										
0	1	0	1	0	1	1	0	1	R114	Interface operating voltage setting register	R/W							RTSC1	RTS
0	1	0	1	0	1	1	1	0	R115	Internal logic operating voltage setting register	R/W								RTS

**Remark** These registers cannot be used.

### Cautions 1. If a write-only register is read, invalid data will be output.

2. A low level is output when an unused register is read.

(1/9)

### 7.2 Command Explanation

Resistor	Bit	Symbol	Function
R0	D7	DISP1	This command performs the same output as when all data is 1, independently of the internal RAM data (white display in the case of normally white).
			This command is executed, after it has been transferred, when the next line is output. 0: Normal operation
			1: Ignores data of RAM and outputs all data as 1.
			DISP1 takes precedence over DISP0. When DISP1 = H, DISP0 = H is ignored.
	D <sub>6</sub>	DISP0	This command performs the same output as when all data is 0, independently of the internal
			RAM data (black display in the case of normally white).
			This command is executed, after it has been transferred, when the next line is output.
			0: Normal operation
			1: Ignores data of RAM and outputs all data as 0.
	D₅	ADC	Column address direction
			This command can be used to select the direction of source driver output. For more detail, refer to <b>5.2.3 Column address circuit</b>
	D4	DTY	This pin selects the partial function.
			When partial display mode is selected, partial off area color is displayed by setting partial off area
			color register (R19).
			The power consumption cannot be reduced with the partial function. To reduce the power
			consumption, select the 8-color mode.
			This command is executed following transfer from the time the next line data is output.
			0: Normal display mode
			1: Partial display mode
	D3	STBY	This bit selects the stand-by function. When the stand-by function is selected, a display OFF
			operation is executed and the amplifiers at each output stage and the operation of internal
			oscillation circuit are stopped.
			However, stand-by control cannot be performed for the gate IC ( $\mu$ PD161640) connected to
			$\mu$ PD161622 and the power-supply IC ( $\mu$ PD161660). Therefore, after executing the stand-by
			function using this bit, set both the regulator for the gate IC and power-supply IC to off and set
			the DC/DC converter to OFF. For the sequence, refer to the preliminary product information
			machine of the $\mu$ PD161660.
			Note that when releasing stand-by, perform the opposite operation, i.e., after setting the DC/DC
			converter to ON and setting the regulators of the gate IC and power-supply IC to ON, execute
			the normal operation command.
			0: Normal operation
			1: Stand-by function
			(display read off from RAM, stop both OSC and VCOM, display OFF = entire data is output as 1)
	D <sub>2</sub>	COLOR	This pin switches the 65,000-color mode and the 8-color mode. When the 8-color mode is
			selected, low power supply can be selected in order to stop the amplifier at each output stage.
			In the 8-color mode, the value of the MSB of the internal RAM data is used as the color data.
			This command is executed following transfer from the time the next line data is output.
			0: 65,000-color mode (16 bits/pixels)
			1: 8-color mode (3 bits/pixels)

NEC



## μ**PD161622**

(2/9)

Resistor	Bit	Symbol	Eunction
R0	D1	LPM	This bit is used when setting the gate IC ( $\mu$ PD161640) and power-supply IC ( $\mu$ PD161660) to the low-power mode. When the low-power mode is selected, the LPMG pin and the LPMP pin signals change from low to high (output changes immediately following command execution.). The LPMG pin must be connected to the LPM pin of the gate IC, and the LPMP pin must be
			connected to the LPM pin of the power-supply IC. 0: Normal
	-	0.014	1: Low power mode
	Do	GSM	Sets output of the gate scanning signal during partial display. When 1 is selected, gate scanning of the line set in the partial non-display area is stopped. 0: Normal mode
<b>D</b> 4	5		1: Stops gate scanning in partial non-display area
R1	D₅	VSEL	Sets the potential of the pre-charge output of the LCD driver.
			The maximum/minimum output potential of the pre-charge output is: 0: Power supply voltage (outputs Vs and Vss)
			1: Maximum output level of internal γ-output adjustment circuit (uses VPH, VNH, VPL, VNL)
			IF VSEL = 0, Vs or Vss is automatically output as the pre-charge output.
	D4	GSEL	Sets the maximum/minimum output voltage of the $\gamma$ -correction resistor.
	D4	OOLL	If the internal $\gamma$ -output adjustment circuit is selected, the maximum/minimum output potential of
			the $\gamma$ -correction resistor is:
			0: Supply voltage (outputs Vs and Vss).
			1: Voltage of internal γ-output adjustment circuit (uses VPH, VNH, VPL, VNL) 8-color mode (3
			bits/pixels)
	D1	LTS	Selects set time of calibration.
			The calibration function adjusts the frame frequency by setting time of one line. This command
			can select the set time of a line from the following:
			0: 1 line time = t <sub>cal</sub>
			1: 1 line time = $t_{cal} \times 2$
			(tcal: Calibration set time1 = 1 ÷ Frame frequency ÷ Number of displayed lines)
	Do	INV	This bit selects between the line inversion function and the frame inversion function.
			The mode selected by this command is executed from the start of the next scan after the gate scan in progress when this command was executed has completed 176 lines. When the reset command is input, the INV register is initialized. 0: Line inversion with same line. 0: Line inversion
			1: Frame inversion
R3	Do	CRES	Command reset function. Be sure to execute this bit after power ON.
			Command reset automatically clears this bit following execution (CRES = 01H). Therefore, it is
			not necessary to set 0 (select normal operation) again by software. Moreover, since the time
			required for the value of this bit to change $(1 \rightarrow 0)$ following command reset execution is
			extremely short, it is not necessary to secure time until the next command is set following
			command reset setting.
			0: Normal operation
			1: Command reset



(- (-)	
(' <u>2</u> / <u>a</u> )	
(0,3)	

Resistor	Bit	Symbol	Function
R5	D7	BMD	Sets the bus width when the parallel interface is used.
			0: 16-bit data bus
			1: 8-bit data bus
			This command is invalid when the serial interface is used.
	D6	BSTR	Sets the write mode for writing data to the display RAM.
			If the high-speed RAM write mode is selected, data is written to the display RAM in 64-bit units
			inside the $\mu$ PD161622. When selecting the high-speed RAM write mode, be sure to write data
			to the display RAM in 64-bit units.
			0: Normal write mode (16-bit access)
			1: High-speed RAM write mode (64-bit access)
	D4	WAS	Window access mode setting
			When the window access mode is set, the address is incremented/decremented only in the
			range set by the MIN. ·X address setting register (R8), MAX. ·X address setting register (R9),
			MIN. ·Y address setting register (R10), and MAX. ·Y address setting register (R11).
			0: Normal operation
			1: Window access mode
	D2	INC	Selects the direction in which the display RAM address is to be incremented/decremented.
			Whether the X address and Y address are incremented or decremented is specified by XDIR
			(R5: D1) and YDIR (R5: D0), respectively.
			0: Access in X address direction
			1: Access in Y address direction
	D1	XDIR	Specifies whether the display RAM address is incremented or decremented in the X address
			direction.
			0: Increments X address
			1: Decrements X address
	Do	YDIR	Specifies whether the display RAM address is incremented or decremented in the Y address
			direction.
			0: X address increment
			1: X address decrement
R6	D7 to D0	XAn	This register sets the X address of the display RAM.
			Set a value between 00H and 83H.
R7	D7 to D0	YAn	This register sets the Y address of the display RAM.
			Set a value between 00H and AFH.
R8	D7 to D0	XMINn	Sets the minimum value of the X address in the window access mode.
			The X address is incremented up to the maximum value set by the MAX. ·X address register
			(R9), and then initialized to the address value set by this command. (R5: XDIR = 0)
			Set a value between 00H to 82H.
R9	D7 to D0	XMAXn	Sets the maximum value of the X address in the window access mode.
			The X address is incremented up to the maximum value set by the MIN. ·X address register
			(R8), and then initialized to the address value set by this command. (R5: XDIR = 0)
			Set a value between 01H to 83H.
R10	D7 to D0	YMINn	Sets the minimum value of the T address in the window access mode.
			The Y address is incremented up to the maximum value set by the MAX. ·Y address register
			(R11), and then initialized to the address value set by this command.
			(R5: YDIR = 0)
			Set a value between 00H to AEH.

## μ**PD161622**

(4/9)

Resistor	Bit	Symbol	(4/9) Function
R11	D7 to D0	YMAXn	Sets the maximum value of the Y address in the window access mode.
			The Y address is incremented up to the address value set by this command, and then
			initialized to the minimum address value set by the MIN. Y address register (R10)
			(R5: YDIR = 0)
			Set a value between 01H to AFH.
R12	D7 to D0	Dn	These bits are used for reading/writing data from/to display memory (internal RAM).
R15	D7 to D0	SSLn	Scroll area start line register (00H to AFH)
			When the screen is scrolled, the screen of the number of lines set by the scroll area line count
			register (R16) is scrolled up by the number of steps set by the scroll step count register (R17),
			starting from the line set by this command.
R16	D7 to D0	SAWn	Scroll area line count register (00H to AFH)
			When the screen is scrolled, the screen of the number of lines set by this command is scrolled
			up by the number of steps set by the scroll step count register (R17), starting from the line set
			by the scroll area start line register (R15)
R17	D7 to D0	SSTn	Scroll step count register (00H to AFH)
			When the screen is scrolled, the screen of the number of lines set by the scroll area line count
			register (R16) and the scroll step count register (R17) is scrolled up by the number of steps set
			by this command.
			Note that because this command is invalid in the partial display mode, the scroll function
			cannot be used.
R19	D2	PGR	Partial off area color register
			Sets the color of the screen other than the partial display area during partial display (R0: DTY
	D1	PGG	= 1). One of eight colors can be selected (RGB: 1 bit each) as the off color.
	Di	100	The relationship between each color data and the bits of this register is as follows. This
			relationship is not dependent upon the value of ADC.
	Do	PGB	PGR: R OFF= 0, ON = 1
			PGG: G OFF= 0, ON = 1
<b>D</b> 00		D40	PGB: B OFF= 0, ON = 1
R20	D7 to D0	P1SLn	Partial 1 display area start line register (00H to AFH)
			During partial display (R0: DTY = 1), the area starting from the line set by this command and
564		5001	ending as set by the partial 1 display area line count register (R22) is the partial 1 display area.
R21	D7 to D0	P2SLn	Partial 2 display area start line register (00H to AFH)
			During partial display (R0: DTY = 1), the area starting from the line set by this command and
500		<b>B</b> ( <b>A</b> ) <b>A</b>	ending as set by the partial 2 display area line count register (R23) is the partial 2 display area.
R22	D7 to D0	P1AWn	Partial 1 display area line count register (00H to AFH)
			An area starting from the line set by the partial 1 display area start register (R20) and ending
			as set by this command is the partial 1 display area.
			If this register is 0, the values of the partial 2 display area start line register (R29) and the
DOO			partial 2 display area line count register (R31) are not valid.
R23	D7 to D0	P2AWn	Partial 2 display area line count register (00H to AFH)
			An area starting from the line set by the partial 2 display area start register (R21) and ending
			as set by this command is the partial 2 display area.
			If the partial 1 display area line count register is 0, the values of the partial 2 display area start
			line register (R21) and partial 2 display area line count register (R23) are not valid.

<b>Phase-out/Discontinued</b>
-------------------------------

(5/9)

Resistor	Bit	Symbol	Function
R25	D <sub>6</sub>	BGRS	This pin selects whether to use the internal power supply or an external power supply (input
			from the BRGIN pin) for generation the common center voltage output from the VCOM pin.
			0: The internal power-supply is selected as the VCOM power supply
			1: Input from the external power-supply BGRIN is selected as the VCOM power supply
	D5	VCE	Selects the V <sub>0</sub> output level of the power-supply IC ( $\mu$ PD161660).
			The V <sub>CE</sub> pin of the $\mu$ PD161622 and the V <sub>CE</sub> pin of the power-supply IC must be connected.
			0: The Vo high-level booster voltage level is V <sub>DD1</sub> minus 1 level
			1: The Vo high-level booster voltage level is the same level as VDD1
	D4	VCD2	Selects the V <sub>DD2</sub> output level of the power-supply IC ( $\mu$ PD161660).
			The V <sub>CD2</sub> pin of the $\mu$ PD161622 and the V <sub>CD2</sub> pin of the power-supply IC must be connected.
			0: $V_{DD2} = V_{DC} \times 2$
			1: V <sub>DD2</sub> = V <sub>CD</sub> × 3
	D3	PVCOM	Sets the pre-charge time of a 1-line output period.
			0: VBGR (3.0 V TYP.)
			1: Vs
	D <sub>2</sub>	RGONG	Switches the internal regulator of the gate IC ( $\mu$ PD161640) ON/OFF.
			When OFF is selected, a low level is output from the RGONG pin, and when ON is selected, a
			high level is output from the RGONG pin.
			The RGONG pin of the $\mu$ PD161622 and the RGON pin of the gate IC must be connected.
			0: Regulators of gate driver ( $V_B$ ) are OFF
			1: Regulators of gate driver (V <sub>B</sub> ) are ON
	D1	RGONP	Switches the internal DC/DC converter of the power-supply IC ( $\mu$ PD161660) ON/OFF.
			When OFF is selected, a low level is output from the RGONP pin, and when ON is selected, a
			high level is output from the RGONP pin.
			The RGONP pin of the $\mu$ PD161622 and the RGON pin of the power-supply IC must be
			connected.
			0: Regulators of power-supply IC (V <sub>T</sub> , V <sub>s</sub> ) are OFF
			1: Regulators of power-supply IC (VT, Vs) are ON
	Do	DCON	Switches the internal DC/DC converter of the power-supply IC ( $\mu$ PD161660) ON/OFF.
			When OFF is selected, a low level is output from the DCON pin, and when ON is selected, a
			high level is output from the DCON pin.
			The DCON pin of this IC and the DCON pin of the power-supply IC must be connected.
			0: DC/DC converter is OFF
			1: DC/DC converter is ON
R26	D1	VCD12	Performs booster control for the DC/DC converter in the power-supply IC ( $\mu$ PD161660)
			The data set with this bit is output from the V <sub>CD11</sub> pin and the V <sub>CD12</sub> pin.
			The V <sub>CD11</sub> pin and V <sub>CD12</sub> pin of $\mu$ PD161622 must be connected to the V <sub>CD11</sub> pin and the V <sub>CD12</sub>
			pin of the power-supply IC.
	Do	VCD11	$V_{CD12}, V_{CD11} = 0, 0: V_{DD1} = V_{DC} \times 4$
			$= 0, 1: V_{DD1} = V_{DC} \times 5$
			= 1, 0: $V_{DD1} = V_{DC} \times 6$
			= 1, 1: $V_{DD1} = V_{DC} \times 7$

# Phase-out/Discontinued

## μPD161622

		<b>.</b>				(6				
Resistor	Bit	Symbol	Function							
R29	D7 to D0	EVn	Sets the D/A converter circuit used to adjust the voltage of the reference voltage generator circuit (VBGR) input to the voltage regulator that sets the center value of the panel common driv output. The D/A converter divides the constant voltage generated by the reference voltage generator (VBGR) by 256, and one level can be selected between VBGR and Vss by setting this command. For more detail, refer to <b>5.5 Common Adjustment Circuit</b> and <b>5.8 D/A Converter Circuit</b> .							
R30	D7	BPL	Switched the capacity of the <i>p</i> -correction circuit reference voltage generation amplifiers on the side not being used (VPH, VPL, VNH, VNL) to the minimum value based on the polarity inversion timing in order to reduce the current consumption. Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used. 0: Normal							
	D <sub>6</sub> to D <sub>4</sub>	Cln	Sets the bias value (VCOM)	current of , as showi	the amplif n in the tal	mplifier capacity switch drive ler for setting the panel's COMMON drive waveform center ple below. fter sufficient evaluation with the actual TFT panel to be used				
			CI2	CI1	CI0	VCOM Center Value Setting Amplifier Bias Current Value				
			0	0	0	0.20 μA				
			0	0	1	0.50 µA				
			0	1	0	0.10 µA				
			0	1	1	0.05 µA				
			1	0	0	1.00 µA				
			1	0	1	1.50 µA				
			1	1	0	2.00 µA				
			1	1	1	3.00 µA				
	D3 D2 to D0	VCOMC SFn	Selects whether to use the amplifier for setting the panel's COMMON drive waveform center value (VCOM) or not. This amplifier can be used under conditions such as when an external COMMON drive circuit is being used. 0: VCOM amplifier operating 1: VCOM amplifier stopped Sets the capacity of the source output (S1 to S396), as shown in the table below.							
			Determine the	output ca		r sufficient evaluation with the actual TFT panel to be used.				
			SF2	SF1	SF0	Source Output Bias Current Value				
			0	0	0	0.20 μΑ				
			0	0	1	0.15 μA				
			0	1	0	0.25 μA				
			0	1	1	0.10 μA				
			1	0	0	0.20 µA				
			1	0	1	0.30 µA				
			1	1	0	0.40 µA				
	1	1				0.05 μA				

## μ**PD161622**

(7/9)

## NEC

Register	Bit	Symbol	Function						
R31	D7	WHP	Sets the output mode of the reference voltage generator amplifier for setting the white level of the positive-polarity and negative-polarity sides (when VPL and VNL are normally white), as shown below. Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used. 0: Normal mode						
	D <sub>6</sub> to D <sub>4</sub>	WIn	1: High-power mode (output stage capacity: twice that of normal mode)     Sets the output bias current of the reference voltage generator amplifier for setting the white level     of the positive-polarity and negative-polarity sides (when VPL and VNL are normally white), as     shown below.						
			WI2 WI1 WI0 Amplifier Bias Current						
			0 0 0 0.20 μΑ						
			0 0 1 0.50 μA						
			0 1 0 0.10 μA						
			0 1 1 0.05 μA						
			1 0 0 1.00 μA						
			1 0 1 1.50 μA						
			1 1 0 2.00 μA						
			1 1 1 3.00 µA						
	D <sub>2</sub> to D <sub>0</sub>	Bln	Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used. 0: Normal mode 1: High-power mode (output stage capacity: twice that of normal mode) Sets the output bias current of the reference voltage generator amplifier for setting the black level of the positive-polarity and negative-polarity sides (when VPH and VNH are normally white), as shown below. Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used.						
			BI2 BI1 BI0 Amplifier Bias Current						
			0 0 0 0.20 μA						
			0 0 1 0.50 μA						
			0 1 0 0.10 μA						
			0 1 1 0.05 μA						
			1 0 0 1.00 µA						
			1 0 1 1.50 µA						
			$1 1 0 2.00 \mu A$						
			1 1 1 3.00 μA						
R36	D7 to D0	<b>GPH</b> <sup>n</sup>	Sets the voltage value of the black level of positive polarity. For more det020ail, refer to <b>5.9 <i>µ</i>Curve Correction Power Supply Circuit</b> .						
R37	D7 to D0	GNH₁	Sets the voltage value of the white level of negative polarity. For more detail, refer to <b>5.9</b> <i>y</i> <b>Curve Correction Power Supply Circuit</b> .						
R38	D7 to D0	GPLn	Sets the voltage value of the white level of positive polarity. For more detail, refer to <b>5.9</b> <i>y</i> <b>Curve Correction Power Supply Circuit</b> .						
R39	D7 to D0	GNLn	Sets the voltage value of the white level of positive polarity. For more detail, refer to <b>5.9</b> <i>p</i> <b>Curve Correction Power Supply Circuit</b> .						

Phase-out/Discontinued

# Phase-out/Discontinued

## $\mu$ PD161622

(8/9)

	Register	Bit	Symbol			Functio	n		(0/9	
	R40	D7 to D4	RDTPn	Sets the data value at whi The value set to RDTPn of of RFB), as shown below.	orresponds to					
*					RDTP3	RDTP2	RDTP1	RDTP0	1	
				Dot 1 (R)	D15	D14	D13	<b>D</b> <sub>12</sub>		
				Dot 2 (G)	D10	D9	D₀	D7		
				Dot 3 (B)	D4	D₃	D <sub>2</sub>	D1		
		D <sub>3</sub> to D <sub>0</sub>	RDTNn	Sets the data value at whi The value set to RDTNn of each of RGB), as shown b	corresponds to	•				
*					RDTN3	RDTN2	RDTN1	RDTN0		
				Dot 1 (R)	D15	D14	D13	D <sub>12</sub>		
				Dot 2 (G)	D10	D۹	Dଃ	D7		
				Dot 3 (B)	D4	D₃	D2	D1		
	R45	Do	oc	0: Switch OFF (disconnec 1: Switch ON (connected) This bit is used for calibra The time from calibration						
	R46	D7 to D0	PLIMn	Set the pre-charge time o The number of clocks set line is driven. For details, refer to <b>5.4.1</b>	in this registe		/fosc) becom	es the pre-cl	narge time when one	
	R49	D⁊ to D₀	OPn	Output port (OP7 to OP0) write When after the output port register (R49) is specified in the index register, writing to the $\gamma$ -correction input disconnect register (R42) is performed, the values written to the OP7 to O pins are output.						
	R50	D₃ to D₀	IPn	Input port (IP3 to IP0) rea To read the IP3 to IP0 inp <read sequence=""> &lt;1&gt; Specify the input por ↓ &lt;2&gt; Execute input port re</read>	uts, use the fo t register (R5	0) from the ir				

## μ**PD161622**

## NEC

			(9/9)
Register	Bit	Symbol	Function
R114	D1, D0	RTSCn	Selects the optimum internal circuit operation based on the operating voltage of the interface circuits. The following settings are recommended based on this register.         RTSC1       RTSC0         1       1
			(R115) to the same value.
R115	D1, D0	RTSLn	Selects the optimum internal circuit operation based on the operating voltage of the internal logic circuits. The following settings are recommended based on this register.
			Caution Always set this register and interface operating voltage setting register (R114) to
			the same value.

**Phase-out/Discontinued** 

### 8. ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings (T<sub>A</sub> = 25°C, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Ratings	Unit
Power supply voltage	Vs	-0.5 to +6.5	V
Power supply voltage	V <sub>CC1</sub>	-0.5 to +4.0	v
Power supply voltage	V <sub>CC2</sub>	-0.5 to Vcc1 + 0.5	v
Power supply voltage for <i>p</i> -curve correction	V1 to V5	−0.5 to Vs + 0.5	v
Input voltage	VI	-0.5 to Vcc1 + 0.5	V
Input current	h	±10	mA
Operating ambient temperature	TA	-40 to +85	°C
Storage temperature	Tstg	-55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

### Recommended Operating Conditions (T<sub>A</sub> = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vs	4.3	5.0	5.5	V
	V <sub>CC1</sub>	2.5	2.7	3.6	V
	V <sub>CC2</sub>	1.7	1.8	Vcc1	V
Input voltage	VI1 Note1	0		Vcc1	V
	VI2 Note2	0		Vcc2	V

\* Notes 1. Pins of Vcc1 power-supply system: Touto to Tout15, IPo to IP3, OPo to OP7, LPMG, LPMP, GOE1, GOE2,

GSTB, GCLK, DCON, RGONP, RGONG, VCD11, VCD12, VCD2, VCE, RSEL, TSTRTST, TSTVIHL, OSCIN

★ 2. Pins of Vcc2 power-supply system: /CS, /RD(E), /WR(R,/W), D₀ to D₅, D₀(SCL), D7(SI), RS, /RESET, C86, PSX



### Electrical Specifications (Unless Otherwise Specified, $T_A = -40$ to +85°C, V<sub>CC1</sub> = 2.5 to 3.6 V,

Vcc2 = 1.7 V to Vcc1, Vs = 4.3 to 5.5 V)

Parameter	Symbol	Condition		Specificatior	ı	Unit
	-		MIN.	TYP. <sup>Note1</sup>	MAX.	
High level input voltage	VIH1	V <sub>CC1</sub>	0.8 Vcc1			V
	VIH2	V <sub>CC2</sub>	0.8 Vcc2			V
Low level input voltage	VIL1	V <sub>CC1</sub>			0.2 Vcc1	V
	VIL2	V <sub>CC2</sub>			0.2 Vcc2	V
High level output voltage	VOH1	Vcc1, IOUT = $-100 \ \mu A$	0.9 Vcc1			V
	Vон2	$V_{CC2}$ , $I_{OUT} = -1 \text{ mA}$	0.8 Vcc2			V
	Vонз	VCOUT1, VCOUT2, Iout = $-100 \ \mu A$	0.9 Vs			V
Low level output voltage	Vol1	Vcc1, IOUT = 100 <i>µ</i> A			0.1 Vcc1	V
	Vol2	Vcc2, lout = 1 mA			0.2 Vcc2	V
	Vol3	VCOUT1, VCOUT2, lout = 100 µA			0.1 Vs	V
VCOM output voltage	Vсомн	ISOURCE = 100 $\mu$ A	VCOM - 0.3			mV
	VCOML	Isink = -100 μA			VCOM + 0.3	mV
High level input current	Іін1	Except D <sub>0</sub> to D <sub>15</sub>			1	μA
Low level input current	lil1	Except D <sub>0</sub> to D <sub>15</sub>			-1	μA
High level leakage current	Іцн	D <sub>0</sub> to D <sub>15</sub>			10	μA
Low level leakage current	Ilil	D <sub>0</sub> to D <sub>15</sub>			-10	μA
High level driver output	Іvoн	Vx = 3.5 V, Vout = 4.5 V,	-85			μA
current		Vs = 5.0 V <sup>Note2</sup>				
Low level driver output	IVOL	Vx = 1.5 V, Vout = 0.5 V,			30	μA
current		Vs = 5.0 V <sup>Note2</sup>				
VCOM common output	$\Delta V$ сом		-10		10	%
voltage fluctuation parameter						
Current consumption	Icc1	Vcc1 (when non-access CPU)		140	240	μA
	Icc2	Vcc2 (when non-access CPU)		0.2	5	μA
	Istby	Vcc1 (stand-by mode)		1	10	μA
	ls	Vs (65,000-color mode) <sup>Note3</sup>		600	1000	μA
		Vs (8-color mode) Note3		45	100	μA
Driver output Current	Іvoн	Vs = 5.0 V, Vour = Vs - 0.1 V Note2		-0.14	-0.07	mA
(pre-charge)	Ivol	Vs = 5.0 V, Vour = Vs + 0.1 V Note2	0.1	0.25		mA
Output voltage deviation	ΔVo1	$V_{OUT} = 1.3 \text{ V to } (V_{S} - 1.3 \text{ V})^{Note2}$	-20		20	mV
	$\Delta V$ 02	$V_{OUT} = 0.3 \text{ to } 1.3 \text{ V}^{Note2},$	-30		30	mV
		$(V_{s} - 1.3 V)$ to $(V_{s} - 0.3 V)$				

**Notes 1.** TYP. values are reference values when  $T_A = 25^{\circ}C$ 

★

2. Vx refers to the output voltage of analog output pins  $S_1$  to  $S_{\rm 396}.$ 

 $V_{\text{OUT}}$  refers to the voltage applied to analog output pins  $S_1$  to  $S_{396}$ 

3. Frame frequency, line inversion mode selection, dot checkerboard input pattern, no load



Switching characteristics (Unless Otherwise Specified, TA = -40 to +85°C, Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 V to

Vcc1, Vs = 5.0 V)



	Parameter	Symbol	Condition		MIN.	TYP. <sup>Note</sup>	MAX.	Unit
	Driver output delay time 1	t <sub>PLH1</sub>	Vs = 5.0 V,	Vo MAX. –200 mV			40	μs
$\star$	(pre-charge period)	tPHL1	4 kΩ +27 pF	Vo MIN. +200 mV			70	μs
*	Driver output delay time 2 (driver output period)	tplH2		Pre-charge completed $\rightarrow$ goal voltage –200 mV			50	μs
*		tphl2		Pre-charge completed $\rightarrow$ goal voltage +200 mV			60	μs

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

AC Characteristics (Unless Otherwise Specified, TA = -40 to +85°C, Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 V to Vcc1)

### (a) i80 series CPU interface



Parameter	Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit
Address hold time	tанв	RS	0			ns
Address setup time	t <sub>AS8</sub>	RS	0			ns
System cycle time	tсус8		250			ns
Control low-level pulse width (/WR)	tccLw	/WR	60			ns
Control low-level pulse width (/RD)	<b>t</b> CCLR	/RD	140			ns
Control high-level pulse width (/WR)	tсснw	/WR	60			ns
Control high-level pulse width (/RD)	tссня	/RD	80			ns
Data setup time	t <sub>DS8</sub>	Do to D15	60			ns
Data hold time	t <sub>DH8</sub>	Do to D15	0			ns
/RD access time	t <sub>ACC8</sub>	Do to D15, CL = 100 pF			110	ns
Output disable time	tонв	Do to D15, CL = 5 pF	10		100	ns

### When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 $\ge$ Vcc2 (normal write mode, R114 and R115 = 03H)

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V	$V_{CC2} = 1.7 \text{ to } 2.5 \text{ V}$	$V_{CC1} > V_{CC2}$	normal write mode	R114 and $R115 = 03H$
	, v = 1.1 to z = 0	, *001 - *002	mornial write mode	$\frac{1}{1}$

Parameter	Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit
Address hold time	tанв	RS	0			ns
Address setup time	tas8	RS	0			ns
System cycle time	tсусв		333			ns
Control low-level pulse width (/WR)	tccLw	/WR	60			ns
Control low-level pulse width (/RD)	<b>t</b> CCLR	/RD	160			ns
Control high-level pulse width (/WR)	tсснw	/WR	100			ns
Control high-level pulse width (/RD)	tссня	/RD	140			ns
Data setup time	t <sub>DS8</sub>	Do to D15	60			ns
Data hold time	t <sub>DH8</sub>	Do to D15	0			ns
/RD access time	t <sub>ACC8</sub>	D <sub>0</sub> to D <sub>15</sub> , C <sub>L</sub> = 100 pF			150	ns
Output disable time	tонв	$D_0$ to $D_{15}$ , $C_L = 5 \text{ pF}$	10		150	ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (high-speed RAM write mode, valid only for writing data

R114 and R115 = 03H)								
Parameter	Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit		
Address hold time	tанв	RS	0			ns		
Address setup time	tas8	RS	0			ns		
System cycle time	tсус8		62			ns		
Control low-level pulse width (/WR)	tccLw	/WR	35			ns		
Control high-level pulse width (/WR)	tсснw	/WR	25			ns		
Data setup time	t <sub>DS8</sub>	Do to D15	25			ns		
Data hold time	tdh8	Do to D15	0			ns		

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, Vcc1  $\ge$  Vcc2, (high-speed RAM write mode, valid only for writing data, R114 and R115 = 03H)

Parameter	Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit
Address hold time	tанв	RS	0			ns
Address setup time	tas8	RS	0			ns
System cycle time	tсус8		83			ns
Control low-level pulse width (/WR)	tccLw	/WR	35			ns
Control high-level pulse width (/WR)	tсснw	/WR	30			ns
Data setup time	t <sub>DS8</sub>	Do to D15	30			ns
Data hold time	t <sub>DH8</sub>	Do to D15	0			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

NEC



### (b) M68 series CPU interface



Parameter		Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit
Address hold time		tah6	RS	0			ns
Address setup time		tas6	RS	0			ns
System cycle time		tсус6		250			ns
Data setup time		t <sub>DS6</sub>	Do to D15	80			ns
Data hold time		t <sub>DH6</sub>	Do to D15	0			ns
Access time		tacc6	Do to D15, CL = 100 pF			110	ns
Output disable time		tон6	$D_0$ to $D_{15}$ , $C_L = 5 \text{ pF}$	10		100	ns
Enable high pulse width	Read	tewhr	E	140			ns
	Write	tewnw	E	120			ns
Enable low pulse width	Read	tewlr	E	80			ns
	Write	tewlw	E	60			ns

### When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (normal mode, R114 and R115 = 03H)

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

- **Remarks 1.** The rise and fall times (t<sub>r</sub> and t<sub>f</sub>) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either (t<sub>r</sub> + t<sub>f</sub>) < (tcyce-tewLR-tewHR) or (t<sub>r</sub> + t<sub>f</sub>) < (tcyce-tewLW-tewHW).
  - 2. All timing is rated based on 20 to 80% of  $V_{\rm CC2}.$

Parameter		Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit
Address hold time		tан6	RS	0			ns
Address setup time		t <sub>AS6</sub>	RS	0			ns
System cycle time		tcyc6		333			ns
Data setup time		tds6	Do to D15	100			ns
Data hold time		tdhe	Do to D15	0			ns
Access time		tacc6	Do to D15, CL = 100 pF			150	ns
Output disable time		tоне	$D_0$ to $D_{15}$ , $C_L = 5 \text{ pF}$	10		150	ns
Enable high pulse width	Read	tewhr	E	160			ns
	Write	tewnw	E	120			ns
Enable low pulse width	Read	tewlr	E	140			ns
	Write	tewlw	E	100			ns

When Vcc1 = 2.5 to 3.6 V	$V_{CC2} = 1.7 \text{ to } 2.5 \text{ V}$	$V_{CC1} > V_{CC2}$	(normal mode	R114 and $R115 = 03H$
	, v = 1.7 + 10 - 2.5 v	$, v \cup \cup i \geq v \cup \cup z$	mormar moue	$\frac{1}{1}$

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

- **Remarks 1.** The rise and fall times (t<sub>r</sub> and t<sub>f</sub>) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either (t<sub>r</sub> + t<sub>f</sub>) < (tcyce-tewLR-tewHR) or (t<sub>r</sub> + t<sub>f</sub>) < (tcyce-tewLW-tewHW).
  - 2. All timing is rated based on 20 to 80% of  $V_{\rm CC2}.$

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (high-speed RAM write mode, valid only for writing data,

R114 and R	l15 = 03H)					
Parameter	Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit
Address hold time	tah6	RS	0			ns
Address setup time	t <sub>AS6</sub>	RS	0			ns
System cycle time	tcyc6		62			ns
Data setup time	tDS6	Do to D15	20			ns
Data hold time	tdhe	Do to D15	0			ns
Enable high pulse width	tewhr	E	35			ns
Enable low pulse width	tewlr	E	20			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

Remarks 1. The rise and fall times (tr and tr) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either (tr + tr) < (tcyce-tewLR-tewHR) or (tr + tr) < (tcyce-tewLW-tewHW).</li>
 2. All timing is rated based on 20 to 80% of Vcc2.

	Parameter	Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit
	Address hold time	t <sub>AH6</sub>	RS	0			ns
	Address setup time	t <sub>AS6</sub>	RS	0			ns
	System cycle time	tcyc6		83			ns
*	Data setup time	t <sub>DS6</sub>	Do to D15	30			ns
	Data hold time	t <sub>DH6</sub>	Do to D15	0			ns
	Enable high pulse width	tewhr	E	40			ns
	Enable low pulse width	tewlr	E	30			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The rise and fall times (tr and tr) of input signals are rated at 15 ns or less. When using a fast system

cycle time, the rated value range is either  $(t_r + t_f) < (t_{CYC6} - t_{EWLR} - t_{EWHR})$  or  $(t_r + t_f) < (t_{CYC6} - t_{EWLW} - t_{EWHW})$ .

**2.** All timing is rated based on 20 to 80% of  $V_{CC2}$ .

### (c) Serial interface



### Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, $V\text{cc1} \ge V\text{cc2}$

Parameter	Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit
Serial clock cycle	<b>t</b> scyc	SCL	250			ns
SCL high-level pulse width	tsнw	SCL	100			ns
SCL low-level pulse width	tslw	SCL	100			ns
Address hold time	<b>t</b> sah	RS	150			ns
Address setup time	tsas	RS	150			ns
Data setup time	tsds	SI	100			ns
Data hold time	<b>t</b> sDH	SI	100			ns
CS - SCL time	tcss	/CS	150			ns
	tсsн	/CS	150			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

### Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2

Parameter	Symbol	Condition	MIN.	TYP. <sup>Note</sup>	MAX.	Unit
Serial clock cycle	tscyc	SCL	150			ns
SCL high-level pulse width	tsнw	SCL	60			ns
SCL low-level pulse width	ts∟w	SCL	60			ns
Address hold time	tsah	RS	90			ns
Address setup time	tsas	RS	90			ns
Data setup time	tsps	SI	60			ns
Data hold time	tsdн	SI	60			ns
CS - SCL time	tcss	/CS	90			ns
	tсsн	/CS	90			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1**. The rise and fall times of input signal (tr and tr) are rated as 15 ns or less.

**2.** All timing is rated based on 20 to 80% of Vcc2.

### (d) Common

	Parameter	Symbol	Condition	MIN.	TYP. <sup>Note1</sup>	MAX.	Unit
	Oscillation frequency	fosc1	Internal oscillator (Rsel = L)	250	450	750	kHz
		fosc2	External resistance connection oscillator (R <sub>SEL</sub> = H), R = 51 k $\Omega$ <sup>Note2</sup>		450		kHz
$\star$	Calibration setting time	tcal	Note3	44	82.2	184	μs
	(frame frequency)	(fframeo)		(128.4)	(68.7)	(32.6)	(Hz)
	Frame frequency	fframe1	Uncalibrated	38	70	115	Hz
		fframe2	Calibrated Note4	72	80	88	Hz
		<b>f</b> FRAME3	Calibrated Note5	77	80	83	Hz
	Reset pulse width at power on	tvr	Vcc1 or Vcc2 to /RESET↑	100			ns
	Reset pulse width	trw		100			ns
	Reset time	tR	/RESET↑ to interface operation	100			ns

**Notes 1.** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**2.** The resistor value of "R" is depending on the characteristic of the parasitism capacity such as wiring. It is recommended to determine this value after through evaluation with actual system.

3. The relationship between the frame frequency and the calibration setting time is as follows.

 $f_{FRAME0} = 1/t_{cal} \times 177$ 

- **4.** Measured at  $T_A = -40$  to +85°C, after calibration at frame frequency = 80 Hz,  $T_A = 25$ °C exactly.
- **5.** Measured at  $\pm 5^{\circ}$ C, after calibration at frame frequency = 80 Hz exactly.

### 9. $\mu$ PD161622, 161640, and 161660 CONNECTION DIAGRAM EXAMPLE

Connection diagram examples for the  $\mu$  PD161622, 161640, and 161660 are show below.



### 10. EXAMPLE of $\mu$ PD161622 and CPU CONNECTION

Examples of  $\mu$  PD161622 and CPU connection are shown below.

In the example below, RS pin control in parallel interface mode is described for the case when the least significant bit of the address bus is being used.

(1) i80 series format

(2) M68 series format



### NOTES FOR CMOS DEVICES -

### **①** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**Reference Documents** 

NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of August, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).