Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



MOS INTEGRATED CIRCUIT μ PD161622

396 OUTPUT TFT-LCD SOURCE DRIVER WITH RAM

DESCRIPTION

The μ PD161622 is a TFT-LCD source driver that includes display RAM.

This driver has 396 outputs, a display RAM capacity of 371,712 bits (132 pixels x 16 bits x 176 lines) and, can provide a 65,536-color display.

FEATURES

- TFT-LCD driver with on-chip display RAM
- Logic power supply voltage: 2.5 to 3.6 V
- Driver power supply voltage: 4.3 to 5.5 V
- Display RAM: 132 x 16 x 176 bits
- Driver outputs: 396 output
- CPU interface: Serial, 8-bit/16-bit parallel interface selectable
- Colors: 65,536 colors/pixel
- On-chip VCOM generator
- On-chip timing generator
- On-chip oscillator

ORDERING INFORMATION

Part NumberPackageμ PD161622PChip

Remark Purchasing the above chip entails the exchange of documents such as a separate memorandum or product quality, so please contact one of our sales representatives.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

NEC

1. BLOCK DIAGRAM





2. PIN CONFIGURATION (Pad Layout)

Chip size: 3.60 x 17.80 mm² TYP. Bump size (output type A): 35 x 94 μ m² TYP. Bump size (input & dummy): 80 x 86 μ m² TYP.

Alignment mark (mark center, unit: μ m)

	Х	Y
M1	-1615	8715
M2	-1615	-8715
M3	1435	-8715





Table 2–1. Pad Layout (1/4)

Ē	Fin No.	RinNane	Pad Tvoe	Ximi	Yim	RhNo.	RinNane	RadType	Ximi	Yimi	Г	Fin No.	RinNane	Pad Tvce	Ximi	Yim	Ē
H	1		B	-167/100	80000	ଖ		B	_167/100	1100 M	t	121	an a	B	-167/100		ŀ
	י ר			167/00	87700	01 80			167400	107000		120	63		167/00	-0000	ŀ
	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			-107400	02/0.00	8			-107400			102			- 10/-1:00	-06000	ŀ
	3			- 10/4.00	0000	ш См			-10/40			404			- 10/4.00	-02000	-
	4		Б	- 10/4.00	a.a	<del>он</del> Ст		D	- 10/4.00	000		405		Б	- 10/4.00	-00/000	L
	5	100114	В	-16/4.00	791000	60	LHMP	В	-16/4.00	71000		125	R)	В	-16/4.00	-649000	
	6	10013	В	-16/4.00	7/9000	66	RONP	В	-16/4.00	5000	-	126	VSS(MODE)	В	-16/4.00	-661000	
	7	10,112	B	-1674.00	7670.00	67	DCON	В	-1674.00	470.00		127	P	В	-1674.00	-673000	
	8	TOJT11	В	-1674.00	7550.00	68	VCQJ2	В	-1674.00	350.00		128	VCCI(MOD	В	-1674.00	-6850.00	
	9	TOJT10	B	-1674.00	7430.00	69	VSS	В	-1674.00	230.00	_	129	P2	В	-1674.00	-6970.00	
	10	10019	В	-1674.00	7310.00	70	V022	В	-1674.00	110.00		130	VSS(MODE)	В	-1674.00	-7090.00	
	11	70 <b>1</b> 78	В	-1674.00	7190.00	71	VCCI	В	-1674.00	-1000		131	P3	В	-1674.00	-7210.00	
	12	TOJ17	В	-1674.00	7070.00	72	VSS	В	-1674.00	-13000		132		В	-1674.00	-733000	
	13	TOJ16	В	-1674.00	6950.00	73	VSS	В	-1674.00	-25000		133	GSB	В	-1674.00	-745000	
	14	10,15	В	-1674.00	6830.00	74	QVVL	В	-1674.00	-37000	Ĩ	134	GCIK	В	-1674.00	-757000	Γ
	15	TOJ14	В	-1674.00	6710.00	75	CANH	В	-1674.00	-490.00		135	GŒ	В	-1674.00	-7690.00	
	16	TCUI3	В	-1674.00	6550.00	76	C/R_	В	-1674.00	-610.00	-	136	GOE2	В	-1674.00	-7810.00	
	17	T0J12	В	-1674.00	6470.00	77	CAPH	В	-1674.00	-73000		137	RGONG	В	-1674.00	-793000	
	18	TOJ1	В	-1674.00	6350.00	78	vs	В	-1674.00	-85000		138	LFMG	В	-1674.00	-80500	
	19	TOUTO	В	-1674.00	6230.00	79	vs	В	-1674.00	-97000	~	139	DUMY	В	-1674.00	-817000	L
	20	VSSMODE	В	-167400	6110.00	80	VSS	В	-167400	-109000		140	DMMY	В	-167400	-82900	
	2	TSIMH	B	-167400	599000	81		B	-167400	-121000	-	141	DMY	– B	-167400	-841000	h
	2	TSIRIST	B	-167400	587000	82		B	-167400	-133000	t	142	DMY	B	-137000	-877400	
			B	-1674.00	575000	8		R	-1674.00	-145000		143		B	-51000	-877400	-
	20		B	-167/100	563000	<u>8</u>		B	-167/100	-157000		111		B	3300	-017-00	
	24		D D	- 10/4.00	551000	95 95		D D	-1074.00	10000		1/15		D D	117000	9774.00	
-	ച ന		D	- 10/-4:00	5000	ω «		о С	- 10/4:00	- 10000	+	140		D	167000	-0//4:00	ŀ
	 		В	- 10/4.00	5500	80		В	-10/4.00	-181000		140		В	10/00	-8000	
			В	-16/4.00	52/000	87		В	-10/40	-193000		147		A	16/000	-82000	L
			В	-16/400	5150.00	8	VSS(IVULE,	В	- 16/4.00	-2000	_	148		A	154000	-84/850	L
	29	V254(MOTE)	В	-16/4.00	5000	89	VCOMR	В	-16/4.00	-21/000		149	5396	A	16/000	-8437.00	
	30	am	В	-1674.00	4910.00	90	Ran	В	-1674.00	-229000		150	5326	A	154000	-839550	
	31	VSS(MODE)	В	-1674.00	4790.00	91		В	-1674.00	-2410.00		151	S394	A	1670.00	-8354.00	
	32	080N	В	-1674.00	4670.00	92	FBRSEL	В	-1674.00	-2530.00		152	S383	A	1540.00	-831250	
	33	VSS(MODE)	В	-1674.00	4550.00	93	VSS(MODE)	В	-1674.00	-2650.00		153	S392	A	1670.00	-8271.00	L
	34	CSTB	В	-1674.00	4430.00	94	VRH	В	-1674.00	-2770.00		154	S391	Α	1540.00	-822950	
	35	D15	В	-1674.00	4310.00	95	V0	В	-1674.00	-2890.00		155	S390	Α	1670.00	-8188.00	
	36	D14	В	-1674.00	4190.00	96	V1	В	-1674.00	-3010.00	Ĩ	156	S389	Α	154000	-814650	
	37	D13	В	-1674.00	4070.00	97	V2	В	-1674.00	-313000		157	S388	A	1670.00	-810500	Γ
	38	D12	В	-1674.00	3950.00	98	V3	В	-1674.00	-3250.00	-	158	S387	Α	1540.00	-86350	
	39	D11	В	-1674.00	3830.00	99	V4	В	-1674.00	-337000		159	S386	Α	1670.00	-802200	
	40	D10	В	-1674.00	3710.00	100	V5	В	-1674.00	-349000		160	S385	Α	1540.00	-7980.50	
	41	D9	В	-1674.00	359000	101	VRL1	В	-1674.00	-3610.00	-	161	S384	A	1670.00	-7939.00	
	42	D8	В	-1674.00	3470.00	102	VR2	В	-1674.00	-3730.00		162	SIBB	Α	154000	-7897.50	
H	43	D7(S)	В	-1674.00	335000	103	VSSMODE	В	-1674.00	-385000	r	163	S382	Α	167000	-786600	ľ
H	44	D6(SCL)	В	-1674.00	3230.00	104	165511	В	-1674.00	-397000	t	164	S381	A	1540.00	-7814.50	h
H	45	<u>ُ</u> مَ	В	-1674.00	3110.00	105	1 <b>BSH</b> 2	В	-1674.00	-409000	-	165	S380	A	1670.00	-777300	ŀ
H	- 46	D4	B	-167400	29900	106	TBGR	B	-1674.00	-421000	-	166	S379	A	154000	-7731.50	h
H	47	D8	B	-167400	287000	107	DAC7	В	-1674.00	-43300	-	167	S378	A	1670.00	-78900	ŀ
H	48	 D2	B	-167400	275000	108	a)ACI	B	-167400	-445000	-	168	S377	A	154000	-764850	ŀ
	49	Di la constante da la constant	B	-1674.00	26300	109	DAG5	B	-1674.00	-457000		169	S376	A	1670.00	-761700	
	50		B	-1674.00	251000	110		B	-1674.00	_ <u>7</u> 6000		170	S375	Δ	154000	-7965-90	ŀ
$\vdash$	51		B	_1674.00	2000	111		R	_167/00	0		171	\$374	Δ	16700		ŀ
	51	voqivor,	B	-1074.00	2000	110			-1074.00	01000		171	30/ <del>1</del>	~	15/000	-732+100	ŀ
H	 		P	10/4.00	221000	142		P	1674.00		┢	172	300	~~~	1670.00	7//102:00	ŀ
	ි 54		D	- 10/4.00	2600	110		D	- 10/4.00	-3000	-	113	യ/2 ന്ന്	A	10/000	-/+++1.00	ŀ
	54 (F		В	-10/400	401000	114		В	- 10/4.00	-51/UW	-	1/4	ରୁମ୍ ଆ	A	104000	-/38850	L
	50	/V <b>V+(</b> H/VV)	В	-16/4.00	191000	115	VOS (NUL)	В	-16/4.00	-52000	-	1/5	ಯ/∪ ಞ	A	16/000	-/3800	L
	50	/HU(E)	В	-16/4.00	1/9000	116	<del>ск</del> о	В	-16/4.00	-541000		1/6	S109 	A	154000	-131650	L
	57	VCC2	В	-1674.00	167000	117	си С	В	-1674.00	-553000		177	5368	A	1670.00	-727500	L
	58	HSX	В	-1674.00	155000	118	0-2	В	-1674.00	-566000	1	178	5367	A	1540.00	-723350	L
Ц	59	680	B	-1674.00	1430.00	119	ശ്ദ	B	-1674.00	-577000		179	5366	A	1670.00	-719200	L
	60	VSS(MODE)	В	-1674.00	1310.00	120	074	В	-1674.00	-5890.00	Ľ	180	\$365	A	1540.00	-715050	L
ιĨ																	ſ

#### Table 2–1. Pad Layout (2/4)

<b>FinNo</b>	PinName	PadType	X[µm]	Y[µn]	<b>FinNo</b>	<b>FinName</b>	PadType	X[µn]	Y[µm]	<b>FinNo</b>	<b>FinName</b>	PadType	X[µm]	Y[µn]
181	S364	A	1670.00	-7109.00	241	S304	A	1670.00	-4619.00	301	S244	A	1670.00	-2129.00
182	S363	A	1540.00	-7067.50	242	S308	A	1540.00	-4577.50	302	S243	A	1540.00	-2087.50
183	S362	A	1670.00	-7026.00	243	S302	A	1670.00	-453600	303	S242	A	1670.00	-204600
184	S361	A	1540.00	-6984.50	244	S301	A	1540.00	-4494.50	304	S241	A	1540.00	-2004.50
185	S360	A	1670.00	-6943.00	245	S300	A	1670.00	-4453.00	305	S240	A	1670.00	-1963.00
186	S369	A	1540.00	-6901.50	246	S299	A	1540.00	-4411.50	306	SZ39	A	1540.00	-1921.50
187	S368	A	1670.00	-6860.00	247	S298	A	1670.00	-4370.00	307	S238	A	1670.00	-1880.00
188	S367	A	1540.00	-681850	248	S297	A	1540.00	-432850	308	S237	A	1540.00	-183850
189	5366	A	16/0.00	-6///.00	249	S296	A	16/000	-428/.00	309	5236	A	16/0.00	-1/9/.00
190 401	Sto	A	154000	-673550	20	5295	A	1540.00	-424650	310	520	A	1540.00	-1/5050
191	5004 0000	A	16/000	-0094.00	201	5294 	A	16/000	-42,400	311	223 <del>1</del>	A	16/000	-1/14.00
102	ಯು ೧೯೯	A	1670.00	-000×30	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	3280 CTTT	A	1670.00	-410230 4121.00	્ર આ	<u>သာ</u>	A	1670.00	-10/230
101	0002 C0E4	A	15/000	-0011.00	200	0252K	A	15/0.00	-4121.00	214	<u>222</u>	A	15/0.00	-1001.00 1500.50
105	5001	Δ	1670.00	-00830	24	S201	Δ	1670.00	-40/830	314	(320) (320)	Δ	167000	-15/18/0
106	S240	Δ	15/000	-0200	200	S230	<u>^</u>	15/000	-300650	316	970 970	Δ	15/000	-157650
107	S748	Δ	1670.00	-644500	200	5200	<u> </u>	1670.00	-395500	317	S223	Δ	1670.00	-146500
198	5347	Δ	154000	-640350	278	S287	Δ	154000	-391350	318	S277	A	154000	-142350
199	5346	A	1670.00	-67200	279	5286	A	1670.00	-387200	319	5276	A	1670.00	-139200
200	S345	A	154000	-6320.50	200	5285	A	1540.00	-383050	320	5225	A	1540.00	-134050
201	S344	A	1670.00	-6279.00	261	S284	A	1670.00	-3789.00	321	 S224	A	1670.00	-1299.00
202	S343	A	1540.00	-6237.50	262	S283	A	1540.00	-3747.50	322	S223	А	1540.00	-1257.50
203	S342	A	1670.00	-6196.00	263	S282	A	1670.00	-370600	323	S222	А	1670.00	-121600
204	S341	А	1540.00	-6154.50	264	S281	А	1540.00	-366450	324	S221	А	1540.00	-1174.50
205	S340	A	1670.00	-611300	265	S280	A	1670.00	-3623.00	325	S220	А	1670.00	-1133.00
206	S339	A	1540.00	-6071.50	266	S279	A	1540.00	-3581.50	326	S219	А	1540.00	-1091.50
207	S338	A	1670.00	-6030.00	267	S278	A	1670.00	-3540.00	327	S218	А	1670.00	-1050.00
208	S337	A	1540.00	-5988.50	268	S277	А	1540.00	-349850	328	S217	А	1540.00	-100850
209	S336	A	1670.00	-5947.00	269	S276	A	1670.00	-3457.00	329	S216	A	1670.00	-967.00
210	5335	A	1540.00	-5905.50	270	S275	A	1540.00	-341550	330	S215	A	1540.00	-92550
211	S334	A	1670.00	-5864.00	271	S274	A	1670.00	-3374.00	331	S214	A	1670.00	-884.00
212	SSS	A	1540.00	-5822.50	272	S273	A	1540.00	-333250	332	S213	A	1540.00	-84250
213	S332	A	1670.00	-5781.00	273	S272	A	1670.00	-3291.00	333	S212	A	1670.00	-801.00
214	S331	A	154000	-5/3950	2/4	52/1	A	1640.00	-324950	334	5211	A	1540.00	-/59.50
215	530 mm	A	16/000	-339800	2/5	5 <u>7</u> 0	A	16/000	-34,800	330	5210	A	16/000	-/1800
210 217	5329 C770	A	154000	-3000.30	2/0	5409 5409	A	164000	-310030	330	2009	A	1640.00	-0/050 exe m
∠1/ %10	3320 C2077	A	16/000	-301000	21	3200 C767	<u>,                                    </u>	15/0.00	-312300		3200 C017	A	15/0.00	-0000
210	332/ S776	Δ	1670.00	-50/350	2/0	320/ S766	Δ	1670.00	-30/200	30	320/ S206	Δ	167000	-0000
210	5025	<u> </u>	154000	-549950	23	S265	<u> </u>	154000	-300-2.00	340	S200	Δ	154000	-51050
221	S324	A	1670.00	-544900	281	S764	Ă	1670.00	-295900	341	S704	A	167000	-46900
 222	5323	Â	154000	-5407.50	282	5263	Â	1540.00	-2917.50	342	S203	A	154000	-427,50
223	S322	A	1670.00	-536600	283	S262	A	1670.00	-287600	343	S202	A	1670.00	-38600
224	S321	A	1540.00	-5324.50	284	S261	А	1540.00	-2834.50	344	S201	А	1540.00	-344.50
225	S320	A	1670.00	-5283.00	285	S260	A	1670.00	-279800	345	S200	A	1670.00	-33800
226	S319	A	1540.00	-5241.50	286	S259	A	1540.00	-2751.50	346	S199	А	1540.00	-261.50
227	S318	А	1670.00	-520000	287	S258	А	1670.00	-2710.00	347	S198	А	1670.00	-220.00
228	S317	A	1540.00	-515850	288	S257	A	1540.00	-266850	348	S197	A	1540.00	-17850
229	S316	A	1670.00	-5117.00	289	S256	А	1670.00	-2627.00	349	S196	А	1670.00	-137.00
230	S315	A	1540.00	-507550	290	\$255	A	1540.00	-258650	360	S195	A	1540.00	-9650
231	S314	A	1670.00	-5034.00	291	S254	A	1670.00	-2544.00	361	S194	A	1670.00	-54.00
232	S313	A	1540.00	-4992.50	292	S253	A	1540.00	-250250	362	S193	A	1540.00	-1250
233	S312	A	1670.00	-4951.00	298	S252	A	1670.00	-2461.00	363	DUMAY	A	1670.00	2900
234	S311	A	1540.00	-4909.50	294	5251	A	1540.00	-2419.50	354	DUMMY	A	1540.00	70.50
235	S310	A	1670.00	-4868.00	295	5250	A	1670.00	-237800	365	LUMMY	A	1670.00	11200
236	509	A.	1540.00	-482650	296	5249	A.	1540.00	-233650	366	LTTT MWK	A	1540.00	15350
23/	2008	A	16/000	-4/65W	29/	52410 m/7	A	16/UU	-229600	35/		A	16/0.00	19500 ~~~~
400 770	<i>ഡ</i> ന്നു	A	1670.00	-4/450 /7000	<u>40</u>	3244/ C7/6	A	1670.00	-22005U	300		A	104000	∠3050 77800
209 240	STL	^	152000	-470200 -4770170	300	-3240 S245	<u> </u>	15200	-221200	300		A	152000	2/000 3/040

#### Table 2–1. Pad Layout (3/4)

<b>FinNa</b>	PinName	PadType	X[µn]	Y[µn]	<b>PinNa</b>	<b>FinName</b>	PadType	X[µn]	Y[µn]	<b>FinNo</b>	RnName	PadType	X[µn]	Y[µn]
361	DJMMY	A	1670.00	361.00	421	S136	A	1670.00	2851.00	481	S76	A	1670.00	5341.00
362	DUMMY	A	1540.00	40250	422	S135	A	1540.00	289250	482	S75	A	1540.00	538250
363	DUMAY	A	1670.00	444.00	423	S134	A	1670.00	2934.00	483	S74	A	1670.00	5424.00
- 304 204	CUMIVIY	A	1540.00	48050	424	5133 CM22	A	164000	29/550 2017/0	484	33 67	A	1540.00	5400.5U
300	5192 S101	A	15/0.00	527.00 FEQ FD	420	তাত্য পেশ	A	15/000	3017.00	400	572 574	A A	15/0.00	3007.00 FE49.FD
300	SIGN	Δ	1670.00	61000	-420 427	୍ରାର ହାସ	Δ	1670.00	3100	400	570	Δ	1670.00	55000
.378	5150	^	154000	6150	428	5129	A	154000	3141.50	-07	970 979	A	152000	563150
339	5188	A	1670.00	69300	429	S128	A	1670.00	3183.00	489	568 568	A	1670.00	567300
370	S187	A	1540.00	73450	430	S127	A	1540.00	322450	490	567	A	1540.00	5714.50
371	S186	А	1670.00	77600	431	S126	А	1670.00	326600	491	S66	А	1670.00	5756.00
372	S185	А	1540.00	817.50	432	S125	А	1540.00	3307.50	492	S65	А	1540.00	5797.50
373	S184	А	1670.00	85900	433	S124	A	1670.00	3349.00	493	S64	A	1670.00	583900
374	S183	А	1540.00	90050	434	S123	A	1540.00	3390.50	494	S63	А	1540.00	5880.50
375	S182	A	1670.00	94200	435	S122	A	1670.00	343200	495	S62	A	1670.00	592200
376	S181	A	1540.00	98350	436	S121	A	1540.00	3473.50	496	S61	A	1540.00	596350
377	S180	A	1670.00	102500	437	S120	A	1670.00	351500	497	580	A	1670.00	600500
3/8	S1/9 CTTD	A	1540.00 4070.00	105650	438	S119 Otto	A	154000	30050	498	559	A	1540.00	604650
3/9 200	SI/8 977	A	16/0.00	11/050	409	SI 18 0117	A	16/000	339800	499	308 0 <del>5</del> 7	A	16/0.00	60800
30/ 30/	SI// S176	A	1540.00	1101.00	440	SI 17 S1 16	A	1670.00	3000	<u>ີ</u> ພ	30/ GF6	A A	1670.00	6171.00
30	31/0 S175	Δ	154000	122250	410	S110 S115	Δ	154000	372250	501	975	Δ	15/0.00	621250
.383	S174	A	1670.00	127400	443	S114	A	1670.00	376400	573	554	A	1670.00	625400
384	S173	A	1540.00	131550	444	S113	A	1540.00	380550	504	563 563	A	1540.00	629550
385	S172	А	1670.00	1357.00	445	S112	A	1670.00	3847.00	505	S52	А	1670.00	6337.00
386	S171	А	1540.00	139850	446	S111	А	1540.00	388850	506	S51	А	1540.00	637850
387	S170	А	1670.00	144000	447	S110	A	1670.00	3930.00	507	S30	A	1670.00	6420.00
388	S169	А	1540.00	1481.50	448	S109	A	1540.00	3971.50	508	S49	A	1540.00	6461.50
389	S168	A	1670.00	152300	449	S108	A	1670.00	4013.00	509	S48	A	1670.00	650300
390	S167	A	1540.00	156450	450	S107	A	1540.00	4054.50	510	S47	A	1540.00	6544.50
391	S166	A	1670.00	160600	451	S106	A	1670.00	409600	511	S46	A	1670.00	668600
392	5165	A	1540.00 4070.00	1647.50	452	STUD	A	154000	4137.50	512	SAb	A	1540.00	6627.50
340 201	5104 MM	A	16/000	100900	403	S104 S104	A	16/0.00	41/900	513	5 <del>/1</del> 6/0	A	16/0.00	600900
304	ରାଦ୍ଧ ମନ୍ଦ	Δ	1670.00	177200	455	SID	Δ	1670.00	4220.00	515	340 S40	Δ	1670.00	675200
	SIM	A	154000	181350	456	S101	A	154000	470350	516	941	A	152000	679350
397	S160	Â	1670.00	185500	457	S100	Â	1670.00	434500	517	S40	A	1670.00	683600
398	S159	А	1540.00	189650	458	S99	A	1540.00	438650	518	S39	A	1540.00	687650
399	S158	А	1670.00	193800	459	S98	A	1670.00	442800	519	S38	А	1670.00	691800
400	S157	А	1540.00	197950	460	S97	A	1540.00	4469.50	520	S37	A	1540.00	699950
401	S156	А	1670.00	2021.00	461	S96	A	1670.00	4511.00	521	S36	A	1670.00	7001.00
402	S155	A	1540.00	206250	462	S95	A	1540.00	455250	522	S36	A	1540.00	704250
403	S154	A	1670.00	2104.00	463	S94	A	1670.00	4594.00	523	S34	A	1670.00	7084.00
404	ଔଷ ପାଇ	A	1540.00 4070.00	214550	464	593	A	154000	463550	524	533 CM	A	1540.00	/12550
405	5152 CME4	A	16/0.00	2187.00 2000 ED	400	592 071	A	16/000	40/7.00 1719.60	320 576	<u>ର</u> ହ	A	16/0.00	7167.00
400	ରାଧା ସାମ	A	1670.00	222030	400	391 900	<u>,                                    </u>	1670.00	4/1030	520 577	သ၊ ဇာ	A	1670.00	72000
-07 	5100 S129	A	154000	231150	468	589	<u>A</u>	154000	490150	- <u>5</u> 28	500 500	A	152000	720150
409	S148	Â	1670.00	235300	469	598 598	Â	1670.00	484300	529	578 578	Â	1670.00	733300
410	S147	A	1540.00	239450	470	 S87	A	1540.00	4884.50	530		A	1540.00	7374.50
411	S146	A	1670.00	243600	471	S86	A	1670.00	492600	531	S26	A	1670.00	741600
412	S145	А	1540.00	2477.50	472	S85	A	1540.00	4967.50	532	S25	А	1540.00	7457.50
413	S144	A	1670.00	251900	473	<b>S8</b> 4	A	1670.00	500900	533	S24	A	1670.00	7499.00
414	S143	A	1540.00	2560.50	474	S83	A	1540.00	505050	534	S23	A	1540.00	7540.50
415	S142	A	1670.00	260200	475	S82	A	1670.00	509200	535	S22	A	1670.00	758200
416	5141	A	1540.00	264350	476	581	A	1540.00	513350	536	521	A	1540.00	762350
41/	514U CM70	A	1670.00 4540.00	200000	4//	380 280	A	16/UO	51/5W	<u>. භ</u>	520	A	16/U.W	/ddb00
418 140	ରୀୟ ୧୩୨ହ	A 	104000	2/2050	4/8	ଅନ ଅନ	A	104UU	02/050 5750 m	<u>ಯ</u> ೯೧	319 C40	A	1670.00	77/0050
419 420	3130 S137	A A	154000	∠/œ₩ 28040	4/9	370 \$77	<u> </u>	1540M	3236UU 530040	- 309 540	310 \$17	ΑΑ	152000	778950

μ**PD161622** 

#### Table 2–1. Pad Layout (4/4)

<b>FinNo</b>	RinName	PadType	X[µm]	Y[µn]
541	S16	A	1670.00	7831.00
542	S15	A	1540.00	787250
543	S14	A	1670.00	7914.00
544	S13	A	1540.00	795550
545	S12	A	1670.00	7997.00
546	S11	А	1540.00	803850
547	S10	A	1670.00	80800
548	<b>S</b> 9	A	1540.00	8121.50
549	<b>S</b> 8	A	1670.00	8163.00
550	57	A	1540.00	8204.50
551	<b>S</b> 6	A	1670.00	824600
552	<b>S</b> 5	A	1540.00	8287.50
553	S4	A	1670.00	832900
554	SS	A	1540.00	8370.50
555	52	A	1670.00	841200
556	SI	A	1540.00	8453.50
557	DJMMY	A	1670.00	8495.00
558	DUMMY	В	1670.00	857500
559	DUMMY	В	1220.00	8774.00
560	DUMMY	В	380.00	8774.00
561	DUMMY	В	-460.00	8774.00
562	ID.MMY	В	-13000	8774.00

(1/2)

#### 3. PIN FUNCTIONS

#### 3.1 Power Supply System Pins

Symbol	Pin Name	Pad No.	I/O	Function
Vcc1	Logic power supply	71, 83, 84	-	Power supply pin for logic circuit
V _{CC2}	I/O power supply	57, 70	-	Power supply pin for I/O buffer
Vs	Driver power supply	78, 79	-	Power supply pin for driver circuit
Vss	Ground	69, 72, 72, 80	-	Ground pin for logic and driver circuits
Vo to V5 Vrh Vrl1, Vrl2	Power supply for <i>Y</i> curve correction	95 to 100, 94, 101, 102	_	The $\mu$ PD161622 includes power supplies and resistors for the $\gamma$ -curve, so if the characteristics of the $\gamma$ -curve and LCD panel in the $\mu$ PD161622 match, leave V ₀ to V ₅ , V _{RH} , V _{RL1} , V _{RL2} open. If some kind of correction is required, adjust the $\gamma$ -curve by connecting resistors between the V ₀ to V ₅ , V _{RH} , V _{RL1} , V _{RL2} pins (see <b>5.9</b> $\gamma$ -Curve Correction Power Supply Circuit for Cases of Unbalanced Driving).
VCC1(MODE)	Mode setting pull-up power-supply	27, 91, 124, 128, 132	-	Pull-up power-supply pin for mode setting
Vss(mode)	Mode setting pull-down power-supply	20, 29, 31, 33, 51, 60, 88, 93, 103, 115, 126, 130	_	Pull-down power-supply pin for mode setting

#### 3.2 Logic System Pins

Symbol	Pin Name	Pad No.	I/O	Function
PSX	CPU interface selection	58	Input	These pins are used to select the CPU interface mode.
				PSX = H: Parallel interface
				PSX = L: Serial interface
				When the parallel interface is selected, this data but width can be changed
				between 8 bits and 16 bits by using BMD of index register 5 (R5).
/CS	Chip select	52	Input	This pin is used for chip select signals. When $/CS = L$ , the chip is active
				and can perform data input/output operations including command and data
				I/O.
/RESET	Reset	53	Input	When /RESET is low, an internal reset is performed. The reset operation
				is executed at the /RESET signal level. Be sure to perform reset via this
				pin at power application.
/RD	Read	56	Input	When i80 series parallel data transfer (/RD) has been selected, the signal
(E)	(enable)			at this pin is used to enable read operations. Data is output to the data bus
				only when this pin is low.
				When M68 series parallel data transfer (E) has been selected, the signal at
				this pin is used to enable read/write operations.
/WR	Write	55	Input	When i80 series parallel data transfer (/WR) has been selected, the signal
(R, /W)	(read/write)			at this pin is used to enable write operations. Data is written at the rising
				edge of this signal.
				When M68 series parallel data transfer (R, /W) and serial data has been
				selected, this pin is used to determine the direction of data transfer.
				L: Write
				H: Read
C86	Select interface	59	Input	This pin is used to switch between interface modes (i80 series CPU or M68
				series CPU).
				L: Selects i80 series CPU mode
				H: Selects M68 series CPU mode



(2/2)

Do to D5, B to D15, Data bus 50 to 35 I/O These pins comprise 16-bit bi-directional data. When the serial interface has been selected (PSX = L), D7 ft a serial data input pin (SI), D6 functions as a serial clock input In either case, pins D0 to D7 and D6 to D15 are in high impedan When the chip is not selected, D0 to D15 are in high impedan   RS Index register/, data/command selection 54 Input and is used to distinguish between data from index registers data/commands. RS = H: Indicates that data from D0 to D15 is idata/command RS = L: Indicates that data from D0 to D7 is index register con Also, when serial data transfer is selected, the level of the Ri fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command data/command RS = L: Indicates that the data is index register contents or data/command RS = L: Indicates that the data is index register contents or data/command RS = L: Indicates that the data is index register contents or data/command RS = L: Indicates that the data is index register contents or data/command RS = L: Indicates that the data is index register contents or data/command RS = L: Indicates that data from D0 to D7 is index register con Also, when serial data transfer is selected, the level of the Ri fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	
Da to D15, D6 (SCL), (serial clock)   D7 (SI) (serial data input)   RS Index register/, data/command selection   54 Input   When the serial data from D0 to D15 are in high impedan When the chip is not selected, D0 to D15 are in high impedan When the chip is not selected, D0 to D15 are in high impedan When the chip is not selected, D0 to D15 are in high impedan When the chip is not selected, D0 to D15 are in high impedan When the chip is not selected, D0 to D15 are in high impedan When the chip is not selected, D0 to D15 are in high impedan and is used to distinguish between data from index registers data/commands.   RS Input   RS Input   When parallel data transfer has been selected, this pin is use connected to the least significant bit of the standard CPU ad and is used to distinguish between data from index registers data/commands.   RS = H: Indicates that data from D0 to D15 is data/command RS = L: Indicates that data from D0 to D15 is index register con Also, when serial data transfer is selected, the level of the Ri fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	
De (SCL), (serial clock) (serial clock) a serial data input pin (SI), De functions as a serial clock input In either case, pins Do to D7 and De to D15 are in high impedan   RS Index register/, data/command selection 54 Input In either parallel data transfer has been selected, this pin is use connected to the least significant bit of the standard CPU ad and is used to distinguish between data from index registers data/commands.   RS Index register/, data/command selection 54   RS Input data/command selection When parallel data transfer has been selected, this pin is use connected to the least significant bit of the standard CPU ad and is used to distinguish between data from index registers data/commands.   RS = H: Indicates that data from Do to D15 is data/command RS = L: Indicates that data from Do to D7 is index register con Also, when serial data transfer is selected, the level of the Ri fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	nctions as
D7 (SI) (serial data input) In either case, pins D₀ to D7 and D₀ to D15 are in high impeda When the chip is not selected, D₀ to D15 are in high impedan   RS Index register/, data/command selection 54 Input When parallel data transfer has been selected, this pin is usi connected to the least significant bit of the standard CPU ad and is used to distinguish between data from index registers data/commands.   RS = H: Indicates that data from D₀ to D15 is data/command RS = L: Indicates that data from D₀ to D7 is index register con Also, when serial data transfer is selected, the level of the Rifetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	t pin (SCL).
RS Index register/, data/command selection 54 Input When parallel data transfer has been selected, this pin is us connected to the least significant bit of the standard CPU ad and is used to distinguish between data from index registers data/commands.   RS = H: Indicates that data from Do to D15 is data/command RS = L: Indicates that data from Do to D7 is index register con Also, when serial data transfer is selected, the level of the R: fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	nce mode.
RS Index register/, data/command selection 54 Input When parallel data transfer has been selected, this pin is us connected to the least significant bit of the standard CPU ad and is used to distinguish between data from index registers data/commands.   RS = H: Indicates that data from D₀ to D₁₅ is data/command RS = L: Indicates that data from D₀ to D₁₅ is index register con Also, when serial data transfer is selected, the level of the R: fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	e mode.
data/command selection connected to the least significant bit of the standard CPU ad and is used to distinguish between data from index registers data/commands.   RS = H: Indicates that data from D ₀ to D ₁₅ is data/command RS = L: Indicates that data from D ₀ to D ₇ is index register co Also, when serial data transfer is selected, the level of the Rifetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	ially
and is used to distinguish between data from index registers data/commands. RS = H: Indicates that data from D ₀ to D ₁₅ is data/command RS = L: Indicates that data from D ₀ to D ₇ is index register co Also, when serial data transfer is selected, the level of the R fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	dress bus
data/commands. RS = H: Indicates that data from D ₀ to D ₁₅ is data/command RS = L: Indicates that data from D ₀ to D ₇ is index register co Also, when serial data transfer is selected, the level of the R fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	and
RS = H: Indicates that data from D ₀ to D ₁₅ is data/command RS = L: Indicates that data from D ₀ to D ₇ is index register co Also, when serial data transfer is selected, the level of the R fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	
RS = L: Indicates that data from D ₀ to D ₇ is index register co Also, when serial data transfer is selected, the level of the R fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	
Also, when serial data transfer is selected, the level of the R fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	ntents
fetched at the rising edge of the eighth clock of the serial clo whether the data is index register contents or data/command distinguished.	3 pin is
whether the data is index register contents or data/command distinguished.	k and
distinguished.	is
DO I is indicated that the data from the OL is shate for some	
HS = H: Indicates that the data input to SI is data/command.	
RS = L: Indicates that the data input to SI is index register co	ntents.
IP ₀ to IP ₃ Input port 125, 127, Input This is a general-purpose input port. The status of these pine	(H or L)
129, 131 can be read via a command.	
Because this is a CMOS input, do not leave open.	
OP₀ to Output port 116 to 123 Output This is a general-purpose output port. The status of these pir	is (H or L)
OP ₇ can be write via a command.	
Leave open when in unused.	
RSEL Oscillation signal select 28 Input This pin is for oscillation signal selection. When in used exte	'nal
resistance connection oscillator circuit, this pin set H. When	n used
internal oscillator circuit, this pin set L.	
R _{SEL} = H: External resistance connection oscillator circuit sel	ect
R _{SEL} = L: CR internal oscillator circuit select	
OSCIN Oscillation signal 32 Input This pin is for oscillation signal input.	
RseL = H: Connect 51 kΩ resistance between OSCIN and OS	Cout.
R _{SEL} = L: Leave open	
OSCout Oscillation signal 30 Output This pin is for oscillation signal input.	
$R_{SEL} = H$ : Connect 51 k $\Omega$ resistance between OSCIN and OS	Соит.
R _{SEL} = L: Leave open	
CSTB GSTB logic signal 34 Output This pin outputs STB signal for gate driver leveled by interface	
supply voltage (Vcc2). This output signal is reverse signal of	e power

#### 3.3 Gate Driver IC Control Pins

Symbol	Pin Name	Pad No.	I/O	Function
LPMG	Low power mode signal	138	Output	This is an output pin for low power mode (for the gate driver).
				Connect to the LPM pin of the gate driver.
GOE1	OE1 output for gate	135	Output	This pin is an output pin for the low power mode (for the OE1).
	driver			Connect to the OE1 pin of the gate driver.
				Timing signal for output, refer to 5.4 Display timing generator.
GOE ₂	OE ₂ output for gate	136	Output	This pin is the OE ₂ output for the gate driver.
	driver			Connect to the OE ₂ pin of the gate driver.
				Timing signal for output, refer to 5.4 Display timing generator.
GSTB	STB output for gate	133	Output	This pin is the STB output for the gate driver.
	driver			Connect to the STVR or STVL pin of the gate driver.
				Timing signal for output, refer to 5.4 Display timing generator.
GCLK	CLK output for gate	134	Output	This pin is the CLK output for the gate driver.
	driver			Connect to the CLK pin of the gate driver.
RGONG	Regulator control	137	Output	Regulator ON/OFF control of gate driver IC
				Connect to the RGONG pin of the gate driver.

#### 3.4 Power Supply Control Pins

Symbol	Pin Name	Pad No.	I/O	Function
LPMP	Low power mode signal	65	Output	Low power mode control signal output pin (for power-supply IC).
				This pin connects to LPM pin of power-supply IC.
DCON	DC/DC converter control	67	Output	DC/DC converter ON/OFF signal pin for power-supply IC.
				This pin connects DCON pin of power-supply IC.
RGONP	Regulator control	66	Output	Regulator ON/OFF control signal pin for power-supply IC.
				This pin connects to RGONP pin of power-supply IC.
Vcd11, Vcd12	VDD1 booster selection	64, 63	Output	Control signal to select x4/x5/x6/x7 booster of power-supply IC for V $_{CC1}$ .
				Connect to the V _{CD11} and V _{CD12} pins of the power-supply IC.
VcD2	VDD2 booster selection	62	Output	Control signal to select x2/x3 booster of power-supply IC for Vcc2.
				Connect to the V _{CD2} pin of the power-supply IC.
Vce	Vo level selection	61	Output	Signal for selecting the level of the power-supply IC booster voltage, to
				be used for the maximum voltage of Vo. Selects that the booster
				voltage level is either the same level as $V_{DD1}$ or a multiple of minus 1.
				Connect to the VCE pin of the power-supply IC.

 $\star$ 

#### 3.5 Driver-Related Pins

Symbol	Pin Name	Pad No.	I/O	Function
S1 to S396	Source output	556 to 365,	Output	Source output pins
		352 to 149		
VCOM	COM adjustment	85	Output	This pin is the common adjustment output.
VCOUT1	Center rectangle	81, 82	Output	This pin is the center rectangle signal output $(V_{P \cdot P})$ for common
	signal output			modulation between 0 V to Vs.
VCOUT2	Center rectangle	68	Output	This pin is the center rectangle signal output $(V_{p\cdot p})$ for common
	signal output			modulation between 0 V to Vcc1.
BGRIN	External-power-	90	Input	This is an external-power-supply connect pin for VCOM.
	supply connect			This pin is valid when BGRS (power supply control register 1: R25) =
				1. In this case, the reference voltage of the amplifier for setting the
				common waveform center value is input from outside the $\mu$ PD161622
				When BGRS = 0, power supply with built-in the $\mu$ PD161622 is set up
				as a standard voltage for common waveform center value setup.
				In this case, leave it open.
				For more detail, refer to 5.5 Common Adjustment.
VCOMR	VCOM setting	89	Input	Connects an external feedback resistor for VCOM setting.
	resistor connection			This pin is valid when $FBR_{SEL} = L$ . In this case, connect a feedback
				resistor between the VCOM pin and GND.
				When $FBR_{SEL} = H$ , the amplifier for setting the common waveform
				center value operates as a voltage follower. In this case, leave it open.
				For more detail, refer to 5.5 Common Adjustment.
FBRSEL	VCOM setting	92	Input	This pin is used to select the method of adjusting the amplifier for
	external circuit select			setting the common waveform center value used to set the COMMON
				drive waveform center level.
				FBR _{SEL} = H: Voltage follower circuit used (VCOMR connected to VCOM
				internally)
				FBRsel = L: External feedback resistor used
CVPH,	Basis power supply	77,	-	This is operational amplifier output pin for the $\gamma$ -corrected power
CVPL,	for $\gamma$ -corrected	76,		supplies. Normally, this pin connects capacitor of 1 $\mu$ F
CVNH,	power supplies	75,		
CVNL		74		
DAC ₀ to DAC ₇	D/A converter	114 to 107	Input	These pins set the reference voltage of the amplifier for setting the
	value setting			VCOM value used to set the COMMON drive waveform center level.
				These pins are valid when the VCOM output center value setting
				register (R29) = 00H and BGRS (R25: $D_6$ ) = 0.
				This pin is pulled up to the inside IC, therefore, connect to only Vss
				For more details, refer to <b>F 5 Common Adjustment Circuit</b>
	1		1	For more details, refer to 5.5 Common Adjustment Circuit.

#### 3.6 Test or Other Pins

Symbol	Pin Name	Pad No.	I/O	Function
TOUT₀ to TOUT15,	Source output	19 to 4,	Output	This is output pin when $\mu$ PD161622 is in test mode.
TOSCO		26		Normally, leave it open.
TSTRTST,	COM adjustment	22,	Output	These pins are to set up test mode of $\mu$ PD161622.
TSTVIHL,		21,		Normally, fixed it to Vss.
TOSCI,		25,		
TOSCSELI,		24,		
TOSCSELO,		23,		
TBSEL1,		104,		
TBSEL ₂		105		
TBGR	Test input/output	106	I/O	This is output pin when $\mu$ PD161622 is in test mode.
				Normally, leave it open.
DUMMY	Dummy pin	1 to 3, 86, 87, 139	_	Dummy pin
		to 148, 353 to 364,		The dummy pins of pads No. 1, 2, 557, and 558 are wired using
		557 to 562		aluminum inside the $\mu$ PD161622.
				The dummy pins of pads No. 140, 141, 146, and 147 are wired
				using aluminum inside the $\mu$ PD161622.

#### 4. PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS

The I/O circuit types of each pin and recommended connection of unused pins are described below.

	Pin Name	Input Type	1/0	Power	Recommended Con	nection of Unused Pins	Notos
	r in Marile	пристуре	1/0	supply	Parallel Interface	Serial Interface	Notes
	PSX	Schmitt trigger	Input	Vcc2	Mode setting pin		1
	/RESET	Schmitt trigger	Input	Vcc2	Always reset on power appli	cation	-
	/RD (E)	Schmitt trigger	Input	Vcc2	Connect to Vcc2 (when i80 series interface)	Connect to Vcc2 or Vss.	-
$\star$	C86	Schmitt trigger	Input	Vcc2	Mode setting pin	Connect to Vcc2 or Vss.	1
	D₀ to D₅	Schmitt trigger	I/O	Vcc2	_	Leave open	_
	D6 (SCL)	Schmitt trigger	I/O	Vcc2	_	•	_
	D7 (SI)	Schmitt trigger	I/O	Vcc2	-		-
	D8 to D15	Schmitt trigger	I/O	Vcc2	_	Leave open	_
	RS	Schmitt trigger	Input	Vcc2	Register setting pin	·	2
	IP ₀ to IP ₃	Schmitt trigger	Input	Vcc1	Connect to Vcc1 or Vss.		_
	OP ₀ to OP ₇	-	Output	Vcc1	Leave open		_
	OSCIN	CMOS	Input	Vcc2	Input external clock (R _{SEL} = H	H)	_
$\star$	OSCOUT	CMOS	Output	Vcc2	Leave open (Rsel = H/L)		_
	CSTB	-	Output	Vcc2	Leave open		-
	Rsel	Schmitt trigger	Input	Vcc1	Mode setting pin		3
	LPMG	_	Output	Vcc1	Leave open		_
	GOE1	_	Output	Vcc1	Always connect to the gate of	driver	_
	GOE ₂	_	Output	Vcc1	Always connect to the gate of	lriver	-
	GSTB	_	Output	Vcc1	Always connect to the gate of	lriver	_
	GCLK	_	Output	Vcc1	Always connect to the gate of	Iriver	_
	RGONG	_	Output	Vcc1	Always connect to the gate of	Iriver	_
	LPMP	_	Output	Vcc1	Leave open		-
	DCON	_	Output	Vcc1	Always connect to the power	r IC	_
	RGONP	-	Output	Vcc1	Always connect to the power	r IC	-
	VCD11, VCD12	-	Output	Vcc1	Always connect to the power	r IC	_
	V _{CD2}	-	Output	Vcc1	Always connect to the power	r IC	_
	Vce	-	Output	Vcc1	Always connect to the power	r IC	_
	VCOUT1	-	Output	Vs	Leave open		_
	VCOUT2	-	Output	Vcc1	Leave open		_
	BGRIN	-	Input	Vs	Leave open (BGRS = L [R25	5])	-
	Vсом	-	Output	Vs	Leave open (FRB _{SEL} = H)		-
	VCOMR	-	Input	Vs	Leave open (FRB _{SEL} = H)		-
	TOUT ₀ to TOUT ₁₅	-	Output	Vcc1	Leave open		-
	TOSCO	-	Output	Vcc1	Leave open		_
	TSTRTST	-	Input	Vcc1	Connect to Vss.		-
	TSTVIHL	-	Input	Vcc1	Connect to Vss.		-
	TOSCI	-	Input	Vcc1	Connect to Vss.		-
	TOSCSELI	-	Input	Vcc1	Connect to Vss.		-
	TOSCSELO	-	Input	Vcc1	Connect to Vss.		-
	TBSEL1	-	Input	Vcc1	Connect to Vss.		-
	TBSEL2	-	Input	Vcc1	Connect to Vss.		-
	TBGR	-	I/O	Vcc1	Leave open		-

Notes 1. Connect to  $V_{CC2}$  or  $V_{SS}$ , depending on the mode selected.

- 2. Input either H or L by CPU, depending on the register selected
- 3. Connect to Vcc1 or Vss, depending on the mode selected.

#### 5. DESCRIPTION OF FUNCTIONS

#### 5.1 CPU Interface

#### 5.1.1 Selection of interface type

The  $\mu$  PD161622 chip transfers data using a 16-bit bi-directional data bus (D₁₅ to D₀), 8-bit bi-directional data bus (D₇ to D₀) or a serial data input (SI). Setting the polarity of the PSX pin as either H or L enables the selections shown in table 5–1 below.

						• ••					
PSX	BMD	Mode	/CS	RS	/RD (E)	/WR (R,/W)	C86	D15 to D8	D7	D ₆	D₅ to D₀
Н	0	16-bit parallel	/CS	RS	/RD (E)	/WR (R,/W)	C86	D15 to D8	D7	D ₆	D₅ to D₀
Н	1	8-bit parallel	/CS	RS	/RD (E)	/WR (R,/W)	C86	Hi-Z ^{Note1}	D7	D ₆	D₅ to D₀
L	X Note2	Serial Note3	/CS	RS	Note2	Note2	Note2	Hi-Z ^{Note1}	SI	SCL	Hi-Z ^{Note1}

Table 5–1.

Notes 1. Hi-Z: High impedance

2. X: Don't care (1 or 0)

3. In serial mode, read function is not available.

#### 5.1.2 Parallel interface

When the parallel interface has been selected (PSX = H), setting the C86 pin as either H or L enables a direct connection to an i80 series or M68 series CPU (see table 5-2 below).

Table 5–2.

C86	Mode	/RD (E)	/WR (R,/W)
н	M68 series CPU	E	R, /W
L	i80 series CPU	/RD	/WR

The data bus signal is identified according to the combination of the RS, /RD (E), and /WR (R, /W) signals, as shown in the following table 5–3.

#### Table 5–3.

Common	M68 series CPU	i80 seri	es CPU	Function
RS	R, /W	/RD	/WR	
Н	Н	L	Н	Read display data and registers
Н	L	Н	L	Write display data and registers
L	Н	L	Н	Prohibited
L	L	Н	L	Write to control index register

NEC

Moreover, when using the parallel interface, it is possible to use the BMD flag ( $D_7$  of the data access control register (R5) to select the length of the data to be transmitted as either 16 bits (BMD = 0) or 8 bits (BMD = 1). This setting is valid for the display data written as DR data to the display memory register (R12).

The relationship between the command input and the data bus length is as follows.

- Commands other than those of the display memory register (R12) are executed in 1-byte units regardless of the value of BMD (bus length setting flag in data access control register (R5)).
- Display memory register (R12) commands are executed in 1-byte units when BMD = 1, and in 1-word units when BMD = 0.

#### (1) Commands other than those of the display memory register (R12)

BMD = 1 (8-bit data bus)

Pin	D7	D6	D5	D4	D3	D2	D1	D0
Data	D7	D6	D5	D4	D3	D2	D1	Do

#### BMD = 0 (16-bit data bus)

Pin	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do
Data	Note	D7	D6	D5	D4	D3	D2	D1	Do							
Note O																

Note 0 or 1

#### (2) Display memory register (R12)

BMD = 1 (8-bit data bus)

Pin	D7	D6	D5	D4	Dз	D2	D1	Do
Data	D7	D6	D5	D4	Dз	D2	D1	Do

BMD = 0 (16-bit data bus)

Pin	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	Dз	D2	D1	Do
Data	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	Do



#### Relationship data bus and display RAM (16-bit parallel interface: BMD = 0)

#### Data bus side

							16	bit							
DB15	DB14	DB13	DB12	DB11	DB10	DB۹	DBଃ	DB7	DB6	DB₅	DB4	DB₃	DB ₂	DB1	DB₀
D15	D14	D13	D12	D11	D10	D۹	D٥	D7	D ₆	D₅	D4	D₃	D2	D1	Do
		Dot 1					Do	t 2					Dot 3		
						1 p	ixel (= 1	X addre	ss)						

Display RAM side

#### Relationship data bus and display RAM (18-bit parallel interface: BMD = 1)

Data bus side

			8 bit (1:	st byte)							8 bit (2ı	nd byte)			
DB7	DB6	DB₅	DB4	DB₃	DB ₂	DB1	DB₀	DB7	DB ₆	DB₅	DB4	DB₃	DB ₂	DB1	DB₀
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	Dз	D2	D1	Do
		Dot 1			Dot 2 Dot 3										
1 pixel (= 1X address)															

Display RAM side



Figure 5–1. Example of 16-bit Data Access (i80 series interface, BMD = 0)







#### (1) i80 Series Parallel Interface

When i80 series parallel data transfer has been selected, data is written to the  $\mu$  PD161622 at the rising edge of the /WR signal. The data is output to the data bus when the /RD signal is L.



Figure 5–3. i80 Series Interface Data Bus Status

#### (2) M68 Series Parallel Interface

When M68 series parallel data transfer has been selected, data is written at the falling edge of the E signal when the R,/W signal is L. In a data read operation, data is output at the rising edge of the E signal in a period when the R,/W signal is H. The data bus is released (Hi-Z) at the falling edge of the E signal.





NEC

#### 5.1.3 Serial interface

When the serial interface has been selected (PSX = L), if the chip is active (/CS = L), serial data input (SI) and serial clock input (SCL) can be received. Serial data is read from  $D_7$  and then from  $D_6$  to  $D_0$  on the rising edge of the serial clock, via the serial input pin. This data is synchronized on the eighth serial clock's rising edge and is then converted to parallel data for processing.

RS input is used to judge serial input data as display data or command data when RS = H the data is display data and when RS = L the data is command data. When the chip enters active mode, RS input is read at the rising edge after every eighth serial clock and is then used to judge the serial input data. The serial interface signal chart is shown below.





Remarks 1. If the chip is not active, the shift register and counter are reset to their initial settings.

- 2. The data read function is disabled during serial interface mode.
- **3.** When using SCL wiring, take care concerning the possible effects of terminating reflection and noise from external sources. Our recommends checking operation with the actual device.

#### 5.1.4 Chip select

The  $\mu$  PD161622 has two chip select pins (/CS). The CPU parallel and serial interfaces can be used only when /CS = L. When the chip select pin is inactive, D₀ to D₁₅ are set to high impedance (invalid) and input of RS, /RD, or /WR is not active. If a serial interface mode has been set, the shift register and counter are both initialized.

#### 5.1.5 Access to display data RAM and internal registers

When the CPU accessed the  $\mu$  PD161622, the CPU only has to satisfy the requirement of the cycle time (tcyc) and can transfer data at high speeds. Usually, it is not necessary for the CPU to take wait time into consideration.

A high-speed RAM write function, as well as the ordinary RAM write function, is provided for writing data to the display data RAM. By using the high-speed write function, data can be written to the display RAM at an access speed four times faster than that of the ordinary RAM write function. Therefore, applications, such as motion picture display where the display data must be rewritten at high speeds, can be supported. For details, refer to **5.2.5 High-speed** 

#### RAM write mode

Dummy data is not required when either reading or writing data. In the  $\mu$  PD161622, data of the display memory register (R12) cannot be read. This relationship is shown in Figure 5–6.

Note that when in write mode of data at high speed for data read mode of read cycle time, this mode equals to normal mode.

#### Figure 5–6. Image of internal access to display RAM

#### Writing



#### Reading (display memory register)



#### Reading (registers other than display memory register)



#### 5.2 Display Data RAM

This RAM stores dot data for display and consists of 2,112 bits (132 x 16) x 176 bits. Any address of this RAM can be accessed by specifying an X address and an Y address.

Display data D₀ to D₁₅ transmitted from the CPU corresponds to the pixels on the LCD (refer to Table 5–5).

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	Dз	D2	D1	Do
		Dot 1					Do	t 2					Dot 3		
						Pix	el 1 (= 1	x addre	ess)						

Table 5-5. Display Data RAM

#### 5.2.1 X address circuit

An X address of the display data RAM is specified by using the X address register as shown in Figure 5–8. If the X address increment mode (INC = 0: data access control register: R5) is used, the specified X address is incremented or decremented by one each time display data is written. Whether the address is incremented or decremented by the XDIR flag of data access control register (R5) as shown in Table 5–6.

In the increment mode, the X address is incremented up to 83H. If more display data is written, the Y address is incremented (YDIR = 0) or decremented (YDIR = 1), and the X address returns to 00H.

In the decrement mode, the X address is decremented to 00H. If more display data is written, the Y address is incremented (YDIR = 0) or decremented (YDIR = 1), and the X address returns to 83H.

#### 5.2.2 Y address circuit

A Y address of the display data RAM is specified by using the Y address register as shown in Figure 5–8. If the Y address increment mode (INC = 1: data access control register: R5) is used, the specified Y address is incremented or decremented by one each time display is written. Whether the address is incremented or decremented is specified by the YDIR flag of data access control register (R5) as shown in Table 5–6.

In the increment mode, the Y address is incremented up to AFH. If more display data is written, the X address is incremented (XDIR = 0) or decremented (XDIR = 1), and the Y address returns to 00H.

In the decrement mode, the Y address is decremented to 00H. If more display data is written, the X address is incremented (XDIR = 0) or decremented (XDIR = 1), and the Y address returns to AFH.

The relationship between the setting of INC, XDIR, and YDIR of data access control register (R5) and the address is as follows:



#### Table 5–6. Data Access Control Register (R5) Setting

INC	Setting
0	The address is successively incremented or decremented in the X direction when data is accessed.
1	The address is successively incremented or decremented in the Y direction when data is accessed.

XDIR	Setting
0	Increments the X address (+1) when data is accessed.
1	Decrements the X address (-1) when data is accessed.

YDIR	Setting
0	Increments the Y address (+1) when data is accessed.
1	Decrements the Y address (-1) when data is accessed.

#### Table 5–7. Combination of INC, XDIR, and YDIR, and Address Direction

INC	XDIR	DIR YDIR Image of Address Scannir							
0	0	0	A-1						
	0	1	A-2						
	1	0	A-3						
	1	1	A-4						
1	0	0	B-1						
	0	1	B-2						
	1	0	B-3						
	1	1	B-4						

Caution If the access direction is changed by using INC, XDIR, or YDIR, be sure to set the X address register (R6) and Y address register (R7) before accessing the display RAM.

#### Figure 5–7. Combination of INC, XDIR, and YDIR, and Address Scanning Image



#### 5.2.3 Column address circuit

When the contents of the display data RAM are displayed, column addresses are output to the SEG output pins as shown in Figure 5–8.

The correspondence relationship between the column addresses of the display RAM and segment outputs can be reversed by the ADC flag (segment driver direction select flag) of control register 1 (R0) as shown in Table 5–8. This reduces the restrictions on chip layout when the LCD module is assembled.

Table 5–8. Relationship between Column Address of Display RAM and Segment Output

SEG Out	out	SEG1	SEG ₂		$\rightarrow$		SEG ₃₈₅	SEG ₃₈₆
ADC	0	000H	000H	$\rightarrow$	Column address	18AH	18BH	
	1	18BH	18AH	$\leftarrow$	Column address	$\leftarrow$	001H	000H



#### Figure 5–8. µ PD161622 RAM Addressing

			Source	ADC=0	S1	S2	S3	S4	S5	Y6			S391	S392	S393	S394	S395	S396
			output	ADC=1	S396	S395	S394	S393	S392	S391	ł	-	S6	S5	S4	S3	S2	S1
		-		X-address		000H			001H					08EH			08FH	
				Column addres	000H	001H	002H	003H	004H	005H			186H	187H	188H	189H	18AH	18BH
					D15D11	D10D5	D4D0	D15D11	D10D5	D4D0			D15D11	D10D5	D4D0	D15D11	D10D5	D4D0
Gate	output	Y-address																
R,/L=H	R,/L=L																	
01	O176	00H																
02	0175	01H																
		_																
O87	O90	56H																
O88	O89	57H																
O89	O88	58H									Display area							
O90	O87	59H																
		_																
_																		
O175	02	AEH																
0176	01	AFH																

#### 5.2.4 Arbitrary address area access (window access mode (WAS))

With the  $\mu$ PD161622, any area of the display RAM selected by the MIN.··X/Y address registers (R8 and R10) and MAX.· X/Y address registers (R9 and R11) can be accessed.

★ A setup of data access control (R5): WAS = 1 chooses window access mode. And µPD161622 accesses only the domain set up by MIN.· X/Y address registers and MAX.· X/Y address registers. The address scanning setting by INC, XDIR, and YDIR of data access control register (R5) is also valid in window access mode, in the same manner as when data is normally written to the display RAM. In addition, data can be written from any address by specifying the X address register (R6) and Y address register (R7).

Note that the display RAM must be accessed after setting the X address register (R6) and Y address register (R7) if the window access area has been set or changed by the MIN. X/Y address register or MAX. X/Y address register.





Cautions 1. When using the window access mode, the relationship between the start point and end point shown in the table below must be established.

Item Address Relation Ship						
X address	00H $\leq$ MIN.·X address $\leq$ X address (R4) MAX.·X address $\leq$ 83H					
Y address	00H $\leq$ MIN.·Y address $\leq$ Y address (R5) MAX.·Y address $\leq$ AFH					

- 2. If invalid address data is set as the MIN./MAX.·address, operation is not guaranteed.
- 3. Do not specify any value other than the address value 4n-n (n = 1 to 33) for the X address in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.
- 4. Access the display RAM after setting the X address register (R6) and Y address register (R7) if the window access area has been set or changed by the MIN.· X/Y address register or MAX.· X/Y address register.



Figure 5–10. Example of Sequence in Window Access Mode

#### 5.2.5 High-speed RAM write mode

With the  $\mu$ PD161622, two types of access modes can be selected for accessing the display RAM.

The  $\mu$ PD161622 has a high-speed RAM write function, as well as an ordinary RAM write function. By using the highspeed write function, data can be written to the display RAM at an access speed four times faster than that of the ordinary RAM write function. Therefore, applications, such as motion picture display where the display data must be rewritten at high speeds, can be supported.

Phase-out/Discontinued

When the high-speed RAM write mode is selected by using BSTR of the data access control register (R5), data is temporarily stored in an internal register of the  $\mu$ PD161622.

When data of 64 bits (16 bits x 4) has been stored in the register, it is written to the display RAM. It is also possible to write the next data to the internal register while the first data is being written to the RAM.

In the high-speed RAM write mode, however, the CPU must transmit data in units of 64 bits (4 pixels) have been written to the internal register. If data of less than 64 bits is transmitted in the high-speed RAM write mode, this data is not written to the display RAM. Therefore, CPU data is not reflected on the LCD display even if it is transmitted. In this case, the data that is not reflected remains stored in the register. When the next data is transmitted, it is written to the register from where the preceding data is stored. However, if the chip select signal is disserted inactive (/CS = H) in the middle of data transfer, and then asserted active again and when the display data register (R12) is set, the register is initialized. Consequently, the data stored in the register is lost.

It is therefore recommended to transmit display data in 64-bit units when using the high-speed RAM write mode.



Figure 5–11. Image of Operation in High-speed Write Mode

### Caution Do not specify any value other than the address value 4n–n (n = 1 to 33) for the X address (R6) in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.



#### Figure 5–12. Example of Sequence in High-Speed RAM Write Mode (with 16-Bit Parallel Interface)



**Note** Do not specify any value other than the address value 4n–n (n = 1 to 33) for the X address (R6) in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.

NEC

#### 5.3 Oscillator

The *μ* PD161622 has a CR oscillator (with external R), which generate the display clock. When RsEL is L, an internal CR oscillator is selected. Leave both OSCIN pin and OSCOUT open. When RsEL is H, an external oscillator is selected. ★ Connect 51 kΩ resistance between OSCIN and OCSOUT pin.

This oscillator also has a calibration function, which is available by itself to set the number of frame frequency of display driving. Frame frequency calibration is set by calibration register (R45). The time to select one line is set by the calibration start and stop commands.

Figure 5–13. Frame Frequency Calibration



The calibration function involves counting the number of oscillation clocks generated between the start and stop signals and storing that number in a register. The number of oscillation clocks is then continually compared with this register value in subsequent operations, and the time of the clock number stored in the register is set as 1 line selection time, and used as the internal reference clock.

Using the time to set calibration (tcal) can be selected either tcal or tcal x 2 through control register (R1): LTS.





#### 5.4 Display Timing Generator

#### 5.4.1 Drive timing

The  $\mu$  PD161622 generates the TFT-LCD drive timing inside the  $\mu$  PD161622. The TFT-LCD panel is driven at the timing of one line selection period generated based on the calibration time (t_{cal}) set by the calibration function, as shown in the figure below. One line selection period is made up of a pre-charge period, a source output period, and the  $\mu$  PD161622 output control clock. The pre-charge and source output periods are set by the pre-charge period setting register (R46) and calibration register (R45), respectively, based on the following expressions.

1 line selection period =  $t_{cal}$ Pre-charge period =  $t_{pr}$ Source output period =  $t_{sout}$ 

 $t_{cal}: Calibration setting time [R45]$  $t_{pr} = (1/fosc) x (CLK_{pr} + 2 CLK)$  $t_{sout} = t_{cal} - (t_{pr} + 3 CLK)$ 

CLK_{cal}: Calibration setting time (t_{cal}) clock number = t_{cal} ÷ (1fosc) CLKpr: Pre-charge peiod setting register clock number [R46: PLIMn] n 1 CLK = 1/fosc fosc: Oscillator frequency

## **Phase-out/Discontinued**

#### Figure 5–15. 1-line Select Time





The display timing generator generates the timing signals for the internal timing of the source driver and for the gate driver. The output timings for normal operation, for normal operation  $\rightarrow$  stand-by mode, and for stand-by mode  $\rightarrow$  normal operation, are shown below.





## **Phase-out/Discontinued**







#### Figure 5–18. Normal Operation $\rightarrow$ Stand-by Input (during line inversion) (1) Reference


#### Figure 5–19. Normal Operation $\rightarrow$ Stand-by Input (during line inversion) (2) Reference







NEC

#### 5.5 Common Adjustment Circuit

To generate common output, the center voltage of the common waveform is output from the VCOM pin along with output of a 0 to Vs (V) square waveform from the VCOUT1 pin and 0 to Vcc1 (V) from VCOUT2. The level of the VCOM output can be adjusted using as external resistor.



The VCOM voltage formulas are shown below.

★ <When internal power supply is used 1 (BGRS [D₆] of R25 = 0, PVCOM (D₃) = 0)> COM voltage = (1+R1/R2) x VBGR x ( $\alpha \div 256$ ) VBGR = 3.0 V TYP.  $\alpha$  = VCOM electronic volume register [R29]

<When internal power supply is used 2 (BGRS [D₆] of R25 = 0, PVCOM (D₃) = 1)> COM voltage = (1+R1/R2) x Vs x ( $\alpha \div 256$ )  $\alpha$  = VCOM electronic volume register [R29]

```
<When external power supply is used (BGRS [D<sub>6</sub>] of R25 = 1)>
COM voltage = (1+R1/R2) x VBGRIN
VBGRIN = external power supply voltage (voltage input from BGRIN)
```

<Recommended values for R1 to R3, and C1>

Use the values listed below as a guideline. The user is responsible for ultimately determining the resistance values and recommended values based on careful evaluation on actual panels.

R1: 200 K R2: 51 to 100 K R3: 51 to 100 K C1: 10 μF

#### 5.6 Rectangular Signal Generator

This circuit generates a common rectangular signal. A rectangular wave of 0 to  $V_S$  (V) is output from the VCOUT1 pin, and a wave of 0 to  $V_{CC1}$  (V) is output from the VCOUT2 pin. The common output wave necessary for driving an LCD can be generated by connecting an external circuit as shown in Figure 5–21.

#### 5.7 Reference Voltage Generator (VBGR)

The  $\mu$  PD161622 has a reference voltage generator for the voltage regulator. This reference voltage generator generates a constant voltage from V_{CC1}. The constant voltage generated by this circuit is connected to the input of the operational amplifier that adjusts the center level of the COMMON drive output, via a D/A converter.

By using this voltage, therefore, the center level of the COMMON drive output can be kept constant, without being affected by fluctuations in the supply voltage.

The common output waveform necessary for driving an LCD can be generated by connecting the external circuit show in Figure 5–21.

When the internal reference voltage generator is not used (R25: BGRS = 1), directly input the reference voltage to the operational amplifier that adjusts the center level of the COMMON drive output.

#### 5.8 D/A Converter Circuit

The  $\mu$  PD161622 is provided with an internal D/A converter to adjust the voltage of the reference voltage generator for the voltage regulator. This D/A converter divides the constant voltage generated by the reference voltage generator (VBFR) by 256, and a level of voltage between VBGR and Vss can be selected by setting the VCOM electronic volume register (R29).

In addition, this D/A converter also has a function to select a level by using an external pin. If the set value of the VCOM electronic volume register (R29) is 00H, the set statuses of the DAC₇ to DAC₀ pins are valid.

When DACn pin input is valid (R29 = 00H), these pins are pulled up internally, so only the pins that are to be set to L should be connected to Vss.

	EV7	EV ₆	EV5	EV4	EV3	EV ₂	EV1	EV ₀	α	Remark
	DAC ₇	DAC ₆	DAC ₅	DAC ₄	DAC ₃	DAC ₂	DAC ₁	DAC ₀	~	Remark
									DACn set	R29
00H	0	0	0	0	0	0	0	0	value	
									0	DACn
01H	0	0	0	0	0	0	0	1	2	
02H	0	0	0	0	0	0	1	0	3	
03H	0	0	0	0	0	0	1	1	4	
$\downarrow$				$\downarrow$					$\downarrow$	
FEH	1	1	1	1	1	1	1	0	255	
FFH	1	1	1	1	1	1	1	1	256	

Table 5–9. α Setting of VCOM Electronic Volume Register (R25: BGRS = 0)

★

#### 5.9 *y*-Curve Correction Power Supply Circuit

The  $\mu$  PD161622 includes a  $\gamma$ -curve correction power supply circuit. If the internal  $\gamma$ -curve correction matches the LCD characteristics, no external components are necessary. This power circuit has white level and black level reference voltage generators on the positive and negative polarity sides, and also supports unbalanced driving. The reference voltage generators consist of a D/A converter and an operational amplifier and divide Vs to Vss by 256. One level of voltage can be selected by using the contrast value setting registers (R36 to R39)



Figure 5–22. *Y*-Curve Correction Circuit



Figure 5–23.	Relationship	of TFT Drive	Voltage	(normally	white)
--------------	--------------	--------------	---------	-----------	--------

	Drive level	Setting register				
VPH	Positive polarity, black	Contrast value setting register 1	R36			
VNH	Negative polarity, white	Contrast value setting register 2	R37			
VPL	Positive polarity, black	Contrast value setting register 3	R38			
VNL	Negative polarity, white	Contrast value setting register 4	R39			

The value of each amplifier output can be expressed as follows and the value of  $\beta$  can be set as shown in Table 5–10 and 5–11by using the contrast value registers (R36 to R39)

VNL, BVPL, VNH, VPH = ( $\beta \div 256$ ) x Vs

Caution The usable range in which each output level of VPH, VNH, VPL, and VNL can be set depends on the  $\gamma$ -curve.

Table 5–10.	<i>γ</i> -Contrast Value Setting	g and Electronic Volume	Register	β Setting 1	(VPH, VNL)
-------------	----------------------------------	-------------------------	----------	-------------	------------

R36	GPH7	GPH6	GPH5	GPH4	GPH3	GPH2	GPH1	GPH0	$\beta$ value setting or
R37	GNH7	GNH6	GNH5	GNH4	GNH3	GNH2	GNH1	GNH0	status setting
00H	0	0	0	0	0	0	0	0	Fixed to Vs (amplifier OFF)
01H	0	0	0	0	0	0	0	1	255
02H	0	0	0	0	0	0	1	0	254
03H	0	0	0	0	0	0	1	1	253
$\downarrow$				$\downarrow$					$\downarrow$
FEH	1	1	1	1	1	1	1	0	2
FFH	1	1	1	1	1	1	1	1	1

R36	GPL7	GPL6	GPL5	GPL4	GPL3	GPL2	GPL1	GPL0	$\beta$ value setting or
R37	GNL7	GNL6	GNL5	GNL4	GNL3	GNL2	GNL1	GNL0	Statement setting
00H	0	0	0	0	0	0	0	0	Fixed to Vs (amplifier OFF)
01H	0	0	0	0	0	0	0	1	255
02H	0	0	0	0	0	0	1	0	254
03H	0	0	0	0	0	0	1	1	253
$\downarrow$				$\downarrow$					$\downarrow$
FEH	1	1	1	1	1	1	1	0	2
FFH	1	1	1	1	1	1	1	1	1

#### Table 5–11. $\gamma$ Contrast Value Setting and Electronic Volume Register $\beta$ Setting 1 (VPL, VNL)

#### Relationship between Setting Value of R36 to R39 Registers and Switch Status (Gsel[R1] = 1)

Register	Setting value	Switch	Amplifier	
Dac	00H	0000	ON	OFF
R36	Other than 00H	SR36	OFF	ON
D07	00H	0.007	ON	OFF
R37	Other than 00H	SR37	OFF	ON
D20	00H	0000	ON	OFF
R38	Other than 00H	5838	OFF	ON
D20	00H	0.000	ON	OFF
R39	Other than 00H	5839	OFF	ON

The relationship between the setting of the contrast value setting register and the driven waveform is explained next, taking the  $\gamma$ -curve in Figure 5–22 as an example.

Table 5–12.	Switch Status when	<b>&amp;Curve Correction</b>	Power Supply	Circuit is not used	$(G_{SE} [R1] = 0)$
			· • · · · · • • • • • • • • • • • • • •	en cuit le not acca	

Deleritu		Switch status										
Polanty	SPH1	SNL1	SNH1	SPL1	SPH2	SNL2	SNH2	SPL2				
Positive	х	х	х	х	ON	OFF	OFF	ON				
Negative	х	х	х	х	OFF	ON	ON	OFF				

**Remark** x: Switch is normally OFF with the amplifier OFF.

#### Relationship of drive voltage (normally white)





Table 5–13.	Switch Status when	<b><i>P</i></b> -Curve Correction	Power Circuit is used	$(G_{SEL}[R1] = 1)$
	Omiton Otatao milon			

Delerity	Switch status										
Polanty	SPH1	SNL1	SNH1	SPL1	SPH2	SNL2	SNH2	SPL2			
Positive	ON	OFF	OFF	ON	х	х	x	х			
Negative	OFF	ON	ON	OFF	х	х	х	х			

Remark x: Switch is normally OFF

#### Relationship of drive voltage (normally white)



★

# **Phase-out/Discontinued**



Figure 5–24. TFT Drive Voltage Level



	Disn	lav Data	Resist	ance (ko)	Output Voltage (V)		
Gray scale	D ₁₀ - D ₅	D15 - D11. D4 - Dh	r 1	1 587	Positive Voltage I Negative Voltage		
0	00H	00H	r 2	1.007	4 Q01	0 107	
1	011	0011	r 2	2.452	4.301	0.107	
1	01H	-	1 3	2.453	4.024	0.190	
2	02H	-	r 4	3.390	4.671	0.356	
3	03H	01H	r 5	4.112	4.459	0.586	
4	04H	-	r 6	4.905	4.202	0.864	
5	05H	02H	r 7	1.731	3.895	1.196	
6	06H	-	r 8	1.443	3.787	1.313	
7	07H	03H	r 9	1.587	3.697	1.411	
8	08H	-	r 10	1.515	3.598	1.519	
9	09H	04H	r 11	1.082	3.503	1.621	
10	0AH	_	r 12	1 082	3 436	1 694	
11	OBH	05H	r 13	1 154	3 368	1 768	
12	000	0011	r 14	1.101	3 206	1.100	
12		- 06H	r 15	1.220	3 210	1.040	
13		0011	r 16	1.290	3.219	1.929	
14		-	1 10	1.062	3.130	2.017	
15	0FH	07H	r 1/	0.649	3.070	2.090	
16	10H	-	r 18	0.721	3.030	2.134	
17	11H	08H	r 19	0.794	2.985	2.183	
18	12H	-	r 20	0.721	2.935	2.236	
19	13H	09H	r 21	0.794	2.890	2.285	
20	14H	-	r 22	0.505	2.840	2.339	
21	15H	0AH	r 23	0.577	2.809	2.373	
22	16H	_	r 24	0.577	2.773	2.412	
23	17H	0BH	r 25	0.577	2.737	2.451	
24	18H		r 26	0 505	2 701	2 490	
25	1011	 0СН	r 27	0.000	2.669	2.100	
20	1011	0011	r 28	0.433	2.003	2.524	
20			r 20	0.433	2.042	2.004	
27		UDH	1 29	0.433	2.013	2.363	
28	1CH	-	r 30	0.433	2.588	2.612	
29	IDH	UEH	r 31	0.505	2.561	2.642	
30	1EH	-	r 32	0.361	2.529	2.676	
31	1FH	0FH	r 33	0.433	2.507	2.700	
32	20H	-	r 34	0.433	2.480	2.729	
33	21H	10H	r 35	0.433	2.453	2.759	
34	22H	-	r 36	0.433	2.426	2.788	
35	23H	11H	r 37	0.433	2.399	2.817	
36	24H	-	r 38	0.433	2.372	2.847	
37	25H	12H	r 39	0.505	2.344	2.876	
38	26H	_	r 40	0.433	2.313	2.910	
39	27H	13H	r 41	0.433	2.286	2,939	
40	28H		r 42	0 433	2 259	2 969	
41	201	- 1/1	r 43	0.400	2.200	2.009	
42	201		r 44	0.000	2.202	Z ∪30	
<u>-+</u> /2	2011	- 15U	r 15	0.001	2.200	3.03Z	
40	201		r 40	0.400	2.1/0	3.057	
44		-	r 40	0.433	2.101	3.080	
40		10H	1 4/	0.301	2.124	3.115	
40		-	r 48	0.361	2.101	3.140	
4/	2FH	1/H	r 49	0.361	2.078	3.164	
48	30H	-	r 50	0.361	2.056	3.188	
49	31H	18H	r 51	0.433	2.033	3.213	
50	32H	-	r 52	0.433	2.006	3.242	
51	33H	19H	r 53	0.433	1.979	3.271	
52	34H	-	r 54	0.505	1.952	3.301	
53	35H	1AH	r 55	0.505	1.921	3.335	
54	36H	-	r 56	0.505	1.889	3.369	
55	37H	1BH	r 57	0.721	1.858	3.403	
56	38H	_	r 58	0.721	1.812	3.452	
57	39H	1CH	r 59	0.866	1 767	3 501	
58	301		r 60	9353.0 AAR ()	1 712	3 560	
50	2011	104	r 61	1 507	1.713	3.000	
59	3BH	IUH		1.587	1.059	3.018	
00	3CH	-	1 02	2.597	000.1	3.726	
61	3DH	1EH	r 63	2.597	1.398	3.901	
62	364	-	r 64	12.047	1.235	4.077	
63	3FH	1FH	r 65	7.719	0.482	4.893	

#### Table 5–14. *p*Curve Correction Circuit (*p*correction resistance)

**Phase-out/Discontinued** 

Figure 5–25. *y*-Curve Corrected Circuit (*y*-corrected resistance value)





Figure 5–26. Internal Connection of Vo to V5, VRH, VRL1, and VRL2

#### 5.10 Partial Display Mode

The  $\mu$  PD161622 is provided with a function that allows sections within the screen to be displayed separately (partial display mode). The start line of the area to be displayed in partial display mode is set using the partial display area start line register (R20, R21), the number of lines in the area to be displayed is set using the partial display area line count register (R22, R23), and the color of the area not to be displayed is set using the partial off area color register (R19). If "1" is set in the partial display area line count registers (R22, R23), the partial display areas each become 1 line. If "0" is set, there are no partial display areas but only normal display areas.

The non-display area indicated by R20 and R22 is called Partial 1, and the non-display area indicates by R21 and R23 is called Partial 2. The Partial 2 setting is enabled only when the Partial 1 setting has been performed (when R22  $\neq$  0). Therefore, to set only one area as a non-display area, perform only the setting for Partial 1.

Low power consumption cannot be achieved if only the partial mode is set. If low power consumption is required, the mode must be switched to the 8-clor mode.



#### Figure 5–26. Partial Display Mode

Cautions 1. The "scroll step count register (R17)" command is ignored in the partial display mode.

2. The specified partial areas must not directly overlap, and the Partial 1 area and Partial 2 area must be separated by at least one line. If the areas overlap, only the Partial 1 settings are valid, and partial display is not performed for the Partial 2 area.

When setting the partial display areas, be sure to observe the following relationship.
 "00H" ≤ R20 (R21)
 R22 (R23) ≤ "AFH"

The following sequence is recommended to avoid display malfunction when switching from normal display mode to partial display mode and vice versa.

## Phase-out/Discontinued

#### (1) Recommended sequence for switching from normal display mode to partial display mode



Notes 1. <2> to <5> can be executed in any order.

2. <6> must be executed after <4> and <5> have been set.

NEC

#### (2) Recommended sequence for switching from partial display mode to normal display mode



**Note** <2> to <3> can be executed in any order.

### (3) Recommended sequence for switching from partial display mode to partial display mode (switching the partial display area)



Notes 1. <2> to <4> can be executed in any order.

- 2. Execute <2> only when necessary.
- **3.** <5> must be executed after <3> and <4> have been set.

#### (4) Partial display setting examples

#### Setting A-1

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	00H	Sets Y address 00H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

#### Setting A-2

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	58H	Sets Y address 58H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

#### Setting A-3

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	84H	Sets Y address 84H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

#### Setting A-4

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	2CH	Sets Y address 2CH
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

### μPD161622

#### Figure 5–28. Partial Display Setting Examples







#### 5.11 Screen Scroll

The  $\mu$  PD161622 has a screen scroll function. Any area of the screen can be scrolled by using the scroll area start line register (R15), scroll area line count register (R16), and scroll step count register (R17) to set the Y address of the top line of the area to be scrolled, the count of lines of the area to be scrolled, and the scroll step number, respectively.

Note that in partial mode, the screen scroll function is disabled.

SSL7	SSL6	SSL5	SSL4	SSL3	SSL2	SSL1	SSL0	Start Line Y Address
0	0	0	0	0	0	0	0	00H
0	0	0	0	0	0	0	1	01H
0	0	0	0	0	0	1	0	02H
0	0	0	0	0	0	1	1	03H
				$\downarrow$				$\downarrow$
1	0	1	0	1	1	0	1	ADH
1	0	1	0	1	1	1	0	AEH
1	0	1	0	1	1	1	1	AFH

#### Table 5–15. Scroll Area Start Line Register (R15)

SAW7	SAW6	SAW5	SAW4	SAW3	SAW2	SAW1	SAW0	Scroll Area Line Number
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	1	0	3
0	0	0	0	0	0	1	1	4
				$\downarrow$				$\downarrow$
1	0	1	0	1	1	0	1	174
1	0	1	0	1	1	1	0	175
1	0	1	0	1	1	1	1	176

#### Table 5–16. Scroll Area Line Count Register (R16)

SST7	SST6	SST5	SST4	SST3	SST2	SST1	SST0	Scroll Step Number
0	0	0	0	0	0	0	0	0 (no scroll)
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	1	1	3
				$\downarrow$				$\downarrow$
1	0	1	0	1	1	0	1	173
1	0	1	0	1	1	1	0	174
1	0	1	0	1	1	1	1	175

#### Table 5–17. Scroll Step Count Register (R17)

Scrolling must be set using the following sequence.



#### (1) Recommended scroll sequence



Notes 1. <1> to <2> can be executed in any order.

2. <3> must be executed after <1> and <2> have been set.

Remark Set SSTn to 00H to disable the scroll operation. No particular sequence is required for this.

Cautions 1. If the sum of the values of SSLn and SAWn is 176 (AFH) or over, it is invalid (no scroll operation).

2. Set the step number SSTn so that it does not exceed the line number SAWn. If a value exceeding SAWn is set, it will be invalid (no scroll operation).

#### (2) Scroll setting examples

#### Setting A-1

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	00H	Sets Y address 00H
Scroll area line count register (R16)	AFH	Sets an area of 176 lines

#### Setting A-2

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	00H	Sets Y address 00H
Scroll area line count register (R16)	57H	Sets an area of 88 lines

#### Setting A-3

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	58H	Sets Y address 58H
Scroll area line count register (R16)	57H	Sets an area of 88 lines

#### Setting A-4

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	2CH	Sets Y address 2CH
Scroll area line count register (R16)	57H	Sets an area of 88 lines

#### Figure 5–29. Display Scroll Setting Examples







NEC

D6 to D0 Index register

#### (3) Scroll setting flowchart example



RS	MSB							LSB
L	Х	0	0	0	1	1	1	1
D7 to I	D ₀ Scro	oll area s	start line	e registe	er			
RS	MSB							LSB
Н	D7	D6	D5	D4	D3	D2	D1	Do
Cauti	on D⁊t	o D₀ are	e the da	ita for S	Scroll a	rea star	t line.	
D₅ to I	D₀ Inde	x registe	er					
RS	MSB	•	•		•	•	<u>^</u>	LSB
L	Х	0	0	1	0	0	0	0
D- to I		ll aroa l	ino cou	at rogict	or			
RS D7 10 1	MSB	ni alca i		it regist				I SB
н		De	D₅	Dı	D₂	Da	Dı	
Cauti	on D ₇ t	o D₀ are	e the da	ta for S	Scroll a	rea line	count	<b>D</b> 0
regist	ter.							
D ₆ to I	D₀ Inde	x registe	er					
RS	MSB			1			1	LSB
L	Х	0	0	1	0	0	0	1
D7 to I	D ₀ Scro	oll step c	ount re	gister				
RS	MSB	_	-			-		LSB
Н	0	0	0	0	0	0	0	1
D _a to I	Do Indo	v rogiet	or					
		x regist	51					ISB
	X	0	0	0	0	1	1	0
	Λ	U	U	U	U	ľ		U
D7 to I	D₀ X ad	ldress re	eaister					
RS	MSB		0					LSB
Н	D7	D ₆	D₅	D4	Dз	D2	D1	Do
Cauti	on D ₇ t	o D₀ de	pend o	n applio	cation o	onditic	on.	
D6 to I	D₀ Inde	x registe	er					
RS	MSB							LSB
L	Х	0	0	0	0	1	1	1
L								
D7 to I	D₀ Y ad	ldress re	egister					
RS	MSB		-					LSB
н	D7	De	D5	D4	D3	D2	D1	Do
L	<u> </u>							_~•

Caution D7 to D0 depend on application condition.

## Phase-out/Discontinued



## Phase-out/Discontinued



Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.



#### (4) Scroll function example

Scroll area start line register (R15): 2CH

Scroll area line count register (R16): 58H

#### (a) Scroll step count register setting (R17): 00H



(b) Scroll step count register setting (R17): 01H



(c) Scroll step count register setting (R17): 02H



(d) Scroll step count register setting (R17): 57H



#### 5.12 Stand-by

The  $\mu$  PD161622 has a stand-by function. Input of a stand-by command is acknowledged when the STBY bit of the control register 1 (R0) is set to 1.

When the stand-by command has been input, the  $\mu$  PD161622 is forcibly placed in the Vss display status, and scans the frame being display to the end. When scanning is complete, all gate outputs are turned on, the charge of the pixel on the TFT panel is decreased to 0, and the output stage amplifier and internal oscillator are stopped.

The stand-by function is valid for only the source driver IC; the gate IC ( $\mu$  PD161640) and power IC ( $\mu$  PD161660) connected to the  $\mu$  PD161622 are not controlled by this function.

After executing the stand-by command, therefore, execute commands that turn off the regulator for the gate IC and power IC an turn off the DC/DC converter.

When the stand-by status is released, turn on the DC/DC converter and the regulator of the gate IC and power IC, and then issue an ordinary operation command (STBY = 0), in the reverse order to which the stand-by command was input.

#### (1) Stand-by sequence



## Phase-out/Discontinued

### μ**PD161622**



Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

## Phase-out/Discontinued

#### (2) Stand-by release sequence



 $\downarrow$ 

D6 to I	D₀ Inde	x registe	er					
DO	D15							D8
RS	D7							Do
	Х	Х	Х	Х	Х	Х	Х	Х
	Х	0	0	0	0	0	0	0

#### D7 to D0 Control register 1

RS	D15 D7							D8 D0
ц	Х	Х	Х	Х	Х	Х	Х	Х
	1	0	D5	0	0	0	0	0

D7: All data "1" output (normally white: white output)

D6: Normal display

D4: Normal display mode (not partial display mode)

D3: Normal mode (stand-by release)

D2: 65,000-color display mode

D1: Normal power mode

D₅ is set in accordance with the usage conditions.

D ₅ to D ₀	Index	registe
----------------------------------	-------	---------

RS	D15 D7							D8 D0
1	Х	Х	Х	Х	Х	Х	Х	Х
	Х	0	0	1	1	0	0	1

#### D7 to D0 Power supply control register 1

RS	D15 D7							D8 D0
н								
	Х	D6	D5	D4	Dз	0	0	1

D₆ to D₃ are set in accordance with the usage conditions.

D2: Gate driver regulator OFF

D1: Power supply IC regulator OFF

Do: DC/DC converter ON

 $t_{DDRP}$  is the output stable period of the DC/DC converter. Although a setting of about 50 mS is the target, be sure to finalize the timing after sufficient evaluation with the LCD module.

D5 to D0 Index register

RS	D15 D7							D8 D0
-	Х	Х	Х	Х	Х	Х	Х	Х
L	Х	0	0	1	1	0	0	1

D7 to D0 Power supply control register 1

RS	D15 D7							D8 D0
Ц								
	Х	D ₆	D₅	D4	Dз	0	1	1

D6 to D3 are set in accordance with the usage conditions.

D2: Gate driver regulator OFF

D1: Power supply IC regulator ON

Do: DC/DC converter ON

## Phase-out/Discontinued

р.

D8

 $\mathsf{D}_0$ 

1



Next transaction

 $t_{RPRG}$  is the output stable period of the DC/DC converter. Although a setting of about 20 mS is the target, be sure to finalize the timing after sufficient evaluation with the LCD module.

D₅ to D₀ Index register

DO D15	0	D15	
--------	---	-----	--

RS	D15 D7							D ₀
	Х	Х	Х	Х	Х	Х	Х	Х
L	Х	0	0	1	1	0	0	1

D7 to D0 Power supply control register 1

RS D15 D7

X D₆ D₅ D₄ D₃ **1**^{Note} 1

D₆ to D₃ are set in accordance with the usage conditions.

D₂: Gate driver regulator ON D₁: Power supply IC regulator ON

Do: DC/DC converter ON

Note This setting can be deleted from the sequence when using an IC with no regulator circuit for the gate driver.

Input DISP ON command after all power supply is set up. Although a setting of about 1 mS is the target in tRPRG, be sure to finalize the timing after sufficient evaluation with the LCD module.

D6 to D0 Index register

RS	D15 D7							D8 D0
I	Х	Х	Х	Х	Х	Х	Х	Х
L	Х	0	0	0	0	0	0	0

D7 to D0 Control register 1

RS	D15 D7							D8 D0
Н	Х	Х	Х	Х	Х	Х	Х	Х
	0	0	D₅	0	0	0	0	0

D7: Normal display (all data "1" output  $\rightarrow$  display ON)

De: Normal display

D4: Normal display mode (not partial display mode)

D₃: Normal mode (stand-by release)

D₂: 65,000-color display mode D₁: Normal power mode

 $D_5$  is set in accordance with the usage conditions.

Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

#### 5.13 8-Color Dispaly Mode

The  $\mu$  PD161622 contains an 8-color display function for low-power-consumption driving. The mode can be switched to 8-color display mode by setting COLOR in control register 1 (R0) to 1.

As shown in the figure below, in 8-color display mode, the  $\mu$  PD161622 controls ON/OFF of each dot using the MSB of each dot data in the display RAM. It is therefore necessary to overwrite the display RAM data in accordance with the screen of each mode when changing from 65,000-color display mode to 8-color mode, and vice versa.

In 8-color display mode, each source output is connected by switching the top and bottom grayscale voltages to enable direct driving of the TFT panel, which results in low power consumption.

#### Figure 5-30.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D₅	D4	D3	D2	D1	Do
Valid	Invalid	Invalid	Invalid	Invalid	Valid	Invalid	Invalid	Invalid	Invalid	Invalid	Valid	Invalid	Invalid	Invalid	Invalid
	Dot 1					Dot 2							Dot 3		
	1 pixel (= 1 x address)														

### Phase-out/Discontinued

#### (1) 8-color display mode setting sequence example







	Do Inde	x regist	er						
<b>D</b> C	D15							D8	
RS	D7							Do	_
	Х	Х	Х	Х	Х	Х	Х	Х	
L L	Х	0	0	0	0	0	0	0	

D7 to D0 Control register 1

RS	D15 D7	-						D8 D0
ц	Х	Х	Х	Х	Х	Х	Х	Х
	0	1	D5	0	0	0	0	0

D7: Normal display

D6: All data "0" output (normally white: black output)

D4: Normal display mode (not partial display mode)

D₃: Stand-by OFF

D2: 65,000-color display mode

D1: Normal power mode

D₅ is set in accordance with the usage conditions.

In 8-color display mode, the value of the MSB of each dot data in the internal display RAM is used as the color data, making it necessary to overwrite the display RAM data when changing from 65,000-color display mode to 8-color display mode.

D₆ to D₀ Index register

RS	D15 D7							D8 D0
1	Х	Х	Х	Х	Х	Х	Х	Х
L	Х	0	0	0	0	1	1	0

 $D_7 \mbox{ to } D_0 \ \mbox{ X} \mbox{ address register }$ 

RS	D15 D7							D8 D0
Ц	Х	Х	Х	Х	Х	Х	Х	Х
11	0	0	0	0	0	0	0	0

X address: 00H

D₆ to D₀ Index register

RS	D15 D7							D8 D0
-	Х	Х	Х	Х	Х	Х	Х	Х
L	Х	0	0	0	0	1	1	1

D7 to D0 Y address register

RS	D15 D7							D8 D0
ц	Х	Х	Х	Х	Х	Х	Х	Х
П	0	0	0	0	0	0	0	0

Y address: 00H

## Phase-out/Discontinue

### μ**PD161622**

D8

D0 Х

D8

Do

Х

Х

D8

 $\mathsf{D}_0$ 

Х

Х

D8

D₀

Х

Х

D8

Do

Х

0

D8

 $\mathsf{D}_0$ 

Х

0

0



Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

#### (2) Returning to 65,000-color display mode sequence



## Phase-out/Discontinued

### μPD161622



Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.
NEC



### 5.14 Power ON/OFF

An example of the standard power ON/OFF sequence in a chipset for driving a TFT-LCD panel that uses  $\mu$ PD61622 is shown below. Note that this sequence diffes depending on the chipset configuration and TFT-LCD panel used.

### (1) Power ON sequence



# Phase-out/Discontinued

## μ**PD161622**



# Phase-out/Discontinued

## μPD161622

Х

0

Х

0

Х

0

Х

0

Х

0

Х

0

D8

 $\mathsf{D}_0$ 

Х

0

D8

 $\mathsf{D}_0$ 

Х

0

D8

 $\mathsf{D}_0$ 

Х

1

D8

 $\mathsf{D}_0$ 

Х

0

D8

 $\mathsf{D}_0$ 

Х

1

D8

 $\mathsf{D}_0$ 

Х

0



# Phase-out/Discontinued

## μ**PD161622**



## Phase-out/Discontinued

### μ**PD161622**



Caution This sequence is shown only for the purpose of illustrating the sequence from power application to display ON, and is not meant for use in mass production design. Note also that this sequence differs depending on the configuration of the chipset and TFT-LCD module

Phase-out/Discontinued

### (2) Power OFF sequence



 $\downarrow$ 

## Phase-out/Discontinued

## μ**PD161622**



Caution This sequence is shown only for the purpose of illustrating the sequence up to when the power is turned off, and is not meant for use in mass-prodution design. Note also that this sequence differs depending on the configuration of the chipset and TFT-LCD module.

### 6. RESET

If the /RESET input becomes L or the reset command is input, the internal timing generator is initialized. The reset command will also initialize each register to its default value. These default values are listed in the table below.

Register	Rn	/RESET Pin	Reset Command	Default Value
Index register	IR	Х	0	00H
Control register 1	R0	Х	0	00H
Control register 2	R1	Х	0	00H
Data access control register	R5	Х	0	00H
X address register	R6	Х	0	00H
Y address register	R7	Х	0	00H
MIN. X address register	R8	Х	0	00H
MAX. X address register	R9	Х	0	00H
MIN. ·Y address register	R10	Х	0	00H
MIN. Y address register	R11	Х	0	00H
Display memory register	R12	Х	Х	-
Scroll area start line register	R15	Х	0	00H
Scroll area line count register	R16	Х	0	00H
Scroll step count register	R17	Х	0	00H
Partial off area color register	R19	Х	0	00H
Partial 1 display area start line register	R20	Х	0	00H
Partial 2 display area start line register	R21	Х	0	00H
Partial 1 display area line count register	R22	Х	0	00H
Partial 2 display area line count register	R23	Х	0	00H
Power supply control register 1	R25	Х	0	00H
Power supply control register 2	R26	Х	0	00H
VCOM output center value setting register	R29	Х	0	00H
Output stage capacity setting register	R30	Х	0	00H
$\gamma$ reference-voltage generator capacity setting register	R31	Х	0	00H
r contrast value setting register 1	R36	Х	0	00H
$\gamma$ contrast value setting register 2	R37	Х	0	00H
$\gamma$ contrast value setting register 3	R38	Х	0	00H
$\gamma$ contrast value setting register 4	R39	Х	0	00H
Pre-charge direction setting data register	R40	Х	0	00H
	R42	Х	0	00H
Calibration register Note 3	R45	Х	0	00H
Pre-charge period supplement pulse setting register	R46	Х	0	06H
Output port register	R49	Х	0	00H
Input port register	R50	Х	0	00H
Interface operating voltage setting register	R114	Х	0	00H
Internal logic operating voltage setting register	R115	Х	0	00H
Test mode		Х	0	00H

Remark O: Default value set, X: Default value not set

- **Notes 1.** The internal counters are initialized only by a reset from the /RESET pin. Be sure to perform reset via the /RESET pin at power application.
  - 2. The contents of RAM are saved in the case of both reset by /RESET pin and reset by reset command. Note that the RAM contents are undifined. immediately after the power is turned on.
  - **3.** The following value is set as the calibration setting time,  $t_{cal}$ , in a reset by reset command. tcal = 1/fosc x 37

### 7. COMMAND

The  $\mu$ PD161622 identifies data bus signals by a combination of the RS, /RD (E), and /WR (R,/W) signals. It interprets and executes commands only in accordance with the internal timing, without being dependent upon the external clock. Therefore, the processing speed is extremely high and, usually, no busy check is necessary.

An i80 system CPU interface inputs a low pulse to the /RD pin when it reads data to issue a command. It inputs a low pulse to the /WR pin when it writes data.

Data can be read from an M68 system CPU interface if a high-pulse signal is input to the R,/W pin, and written if a low-pulse signal is input to the R,/W pin. A command is executed if a high-pulse signal is input to the E pin in this status. Therefore, in the explanation of the commands and display commands after **7.2 Control Register 1 (R0)** and the sections that follow, the M68 system CPU interface uses H, instead of /RD (E), when reading status or display data. This is how it differs from the i80 system CPU interface.

The commands of the  $\mu$ PD161622 are explained below, taking an i80 system CPU interface as an example. When the serial interface is used, sequentially input data to the  $\mu$ PD161622, starting from D₇.

The data bus length to input commands is as follows:

- Commands other than those that manipulate the display memory register (R12) are input in one byte unit, regardless of the value of BMD (control register 2 (R1), bus length setting).
- The commands that manipulate the display memory register (R12) are input in 1-byte units when BMD = 1, or in 2-byte units when BMD = 0.

### (1) Commands other than those that manipulate display memory register (R12)

BMD = 1 (8-bit data bus)

Pin	D7	D6	D5	D4	Dз	D2	D1	Do
DATA	D7	D ₆	D₅	D4	Dз	D2	D1	Do

BMD = 0 (16-bit data bus)

Pin	D15	D14	D13	D12	D11	D10	D۹	D8	D7	D6	D₅	D4	D₃	D2	D1	Do
DATA	Note	D7	D ₆	D₅	D4	Dз	D2	D1	D ₀							

Note 0 or 1

### (2) Display Memory Register (R12)

#### BMD = 1 (8-bit data bus)

Pin	D7	D6	D5	D4	Dз	D2	D1	Do
DATA	D7	D ₆	D₅	D4	D₃	D2	D1	Do

#### BMD = 0 (16-bit data bus)

Pin	D15	D14	D13	D12	D11	D10	D۹	D8	D7	D6	D₅	D4	Dз	D2	D1	Do
DATA	D15	D14	D13	D12	D11	D10	D۹	D8	D7	D6	D₅	D4	D₃	D ₂	D1	Do



### 7.1 Command List

			lr	nder	k R	enis	ster								Data I	Bits			
CS	RS	6	5	4	3	2	1	10	Rn	Register Name	R/W	7	6	5	4	3	2	1	0
1		0	5			-	l '						-	-		-			-
0	0								IR	Index register	w	IR7	IR6	IR5	IR4	IR3	IR2	IR1	IR0
0	1	0	0	0	0	0	0	0	R0	Control register 1	R/W	DISP1	DISP0	ADC	DTY	STBY	COLOR	LPM	GSM
0	1	0	0	0	0	0	0	1	R1	Control register 2	R/W			VSEL	GSEL			LTS	INV
0	1	0	0	0	0	0	1	0	R2	Depart register									
0		0	0	0	0	0	1	1	R3	Reset register	VV								CRES
0	1	0	0	0	0		0	1	R5	Data access control register	R/W	BMD	BSTR		WAS		INC	XDIR	YDIR
0	1	0	0	0	0	1	1	0	R6	X address register	R/W	XA7	XA6	XA5	XA4	XA3	XA2	XA1	XA0
0	1	0	0	0	0	1	1	1	R7	Y address register	R/W	YA7	YA6	YA5	YA4	YA3	YA2	YA1	YA0
0	1	0	0	0	1	0	0	0	R8	MIN. X address register	R/W	XMIN7	XMIN6	XMIN5	XMIN4	XMIN3	XMIN2	XMIN1	XMIN0
0	1	0	0	0	1	0	1	1	R9	MAX. X address register	R/W	XMAX7	XMAX6	XMAX5	XMAX4	XMAX3	XMAX2	XMAX1	XMAX0
0	1	0	0	0	1	0		1	R11	MAX. Y address register	B/W	YMAX7	YMAX6	YMAX5	YMAX4	YMAX3	YMAX2	YMAX1	YMAX0
0	1	0	0	0	1	1	0	0	R12	Display memory register	W	D7	D6	D5	D4	Dз	D2	D1	Do
0	1	0	0	0	1	1	0	1	R13										
0	1	0	0	0	1	1	1	0	R14										
0	1	0	0	0	1	1	1	1	R15	Scroll area start line register	R/W	SSL7	SSL6	SSL5	SSL4	SSL3	SSL2	SSL1	SSL0
0	1	0	0	1	0	0	0	1	R17	Scroll step count register	R/W	SAW7	SAW6	SAW5	SAW4 SST4	SAW3 SST3	SAW2	SAW1	SAW0
0	1	0	0	1	0	0	1	0	R18					0010					0010
0	1	0	0	1	0	0	1	1	R19	Partial off area color register	R/W						PGR	PGG	PGB
0	1	0	0	1	0	1	0	0	R20	Partial 1 display area start line register	R/W	P1SL7	P1SL6	P1SL5	P1SL4	P1SL3	P1SL2	P1SL1	P1SL0
0	1	0	0	1	0	1	0	1	R21	Partial 2 display area start line register	R/W	P2SL7	P2SL6	P2SL5	P2SL4	P2SL3	P2SL2	P2SL1	P2SL0
0		0	0	1	0			1	R22 R23	Partial 1 display area line count register	R/W	PTAW7 P2AW7	P1AW6	P1AW5	P1AW4 P2AW4	PTAW3 P2AW3	PTAW2 P2AW2	PTAWT P2AW1	PTAW0
0	1	0	0	1	1	0	0	0	R24			. 27.007	. 2,	. 2,		. Ertito	2/11/2	. 2/11/1	. 271110
0	1	0	0	1	1	0	0	1	R25	Power supply control register 1	R/W		BGRS	VCE	VCD2	PVCOM	RGONG	RGONP	DCON
0	1	0	0	1	1	0	1	0	R26	Power supply control register 2	R/W							VCD12	VCD11
0	1	0	0	1	1	0	1	1	R27										
0		0	0	1	1	1	0	1	R28 R20	VCOM output center value setting register	D/M	EV/7	EVIC	EV/5	EV/4	EV/2	EV/2	EV/1	EV/0
0	1	0	0	1	1	1	1	0	B30	Output stage capacity setting register	R/W	BPL	CI2	CI1	CIO	VCOMC	SF2	SF1	SF0
0	1	0	0	1	1	1	1	1	R31	γ-reference-voltage generator setting register	R/W	WHP	WI2	WI1	WIO	BHP	BI2	BI1	BI0
0	1	0	1	0	0	0	0	0	R32										
0	1	0	1	0	0	0	0	1	R33										
0	1	0	1	0	0			1	R34 R35										
0	1	0	1	0	0	1	0	0	R36	γ-contrast value setting register 1	R/W	GPH7	GPH6	GPH5	GPH4	<b>GPH3</b>	GPH2	GPH1	GPH0
0	1	0	1	0	0	1	0	1	R37	γ-contrast value setting register 2	R/W	GNH7	GNH6	GNH5	GNH4	<b>GNH3</b>	GNH2	GNH1	GNH0
0	1	0	1	0	0	1	1	0	R38	γ-contrast value setting register 3	R/W	GPL7	GPL6	GPL5	GPL4	GPL3	GPL2	GPL1	GPL0
0	1	0	1	0	0	1	1	1	R39	γ-contrast value setting register 4	R/W	GNL7	GNL6	GNL5	GNL4	GNL3	GNL2	GNL1	GNL0
0	1	0	1	0	1	0	0	1	R40 R41	Fre-charge direction setting data register		ND1P3	ND1F2	NUTPT	RDTPU	RD1N3	RDTN2	RUTNI	RDTNU
0	1	0	1	0	1	0	1	0	R42	γ-correction input disconnect register	R/W								GHSW
0	1	0	1	0	1	0	1	1	R43										
0	1	0	1	0	1	1	0	0	R44										
0	1	0	1	0			1	0	R45 R46	Calibration register Pre-charge period supplement pulse setting register	R/W		PLIM6	PLIM5		PLIM3	PI IM2	PI IM1	PLIMO
0		0	1	0	1	1	1	1	R47										
0	1	0	1	1	0	0	0	0	R48										
0	1	0	1	1	0	0	0	1	R49	Output port register	R/W	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	1	0	1	1	0	0		0	R50	Input port register	R					IP3	IP2	IP1	IP0
		0	1	$\frac{1}{1}$	0		$\frac{1}{0}$	0	B52										
0	1	0	1	1	0	1	0	1	R53										
0	1	0	1	1	0	1	1	0	R54										
0	1	0	1	1	0	1	1	1	R55										
0	1	0	1	1	1	0	0	0	R56										
	1	0	1	1	1	0	1	1	R57 R58										
0	1	0	1	1	1	ŏ	1	1	R59										
0	1	0	1	1	1	1	0	0	R60										
0	1	0	1	1	1	1	0	1	R61										
0		0	1	1				0	R62										
		0	1						D111		D 44/							DTCO	DTCC
0	1	0	1	0	1		1	0	B115	Internace operating voltage setting register	R/W							RISC1	HISCO
Ľ	L '	<u> </u>	<u> </u>	Ľ	<u> </u>	L.,	L.	Ľ		internatiogic operating voltage setting register		L	L	ļ	I	I		INISL1	101 510

**Remark** These registers cannot be used.

### Cautions 1. If a write-only register is read, invalid data will be output.

2. A low level is output when an unused register is read.

(1/9)

### 7.2 Command Explanation

Resistor	Bit	Symbol	Function
R0	D7	DISP1	This command performs the same output as when all data is 1, independently of the internal
			RAM data (white display in the case of normally white).
			This command is executed, after it has been transferred, when the next line is output.
			0: Normal operation
			1: Ignores data of RAM and outputs all data as 1.
			DISP1 takes precedence over DISP0. When DISP1 = H, DISP0 = H is ignored.
	D ₆	DISP0	This command performs the same output as when all data is 0, independently of the internal
			RAM data (black display in the case of normally white).
			This command is executed, after it has been transferred, when the next line is output.
			0: Normal operation
			1: Ignores data of RAM and outputs all data as 0.
	D5	ADC	Column address direction
			This command can be used to select the direction of source driver output. For more detail, refer
			to 5.2.3 Column address circuit
	D4	DTY	This pin selects the partial function.
			When partial display mode is selected, partial off area color is displayed by setting partial off area
			color register (R19).
			The power consumption cannot be reduced with the partial function. To reduce the power
			consumption, select the 8-color mode.
			This command is executed following transfer from the time the next line data is output.
			0: Normal display mode
			1: Partial display mode
	D3	STBY	This bit selects the stand-by function. When the stand-by function is selected, a display OFF
			operation is executed and the amplifiers at each output stage and the operation of internal
			oscillation circuit are stopped.
			However, stand-by control cannot be performed for the gate IC ( $\mu$ PD161640) connected to
			$\mu$ PD161622 and the power-supply IC ( $\mu$ PD161660). Therefore, after executing the stand-by
			function using this bit, set both the regulator for the gate IC and power-supply IC to off and set
			the DC/DC converter to OFF. For the sequence, refer to the preliminary product information
			machine of the $\mu$ PD161660.
			Note that when releasing stand-by, perform the opposite operation, i.e., after setting the DC/DC
			converter to ON and setting the regulators of the gate IC and power-supply IC to ON, execute
			the normal operation command.
			0: Normal operation
			1: Stand-by function
			(display read off from RAM, stop both OSC and VCOM, display OFF = entire data is output as 1)
	D2	COLOR	This pin switches the 65,000-color mode and the 8-color mode. When the 8-color mode is
			selected, low power supply can be selected in order to stop the amplifier at each output stage.
			In the 8-color mode, the value of the MSB of the internal RAM data is used as the color data.
			This command is executed following transfer from the time the next line data is output.
			0: 65,000-color mode (16 bits/pixels)
			1: 8-color mode (3 bits/pixels)

NEC



## μ**PD161622**

(2/9)

Resistor	Bit	Symbol	Function
R0	Dı	LPM	This bit is used when setting the gate IC ( $\mu$ PD161640) and power-supply IC ( $\mu$ PD161660) to the low-power mode. When the low-power mode is selected, the LPMG pin and the LPMP pin signals change from low to high (output changes immediately following command execution.). The LPMG pin must be connected to the LPM pin of the gate IC, and the LPMP pin must be connected to the LPM pin of the power-supply IC. 0: Normal 1: Low power mode
	Do	GSM	Sets output of the gate scanning signal during partial display. When 1 is selected, gate scanning of the line set in the partial non-display area is stopped. 0: Normal mode 1: Stops gate scanning in partial non-display area
R1	D₅	VSEL	<ul> <li>Sets the potential of the pre-charge output of the LCD driver.</li> <li>The maximum/minimum output potential of the pre-charge output is:</li> <li>0: Power supply voltage (outputs Vs and Vss)</li> <li>1: Maximum output level of internal γ-output adjustment circuit (uses VPH, VNH, VPL, VNL)</li> <li>IF VSEL = 0, Vs or Vss is automatically output as the pre-charge output.</li> </ul>
	D4	GSEL	<ul> <li>Sets the maximum/minimum output voltage of the γ-correction resistor.</li> <li>If the internal γ-output adjustment circuit is selected, the maximum/minimum output potential of the γ-correction resistor is:</li> <li>0: Supply voltage (outputs Vs and Vss).</li> <li>1: Voltage of internal γ-output adjustment circuit (uses VPH, VNH, VPL, VNL) 8-color mode (3 bits/pixels)</li> </ul>
	D1	LTS	Selects set time of calibration. The calibration function adjusts the frame frequency by setting time of one line. This command can select the set time of a line from the following: 0: 1 line time = t _{cal} 1: 1 line time = t _{cal} x 2 (t _{cal} : Calibration set time1 = 1 ÷ Frame frequency ÷ Number of displayed lines)
	Do	INV	This bit selects between the line inversion function and the frame inversion function. The mode selected by this command is executed from the start of the next scan after the gate scan in progress when this command was executed has completed 176 lines. When the reset command is input, the INV register is initialized. 0: Line inversion with same line. 0: Line inversion 1: Frame inversion
R3	Do	CRES	Command reset function. Be sure to execute this bit after power ON. Command reset automatically clears this bit following execution (CRES = 01H). Therefore, it is not necessary to set 0 (select normal operation) again by software. Moreover, since the time required for the value of this bit to change $(1 \rightarrow 0)$ following command reset execution is extremely short, it is not necessary to secure time until the next command is set following command reset setting. 0: Normal operation 1: Command reset



1-1-1	
(3/9)	
(0,0)	

Resistor	Bit	Symbol	Function
R5	D7	BMD	Sets the bus width when the parallel interface is used.
			0: 16-bit data bus
			1: 8-bit data bus
			This command is invalid when the serial interface is used.
	D ₆	BSTR	Sets the write mode for writing data to the display RAM.
			If the high-speed RAM write mode is selected, data is written to the display RAM in 64-bit units
			inside the $\mu$ PD161622. When selecting the high-speed RAM write mode, be sure to write data
			to the display RAM in 64-bit units.
			0: Normal write mode (16-bit access)
			1: High-speed RAM write mode (64-bit access)
	D4	WAS	Window access mode setting
			When the window access mode is set, the address is incremented/decremented only in the
			range set by the MIN. ·X address setting register (R8), MAX. ·X address setting register (R9),
			MIN. ·Y address setting register (R10), and MAX. ·Y address setting register (R11).
			0: Normal operation
			1: Window access mode
	D2	INC	Selects the direction in which the display RAM address is to be incremented/decremented.
			Whether the X address and Y address are incremented or decremented is specified by XDIR
			(R5: D1) and YDIR (R5: D0), respectively.
			0: Access in X address direction
			1: Access in Y address direction
	D1	XDIR	Specifies whether the display RAM address is incremented or decremented in the X address
			direction.
			0: Increments X address
			1: Decrements X address
	Do	YDIR	Specifies whether the display RAM address is incremented or decremented in the Y address
			direction.
			0: X address increment
			1: X address decrement
R6	D7 to D0	XAn	This register sets the X address of the display RAM.
D7		XA.	Set a value between 00H and 83H.
R/	D7 to D0	YAN	This register sets the Y address of the display RAM.
Do	D- to Do	VMIND	Set a value between 00H and AFH.
RO	D7 10 D0		The X address is incremented up to the maximum value set by the MAX. X address register
			( $P_{0}$ ) and then initialized to the address value set by the semmend ( $P_{0}$ ) $XDP = 0$ )
			(R9), and then initialized to the address value set by this command. (R5. XDIR – 0)
BO	D- to D.	VMAXn	Set a value between 00H to 62H.
N9	D7 10 D0	AMAAII	The X address is incremented up to the maximum value set by the MIN ·X address register
			$(P_{2})$ and then initialized to the address value set by the number of $(P_{2})$ and then initialized to the address value set by the command $(P_{2})$
			(Ro), and then initialized to the address value set by this command. (RS. XDIR – 0)
P10	D ₇ to D ₂	VMIND	Sets the minimum value of the T address in the window access mode
RIU			The V address is incremented up to the maximum value set by the MAX. V address register
			(D11) and then initialized to the address value and but this command
			(R + I), and then initialized to the address value set by this command.
I		1	Set a value between UUH to AEH.

Phase-out/Discontinued	Phase-out/Discontinued	
------------------------	------------------------	--

## μ**PD161622**

(4/9)

Resistor	Bit	Symbol	Function
R11	D7 to D0	YMAXn	Sets the maximum value of the Y address in the window access mode.
			The Y address is incremented up to the address value set by this command, and then
			initialized to the minimum address value set by the MIN. Y address register (R10)
			(R5: YDIR = 0)
<b>D</b> 40		5	Set a value between 01H to AFH.
R12	D7 to D0	Dn	These bits are used for reading/writing data from/to display memory (internal RAM).
R15	D7 to D0	SSLn	Scroll area start line register (00H to AFH)
			When the screen is scrolled, the screen of the number of lines set by the scroll area line count
			register (R16) is scrolled up by the number of steps set by the scroll step count register (R17),
			starting from the line set by this command.
R16	D7 to D0	SAWn	Scroll area line count register (00H to AFH)
			When the screen is scrolled, the screen of the number of lines set by this command is scrolled
			up by the number of steps set by the scroll step count register (R17), starting from the line set
			by the scroll area start line register (R15)
R17	D7 to D0	SSTn	Scroll step count register (00H to AFH)
			When the screen is scrolled, the screen of the number of lines set by the scroll area line count
			register (R16) and the scroll step count register (R17) is scrolled up by the number of steps set
			by this command.
			Note that because this command is invalid in the partial display mode, the scroll function
			cannot be used.
R19	D2	PGR	Partial off area color register
			Sets the color of the screen other than the partial display area during partial display (R0: DTY
	D.	DCC	= 1). One of eight colors can be selected (RGB: 1 bit each) as the off color.
		FGG	The relationship between each color data and the bits of this register is as follows. This
			relationship is not dependent upon the value of ADC.
	Do	PGB	PGR: R OFF= 0, ON = 1
			PGG: G OFF= 0, ON = 1
			PGB: B OFF= 0, ON = 1
R20	D7 to D0	P1SLn	Partial 1 display area start line register (00H to AFH)
			During partial display (R0: DTY = 1), the area starting from the line set by this command and
			ending as set by the partial 1 display area line count register (R22) is the partial 1 display area.
R21	D7 to D0	P2SLn	Partial 2 display area start line register (00H to AFH)
			During partial display (R0: DTY = 1), the area starting from the line set by this command and
			ending as set by the partial 2 display area line count register (R23) is the partial 2 display area.
R22	D7 to D0	P1AWn	Partial 1 display area line count register (00H to AFH)
			An area starting from the line set by the partial 1 display area start register (R20) and ending
			as set by this command is the partial 1 display area.
			If this register is 0, the values of the partial 2 display area start line register (R29) and the
			partial 2 display area line count register (R31) are not valid.
R23	D7 to D0	P2AWn	Partial 2 display area line count register (00H to AFH)
			An area starting from the line set by the partial 2 display area start register (R21) and ending
			as set by this command is the partial 2 display area.
			If the partial 1 display area line count register is 0, the values of the partial 2 display area start
			line register (R21) and partial 2 display area line count register (R23) are not valid.

Phase-out/Discontinued
------------------------

(5/9)

Resistor	Bit	Symbol	Function
R25	D6	BGRS	This pin selects whether to use the internal power supply or an external power supply (input
			from the BRGIN pin) for generation the common center voltage output from the VCOM pin.
			0: The internal power-supply is selected as the VCOM power supply
			1: Input from the external power-supply BGRIN is selected as the VCOM power supply
	D₅	Selects the V ₀ output level of the power-supply IC ( $\mu$ PD161660).	
			The VCE pin of the $\mu$ PD161622 and the VCE pin of the power-supply IC must be connected.
			0: The Vo high-level booster voltage level is VDD1 minus 1 level
			1: The Vo high-level booster voltage level is the same level as VDD1
	D4	VCD2	Selects the V _{DD2} output level of the power-supply IC ( $\mu$ PD161660).
			The V _{CD2} pin of the $\mu$ PD161622 and the V _{CD2} pin of the power-supply IC must be connected.
			0: $V_{DD2} = V_{DC} \times 2$
			1: V _{DD2} = V _{CD} × 3
	Dз	PVCOM	Sets the pre-charge time of a 1-line output period.
			0: VBGR (3.0 V TYP.)
			1: Vs
	D2	RGONG	Switches the internal regulator of the gate IC ( $\mu$ PD161640) ON/OFF.
			When OFF is selected, a low level is output from the RGONG pin, and when ON is selected, a
			high level is output from the RGONG pin.
			The RGONG pin of the $\mu$ PD161622 and the RGON pin of the gate IC must be connected.
			0: Regulators of gate driver (V _B ) are OFF
			1: Regulators of gate driver (V _B ) are ON
	D1	RGONP	Switches the internal DC/DC converter of the power-supply IC ( $\mu$ PD161660) ON/OFF.
			When OFF is selected, a low level is output from the RGONP pin, and when ON is selected, a
			high level is output from the RGONP pin.
			The RGONP pin of the $\mu$ PD161622 and the RGON pin of the power-supply IC must be
			connected.
			0: Regulators of power-supply IC (V _T , V _S ) are OFF
			1: Regulators of power-supply IC (V _T , V _S ) are ON
	Do	DCON	Switches the internal DC/DC converter of the power-supply IC ( $\mu$ PD161660) ON/OFF.
			When OFF is selected, a low level is output from the DCON pin, and when ON is selected, a
			high level is output from the DCON pin.
			The DCON pin of this IC and the DCON pin of the power-supply IC must be connected.
			0: DC/DC converter is OFF
			1: DC/DC converter is ON
R26	D1	VCD12	Performs booster control for the DC/DC converter in the power-supply IC ( $\mu$ PD161660)
			The data set with this bit is output from the $V_{CD11}$ pin and the $V_{CD12}$ pin.
			The V _{CD11} pin and V _{CD12} pin of $\mu$ PD161622 must be connected to the V _{CD11} pin and the V _{CD12}
			pin of the power-supply IC.
	Do	VCD11	$V_{CD12}, V_{CD11} = 0, 0: V_{DD1} = V_{DC} \times 4$
			= 0, 1: $V_{DD1} = V_{DC} \times 5$
			= 1, 0: $V_{DD1} = V_{DC} \times 6$
			$= 1, 1: V_{DD1} = V_{DC} \times 7$

# Phase-out/Discontinued

## μPD161622

						(6/				
Resistor	Bit	Symbol		Function						
Resistor R29 R30	Bit D7 to D0	EVn BPL	Function         Function         Sets the D/A converter circuit used to adjust the voltage of the reference voltage generation (VBGR) input to the voltage regulator that sets the center value of the panel color output. The D/A converter divides the constant voltage generated by the reference volgenerator (VBGR) by 256, and one level can be selected between VBGR and Vss by command.         For more detail, refer to 5.5 Common Adjustment Circuit and 5.8 D/A Converter C         Switched the capacity of the <i>p</i> -correction circuit reference voltage generation amplifier side not being used (VPH, VPL, VNH, VNL) to the minimum value based on the polaritiming in order to reduce the current consumption.         Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to 0: Normal							
			1: Reference v	/oltage gei	neration a	mplifier capacity switch drive				
	D ₆ to D ₄	Cln	Sets the bias value (VCOM) Determine the	current of , as showr e amplifier	the amplif n in the tal capacity a	ier for setting the panel's COMMON drive waveform center ole below. fter sufficient evaluation with the actual TFT panel to be used.				
			CI2	CI1	CI0	VCOM Center Value Setting Amplifier Bias Current Value				
			0	0	0	0.20 µA				
			0	0	1	0.50 μA				
			0	1	0	0.10 μ <b>A</b>				
			0	1	1	0.05 µA				
			1	0	0	1.00 µA				
			1	0	1	1.50 µA				
			1	1	0	2.00 µA				
			1	1	1	3.00 µA				
	D3	VCOMC	Selects whether to use the amplifier for setting the panel's COMMON drive waveform cent value (VCOM) or not. This amplifier can be used under conditions such as when an external COMMON drive circ being used. 0: VCOM amplifier operating 1: VCOM amplifier stopped							
	D ₂ to D ₀	SFn	Sets the capae Determine the	city of the s output ca	source out pacity afte	put (S1 to S396), as shown in the table below. r sufficient evaluation with the actual TFT panel to be used.				
			SF2	SF1	SF0	Source Output Bias Current Value				
			0	0	0	0.20 <i>µ</i> A				
			0	0	1	0.15 μA				
			0	1	0	0.25 μA				
			0	1	1	0.10 <i>µ</i> A				
			1	0	0	0.20 μΑ				
			1	0	1	0.30 µA				
			1	1	0	0.40 µA				
	0.05 μΑ									

## μ**PD161622**

(7/9)

## NEC

Register	Bit	Symbol	Function							
R31	D7	WHP	Sets the output mode of the reference voltage generator amplifier for setting the white level of							
			the positive-polarity and negative-polarity sides (when VPL and VNL are normally white), as							
			shown below.							
			Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used.							
			0: Normal mode							
			1: High-power mode (output stage capacity: twice that of normal mode)							
	D6 to D4	WIn	Sets the output bias current of the reference voltage generator amplifier for setting the white level							
			of the positive-polarity and negative-polarity sides (when VPL and VNL are normally white), as							
			shown below.							
			WI2 WI1 WI0 Amplifier Bias Current							
			0 0 0.20 <i>µ</i> A							
			0 0 1 0.50 μA							
			0 1 0 0.10 μA							
			0 1 1 0.05 μA							
			1 0 0 1.00 <i>µ</i> A							
			1 0 1 1.50 μA							
			1 1 0 2.00 <i>µ</i> A							
			1 1 1 3.00 <i>μ</i> A							
	D ₂ to D ₀	Sets the output mode of the reference voltage generator amplifier for setting the black level of the positive-polarity and negative-polarity sides (when VPH and VNH are normally white), as shown below. Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used. 0: Normal mode 1: High-power mode (output stage capacity: twice that of normal mode) Sets the output bias current of the reference voltage generator amplifier for setting the black level of the positive-polarity and negative-polarity sides (when VPH and VNH are normally white), as shown below. Determine the amplifier capacity after sufficient evaluation with the actual TET panel to be used								
			BI2 BI1 BI0 Amplifier Bias Current							
			$0 0 0 0.20 \mu A$							
			$0 1 0 0.0 \mu A$							
			0 1 1 0.05 µA							
			$1 0 0 1.00 \mu A$							
			1 0 1 1.50 μA							
			1 1 0 2.00 <i>µ</i> A							
			1 1 1 3.00 <i>µ</i> A							
R36	D7 to Do	GPHn	Sets the voltage value of the black level of positive polarity.							
			For more det020ail, refer to 5.9 <i>curve Correction Power Supply Circuit</i> .							
R37	D7 to D0	GNHn	Sets the voltage value of the white level of negative polarity.							
			For more detail, refer to 5.9 Curve Correction Power Supply Circuit.							
R38	D7 to Do	GPLn	Sets the voltage value of the white level of positive polarity.							
			For more detail, refer to 5.9 curve Correction Power Supply Circuit.							
R39	Dz to Do	GNLn	Sets the voltage value of the white level of positive polarity							
1.00		GNEIT	For more detail refer to 5.9 #Curve Correction Power Supply Circuit							
			For more detail, refer to 5.9 <i>p</i> -Curve Correction Power Supply Circuit.							

Phase-out/Discontinued

# Phase-out/Discontinued

## $\mu$ PD161622

(8/9)

	Register	Bit	Symbol				Functio	n			
	R40	D7 to D4	RDTPn	Sets th	ne data value at whi	ch the pre-ch	arge directio	n is switched	d during posi	tive-polarity drive.	
				The va	alue set to RDTPn c	orresponds to	o the higher 4	4bits of displ	ay RAM data	$a DB_n$ (6 bits for each	
				of RFE	3), as shown below.						
*						RDTP3	RDTP2	RDTP1	RDTP0	1	
					Dot 1 (R)	D15	D14	D13	D12		
					Dot 2 (G)	D10	D9	D8	D ₇		
					Dot 3 (B)	D ₄	D3	D ₂	D1		
		D ₃ to D ₀	RDTNn	Sate th	a data value at whi	ch the pre-ch	arge directio	n is switcher	during neg	ative-polarity drive	
		2010 20	NO INI	The va	alue set to RDTNn c	orresponds to	o the higher	4 hits of disp	lav RAM dat	a DB ₀ (6 bits for	
				each c	of RGB), as shown b	elow.			lay i o un dat		
*						RDTN3	RDTN2	RDTN1	RDTN0	]	
					Dot 1 (R)	D15	D14	D13	D12		
					Dot 2 (G)	D10	D9	D8	D7		
					Dot 3 (B)	D4	D ₃	D2	<b>D</b> 1	J	
	R42	Do	GHSW	Contro	ols the y-correction v	oltage input	oins (V₀ to V₅	) and the sw	vitch for conn	ecting	
				the $\mu$ F	PD161622 internal 3	-correction re	sistor.			-	
				0: Swi	tch OFF (disconnec	ted)					
				1: Swi	tch ON (connected)						
	R45	Do	OC	This b	it is used for calibrat	ion.					
				The tir	me from calibration	start comman	d execution	until calibrati	ion stop com	mand execution	
				becom	nes the time for 1 lin	e.					
				0: Cali	bration stop						
				1: Cali	bration start						
	R46	D7 to D0	PLIMn	Set the	e pre-charge time of	a 1-line outp	out period.				
				The nu	umber of clocks set	in this registe	er + 2 CLK (1	/fosc) becom	es the pre-cl	harge time when one	
				line is	driven.						
				For de	tails, refer to 5.4.1 [	Drive timing					
	R49	D7 to D0	OPn	Outpu	t port (OP7 to OP0)	write					
				When	after the output port	register (R4	9) is specifie	d in the inde	x register, wr	riting to the	
				≁corre	ection input disconne	ect register (F	R42) is perfor	rmed, the va	lues written t	o the OP7 to OP0	
				pins a	re output.						
	R50	D ₃ to D ₀	IPn	Input p	oort (IP3 to IP0) read	t					
				To rea	d the IP3 to IP0 inp	uts, use the f	ollowing met	hod.			
				<read< td=""><td>l sequence&gt;</td><td></td><td></td><td></td><td></td><td></td></read<>	l sequence>						
				<1> S	specify the input por $\downarrow$	t register (R5	0) from the ir	ndex register			
				<2> E	<2> Execute input port register (R50) read.						

## μ**PD161622**

## NEC

			(9/9)
Register	Bit	Symbol	Function
R114	D1, D0	RTSCn	Selects the optimum internal circuit operation based on the operating voltage of the interface circuits. The following settings are recommended based on this register.           RTSC1         RTSC0           1         1
			(R115) to the same value.
R115	D1, D0	RTSLn	Selects the optimum internal circuit operation based on the operating voltage of the internal logic circuits. The following settings are recommended based on this register.           RTSC1         RTSC0           1         1
			Caution Always set this register and interface operating voltage setting register (R114) to the same value.

Phase-out/Discontinued

### 8. ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings (T_A = 25°C, V_{SS} = 0 V)

Parameter	Symbol	Ratings	Unit
Power supply voltage	Vs	-0.5 to +6.5	V
Power supply voltage	V _{CC1}	-0.5 to +4.0	V
Power supply voltage	V _{CC2}	–0.5 to Vcc1 + 0.5	V
Power supply voltage for $\gamma$ -curve correction	V1 to V5	−0.5 to Vs + 0.5	V
Input voltage	Vı	-0.5 to V _{CC1} + 0.5	V
Input current	h	±10	mA
Operating ambient temperature	TA	-40 to +85	°C
Storage temperature	Tstg	-55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

### Recommended Operating Conditions (T_A = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vs	4.3	5.0	5.5	V
	Vcc1	2.5	2.7	3.6	V
	Vcc2	1.7	1.8	Vcc1	V
Input voltage	VI1 Note1	0		V _{CC1}	V
	VI2 Note2	0		Vcc2	V

* Notes 1. Pins of Vcc1 power-supply system: Touto to Tout15, IPo to IP3, OPo to OP7, LPMG, LPMP, GOE1, GOE2,

GSTB, GCLK, DCON, RGONP, RGONG, VCD11, VCD12, VCD2, VCE, RSEL, TSTRTST, TSTVIHL, OSCIN

★ 2. Pins of Vcc2 power-supply system: /CS, /RD(E), /WR(R,/W), D₀ to D₅, D₀(SCL), D7(SI), RS, /RESET, C86, PSX



### Electrical Specifications (Unless Otherwise Specified, $T_A = -40$ to +85°C, V_{CC1} = 2.5 to 3.6 V,

Vcc2 = 1.7 V to Vcc1, Vs = 4.3 to 5.5 V)

Parameter	Symbol	Condition	Specification		Unit	
			MIN.	TYP. ^{Note1}	MAX.	
High level input voltage	VIH1	Vcc1	0.8 Vcc1			V
VIH2		Vcc2	0.8 Vcc2			V
Low level input voltage	VIL1	Vcc1			0.2 Vcc1	V
	VIL2	Vcc2			0.2 Vcc2	V
High level output voltage	V _{OH1}	Vcc1, Ιουτ = -100 μΑ	0.9 Vcc1			V
	Vон2	Vcc2, Iout = $-1 \text{ mA}$	0.8 Vcc2			V
	Vонз	VCOUT1, VCOUT2, Iout = $-100 \ \mu A$	0.9 Vs			V
Low level output voltage	Vol1	Vcc1, Ιουτ = 100 μA			0.1 Vcc1	V
	Vol2	Vcc2, lout = 1 mA			0.2 Vcc2	V
	Vol3	VCOUT1, VCOUT2, lout = 100 µA			0.1 Vs	V
VCOM output voltage	Vсомн	ISOURCE = 100 µA	VCOM - 0.3			mV
	VCOML	Isink = -100 μA			VCOM + 0.3	mV
High level input current	Іін1	Except D ₀ to D ₁₅			1	μA
Low level input current	lil1	Except D ₀ to D ₁₅			-1	μA
High level leakage current	Іцн	D ₀ to D ₁₅			10	μA
Low level leakage current	Ilil	Do to D15			-10	μA
High level driver output	Іvoн	Vx = 3.5 V, Vout = 4.5 V,	-85			μA
current		Vs = 5.0 V ^{Note2}				
Low level driver output	IVOL	Vx = 1.5 V, Vout = 0.5 V,			30	μA
current		$V_S = 5.0 V^{NOTE2}$				
VCOM common output	$\Delta V$ сом		-10		10	%
voltage fluctuation parameter						
Current consumption	Icc1	Vcc1 (when non-access CPU)		140	240	μA
	Icc2	Vcc2 (when non-access CPU)		0.2	5	μA
	ISTBY	Vcc1 (stand-by mode)		1	10	μA
	ls	Vs (65,000-color mode) ^{Note3}		600	1000	μA
		Vs (8-color mode) Note3		45	100	μA
Driver output Current	Іvон	Vs = 5.0 V, Vout = Vs - 0.1 V Note2		-0.14	-0.07	mA
(pre-charge)	IVOL	Vs = 5.0 V, Vout = Vs + 0.1 V ^{Note2}	0.1	0.25		mA
Output voltage deviation	$\Delta V_{01}$	Vout = 1.3 V to (Vs - 1.3 V) Note2	-20		20	mV
	ΔV02	$V_{OUT} = 0.3 \text{ to } 1.3 \text{ V}^{Note2},$	-30		30	mV
		(Vs – 1.3 V) to (Vs – 0.3 V)				

**Notes 1.** TYP. values are reference values when  $T_A = 25^{\circ}C$ 

★

2. Vx refers to the output voltage of analog output pins  $S_1$  to  $S_{\rm 396}.$ 

 $V_{\text{OUT}}$  refers to the voltage applied to analog output pins  $S_1$  to  $S_{396}$ 

3. Frame frequency, line inversion mode selection, dot checkerboard input pattern, no load



Switching characteristics (Unless Otherwise Specified, TA = -40 to +85°C, Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 V to

Vcc1, Vs = 5.0 V)



	Parameter	Symbol		Condition	MIN.	TYP. ^{Note}	MAX.	Unit
	Driver output delay time 1	t _{PLH1}	Vs = 5.0 V,	Vo MAX. –200 mV			40	μs
★	(pre-charge period)	tPHL1	4 kΩ +27 pF	Vo MIN. +200 mV			70	μs
*	Driver output delay time 2 (driver output period)	tplh2		Pre-charge completed $\rightarrow$ goal voltage –200 mV			50	μs
*		tphl2		Pre-charge completed $\rightarrow$ goal voltage +200 mV			60	μs

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

AC Characteristics (Unless Otherwise Specified, TA = -40 to +85°C, Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 V to Vcc1)

### (a) i80 series CPU interface



Parameter	Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Unit
Address hold time	tанв	RS	0			ns
Address setup time	tas8	RS	0			ns
System cycle time	tсусв		250			ns
Control low-level pulse width (/WR)	tccLw	/WR	60			ns
Control low-level pulse width (/RD)	<b>t</b> CCLR	/RD	140			ns
Control high-level pulse width (/WR)	tсснw	/WR	60			ns
Control high-level pulse width (/RD)	tссня	/RD	80			ns
Data setup time	t _{DS8}	Do to D ₁₅	60			ns
Data hold time	tонв	Do to D ₁₅	0			ns
/RD access time	t _{ACC8}	Do to D15, CL = 100 pF			110	ns
Output disable time	tонв	Do to D15, CL = 5 pF	10		100	ns

### When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 $\ge$ Vcc2 (normal write mode, R114 and R115 = 03H)

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When $V_{CC1} = 2.5$ to 3.6 V	$V_{CC2} = 1.7 \text{ to } 2.5 \text{ V}$	$V_{CC1} > V_{CC2}$	normal write mode	R114 and $R115 = 03H$
WITCH VCC1 - 2.3 10 3.0 V	, v = 1.7 + 10 - 2.3 v	$v \cup v \ge v \cup v \ge v$	mormal write moue	, ixi i 4 anu ixi i 5 – 03i i

Parameter	Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Unit
Address hold time	tанв	RS	0			ns
Address setup time	t _{AS8}	RS	0			ns
System cycle time	tсусв		333			ns
Control low-level pulse width (/WR)	tccLw	/WR	60			ns
Control low-level pulse width (/RD)	<b>t</b> CCLR	/RD	160			ns
Control high-level pulse width (/WR)	tсснw	/WR	100			ns
Control high-level pulse width (/RD)	tссня	/RD	140			ns
Data setup time	t _{DS8}	Do to D ₁₅	60			ns
Data hold time	tонв	Do to D15	0			ns
/RD access time	t _{ACC8}	Do to D ₁₅ , C _L = 100 pF			150	ns
Output disable time	tонв	Do to D15, CL = 5 pF	10		150	ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (high-speed RAM write mode, valid only for writing data

R114 and R115 = 03H	ł)					
Parameter	Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Unit
Address hold time	tанв	RS	0			ns
Address setup time	tasa	RS	0			ns
System cycle time	tсусв		62			ns
Control low-level pulse width (/WR)	tcclw	/WR	35			ns
Control high-level pulse width (/WR)	tсснw	/WR	25			ns
Data setup time	t _{DS8}	Do to D15	25			ns
Data hold time	tdн8	Do to D ₁₅	0			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, Vcc1  $\ge$  Vcc2, (high-speed RAM write mode, valid only for writing data, R114 and R115 = 0.3H)

Parameter	Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Unit
Address hold time	tанв	RS	0			ns
Address setup time	tas8	RS	0			ns
System cycle time	tсүс8		83			ns
Control low-level pulse width (/WR)	tccLw	/WR	35			ns
Control high-level pulse width (/WR)	tсснw	/WR	30			ns
Data setup time	t _{DS8}	Do to D15	30			ns
Data hold time	t _{DH8}	Do to D15	0			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

NEC



### (b) M68 series CPU interface



Parameter		Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Unit
Address hold time		tан6	RS	0			ns
Address setup time		tas6	RS	0			ns
System cycle time		tcyc6		250			ns
Data setup time		t _{DS6}	Do to D15	80			ns
Data hold time		t _{DH6}	Do to D15	0			ns
Access time		tacc6	Do to D15, CL = 100 pF			110	ns
Output disable time		tон6	$D_0$ to $D_{15}$ , $C_L = 5 \text{ pF}$	10		100	ns
Enable high pulse width	Read	tewhr	E	140			ns
	Write	tewnw	E	120			ns
Enable low pulse width	Read	tewlr	E	80			ns
	Write	tewlw	E	60			ns

### When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (normal mode, R114 and R115 = 03H)

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

- **Remarks 1.** The rise and fall times (t_r and t_f) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either (t_r + t_f) < (tcyce-tewLR-tewHR) or (t_r + t_f) < (tcyce-tewLW-tewHW).
  - 2. All timing is rated based on 20 to 80% of  $V_{\rm CC2}.$

Parameter		Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Unit
Address hold time		tан6	RS	0			ns
Address setup time		tas6	RS	0			ns
System cycle time		tcyc6		333			ns
Data setup time		tDS6	Do to D15	100			ns
Data hold time		t _{DH6}	Do to D15	0			ns
Access time		tacc6	D ₀ to D ₁₅ , C _L = 100 pF			150	ns
Output disable time		tоне	$D_0$ to $D_{15}$ , $C_L = 5 \text{ pF}$	10		150	ns
Enable high pulse width	Read	tewhr	E	160			ns
	Write	tewnw	E	120			ns
Enable low pulse width	Read	tewlr	E	140			ns
	Write	tewlw	E	100			ns

When $V_{CC1} = 2.5 \text{ to } 3.6 \text{ V}$	$V_{CC2} = 1.7 \text{ to } 2.5 \text{ V}$	$V_{CC1} > V_{CC2}$	(normal mode	R114 and $R115 = 03H$
WIICH VCCI - 2.0 10 0.0 V	$v_{002} - 1.7 to 2.0 v_{1}$		(normar mode,	1117 and $1115 = 0011$

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

- **Remarks 1.** The rise and fall times (t_r and t_f) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either (t_r + t_f) < (tcyce-tewLR-tewHR) or (t_r + t_f) < (tcyce-tewLW-tewHW).
  - 2. All timing is rated based on 20 to 80% of  $V_{\rm CC2}.$

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (high-speed RAM write mode, valid only for writing data,

	R114 and R115 = 0	3H)					
	Parameter	Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Unit
	Address hold time	tah6	RS	0			ns
	Address setup time	tas6	RS	0			ns
	System cycle time	tcyc6		62			ns
★	Data setup time	t _{DS6}	Do to D15	20			ns
	Data hold time	t _{DH6}	Do to D15	0			ns
	Enable high pulse width	tewhr	E	35			ns
	Enable low pulse width	<b>t</b> ewlr	E	20			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

Remarks 1. The rise and fall times (tr and tr) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either (tr + tr) < (tcyce-tewLR-tewHR) or (tr + tr) < (tcyce-tewLW-tewHW).</li>
 2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, Vcc1 ≥ Vcc2	(high-speed RAM write mode, valid only for writing data)
· · · · · · · · · · · · · · · · · · ·	

	Parameter	Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Unit
	Address hold time	t _{AH6}	RS	0			ns
	Address setup time	tas6	RS	0			ns
	System cycle time	tcyc6		83			ns
*	Data setup time	t _{DS6}	Do to D15	30			ns
	Data hold time	tdhe	Do to D15	0			ns
	Enable high pulse width	tewhr	E	40			ns
	Enable low pulse width	tewlr	E	30			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The rise and fall times (tr and tr) of input signals are rated at 15 ns or less. When using a fast system

cycle time, the rated value range is either  $(t_r + t_f) < (t_{CYC6} - t_{EWLR} - t_{EWHR})$  or  $(t_r + t_f) < (t_{CYC6} - t_{EWLW} - t_{EWHW})$ .

**2.** All timing is rated based on 20 to 80% of  $V_{CC2}$ .

### (c) Serial interface



### Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, $Vcc1 \ge Vcc2$

Parameter	Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Unit
Serial clock cycle	tscyc	SCL	250			ns
SCL high-level pulse width	tsнw	SCL	100			ns
SCL low-level pulse width	tslw	SCL	100			ns
Address hold time	<b>t</b> sah	RS	150			ns
Address setup time	tsas	RS	150			ns
Data setup time	tsps	SI	100			ns
Data hold time	tsdh	SI	100			ns
CS - SCL time	tcss	/CS	150			ns
	tсsн	/CS	150			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

### Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2

Parameter	Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Unit
Serial clock cycle	tscyc	SCL	150			ns
SCL high-level pulse width	tsнw	SCL	60			ns
SCL low-level pulse width	tslw	SCL	60			ns
Address hold time	tsah	RS	90			ns
Address setup time	tsas	RS	90			ns
Data setup time	tsds	SI	60			ns
Data hold time	tsdн	SI	60			ns
CS - SCL time	tcss	/CS	90			ns
	tсsн	/CS	90			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1**. The rise and fall times of input signal (tr and tr) are rated as 15 ns or less.

**2.** All timing is rated based on 20 to 80% of Vcc2.

### (d) Common

	Parameter	Symbol	Condition	MIN.	TYP. ^{Note1}	MAX.	Unit
	Oscillation frequency	fosc1	Internal oscillator (Rsel = L)	250	450	750	kHz
		fosc2	External resistance connection oscillator		450		kHz
			(Rsel = H), R = 51 k $\Omega$ Note2				
★	Calibration setting time	tcal	Note3	44	82.2	184	μs
	(frame frequency)	(fframeo)		(128.4)	(68.7)	(32.6)	(Hz)
	Frame frequency	fframe1	Uncalibrated	38	70	115	Hz
		<b>f</b> FRAME2	Calibrated Note4	72	80	88	Hz
		<b>f</b> FRAME3	Calibrated Note5	77	80	83	Hz
	Reset pulse width at power on	tvr	Vcc1 or Vcc2 to /RESET↑	100			ns
	Reset pulse width	trw		100			ns
	Reset time	tR	/RESET [↑] to interface operation	100			ns

**Notes 1.** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**2.** The resistor value of "R" is depending on the characteristic of the parasitism capacity such as wiring. It is recommended to determine this value after through evaluation with actual system.

3. The relationship between the frame frequency and the calibration setting time is as follows.

 $f_{FRAME0} = 1/t_{cal} \times 177$ 

- **4.** Measured at  $T_A = -40$  to +85°C, after calibration at frame frequency = 80 Hz,  $T_A = 25$ °C exactly.
- **5.** Measured at  $\pm 5^{\circ}$ C, after calibration at frame frequency = 80 Hz exactly.

### 9. $\mu$ PD161622, 161640, and 161660 CONNECTION DIAGRAM EXAMPLE

Connection diagram examples for the  $\mu$  PD161622, 161640, and 161660 are show below.



### 10. EXAMPLE of $\mu$ PD161622 and CPU CONNECTION

Examples of  $\mu$  PD161622 and CPU connection are shown below.

In the example below, RS pin control in parallel interface mode is described for the case when the least significant bit of the address bus is being used.

(1) i80 series format

(2) M68 series format



### NOTES FOR CMOS DEVICES -

### **①** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**Reference Documents** 

NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of August, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).