

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

FILTER-CONTAINING VIDEO CHROMA, SYNCHRONIZING SIGNAL PROCESSING LSI COMPATIBLE WITH NTSC/PAL SYSTEM

DESCRIPTION

The μ PC1830 is a filter-containing video chroma, synchronizing signal processing LSI compatible with the NTSC/PAL system. A decoder which converts composite video or separate Y/C video signals into a brightness signal and a color difference signal and outputs the result, and a matrix which comprises independent brightness signal/color difference signal input pins are integrated on one chip.

Decoder output can be used to drive an A/D converter; it is appropriate for picture-in-picture screen signal processing and multimedia boards.

FEATURES

- Contains a trap filter, band-pass filter, delay line, and color difference output low-pass filter.
Peripheral parts can be drastically reduced.
- Low power consumption
Appropriate for use with digital boards because of 5-V single power supply operation.
- DC control for user adjustment pins
Centralized control can be performed by a microcontroller.
- One chip compatible with both NTSC and PAL systems
Boards common to NTSC and PAL systems can be easily constructed.
- S pin input
Supports composite and separate Y/C video signal inputs.
- Demodulation ratio/demodulation angle change (matrix)
Demodulation ratio/demodulation angle can be selected in response to the NTSC or PAL system.
- Contains color difference tint control
Fine adjustment of the demodulation axis can be made for both the NTSC and PAL systems.


ORDERING INFORMATION

Part Number	Package
μ PC1830GT	42-pin plastic shrink SOP (375 mil)


The information in this document is subject to change without notice.

1. SYSTEM BLOCK DIAGRAM

VIDEO CAPTURE SYSTEM BLOCK DIAGRAM




2. BLOCK DIAGRAM



3. PIN CONFIGURATION (Top View)

42-pin plastic shrink SOP (375 mil)





 μ PC1830GT

4. PIN EQUIVALENT CIRCUIT DIAGRAMS

Pin No.	Pin name	Equivalent circuit	Function descriptions
1 2 3	32 f _H VCO filter		<p>Pins for connecting a 32 f_H oscillation filter.</p> <p>For resonator, use 500 kHz ceramic resonator in both NTSC and PAL modes. Bias of pin 1 is supplied from pin 2 via an external resistor between pins 1 and 2.</p>
4	Horizontal AFC filter		Pin for connecting filter of horizontal AFC detector.
5	GND (synchronous section)		Synchronous section ground.




Pin No.	Pin name	Equivalent circuit	Function descriptions
6	fv 50/60 switch		Vertical frequency (fv) switch pin. When the pin voltage is 2.2 V or less, the vertical frequency changes to 50 Hz; when 2.8 V or more, to 60 Hz.
7	Power supply (synchronous section)		Synchronous section power supply.
8	Color killer output		Color killer output pin.
9	Blanking pulse output		Horizontal blanking pulse output pin.
10	HD pulse output		HD pulse output pin
11	VD pulse output		VD pulse output pin.
12	Y output		Y signal is output. DC level is approx. 2.0 V.
13	R-Y output		Decoder R-Y and B-Y color difference signal output pins. DC level is approx. 2.5 V.
14	B-Y output		
15	GND (video section)		Video section ground.

Pin No.	Pin name	Equivalent circuit	Function descriptions
16	Y input		Matrix Y signal input pin. This pin also serves as a clamp pin. Input the signal with C coupling. DC level is approx. 2.0 V.
17	Power supply (video section)		Video section power supply.
18	R-Y input		Matrix R-Y and B-Y color difference signal input pins. These pins also serve as clamp pins. Input the signals with C coupling. DC level is approx. 2.5 V. Output in PAL mode is "pseud PAL".
19	B-Y input		
20	Color control		Pin for color adjustment of matrix circuit.
21	Tint control		Pin for tint adjustment of matrix circuit.

Pin No.	Pin name	Equivalent circuit	Function descriptions
22	Clamp pulse input		Matrix clamp pulse input pin. Clamp operation is performed at 2.8 V or more.
★ 23	R output		Matrix R, G, and B output pins. DC level is approx. 2.0 V. Sync. signal component, added to Y-input (16 pin), appears in R, G, and B output pins.
★ 24	G output		
★ 25	B output		
26	Color killer filter		Filter connection pin of color killer sync detector.
27	fsc VCO output		fsc VCO oscillator output pin. Connect this pin to pin 28 via a 3.58 MHz oscillation filter and to pin 29 via a 4.43 MHz oscillation filter.

Pin No.	Pin name	Equivalent circuit	Function descriptions
28	fsc VCO input (3.58 MHz)		fsc VCO input pins. Connect a 3.58 MHz oscillation filter between pins 27 and 28 and a 4.43 MHz oscillation filter between pins 27 and 29. Switch of pin 28 input and pin 29 input is suppressed in response to pin 41 (fsc switch) voltage.
29	fsc VCO input (4.43 MHz)		
30	Chroma APC filter		Pin for connecting filter of chroma APC detector.

Pin No.	Pin name	Equivalent circuit	Function descriptions
31	fo adjustment filter		Pin for connecting filter of fo automatic adjustment loop.
32	ACC filter		Pin for connecting filter of ACC detector.
33	GND (chroma section)		Chroma section ground.
34	Separate chroma input		Separate chroma signal input pin. This pin also serves as a separate and composite switch input pin. If the pin voltage is set to 3.7 V or more, composite input mode is entered.
35	Power supply (chroma section)		Chroma section power supply.

Pin No.	Pin name	Equivalent circuit	Function descriptions
36	Composite video signal input		Composite video signal or separate Y signal input pin. This pin also serves as a clamp pin. Input the signal with C coupling. DC level is approx. 2.3 V.
37	Subcolor control		Decoder color and contrast adjustment pins.
38	Contrast control		
39	Sync. separation input		Input pin of sync. separation circuit.

Pin No.	Pin name	Equivalent circuit	Function descriptions
40	H sync. detect filter		Pin for connecting filter of H sync. detector.
41	fsc switch		Pin for controlling fsc VCO input (pins 28, 29) switch. When the pin voltage is 2.8 V or more, the mode changes to the 3.58 MHz mode; when 2.2 V or less, to the 4.43 MHz mode.
42	NTSC/PAL switch		<p>Pin for controlling switch of NTSC and PAL modes of decoder and matrix. One of the following three combinations of decoder and matrix modes can be selected depending on the value of the pin 42 voltage V42:</p> <ol style="list-style-type: none"> When V42 = 0 V decoder = PAL matrix = PAL When V42 = 2.5 V decoder = NTSC matrix = NTSC When V42 = 5 V decoder = NTSC matrix = PAL

5. BLOCK OPERATION

5.1 Video Signal Processing Section

(1) Input signal

After coupling by a capacitor ($0.22\ \mu\text{F}$), a $1\ \text{V}_{\text{p-p}}$ composite video signal is input to the composite video signal input pin (pin 36).

(2) Clamp circuit

The clamp circuit controls the pedestal voltage level to be constant to make it a reference voltage for the post-stage signal processing.

(3) Chroma trap circuit

Eliminates the chroma signal (NTSC system: approximately 3.58 MHz, PAL system: approximately 4.43 MHz) from a composite video signal and extracts a brightness signal.

(4) Separate/composite switching circuit

Operates as shown in Table 5-1 according to the voltage of the separate chroma input pin (pin 34).

Table 5-1. Operation when Switching Separate/Composite Signals

Separate chroma input pin (pin 34) voltage	Mode	Brightness signal processing	ACC amp input
Less than 3.7 V	Y/C separate input	Without chroma trap	Input from separate chroma
3.7 V or higher	Composite video input	With chroma trap	Input from chroma BPF

(5) Delay circuit


Compensates for the delay between the brightness signal and chroma signal by delaying the brightness signal.

(6) Contrast adjustment circuit

Adjusts the amplitude of the brightness signal output from the Y output pin (pin 12) according to the voltage of the contrast control pin (pin 38).

The control characteristic is shown in Figure 5-1.

Figure 5-1. Contrast Control Characteristic



5.2 Chroma Signal Processing Section

(1) Input signal

- **Composite video signal input**

After coupling by a capacitor (0.22 μ F), a 1 V_{p-p} composite video signal is input to the composite video signal input pin (pin 36).

- **Separate chroma signal input**

After coupling by a capacitor (1000 pF), a chroma signal whose burst signal amplitude is 150 mV_{p-p} is input to the separate chroma input pin (pin 34).

(2) Chroma BPF circuit

Separates the chroma signal from a composite video signal.

(3) Separate/composite switching circuit

When the potential of the separate chroma input pin (pin 34) is 3.7 V or higher (in composite mode), switches the ACC amp input from the chroma input pin to the chroma BPF circuit output. Processing of the brightness signal at this time is switched so that it passes through the chroma trap circuit.

Operation when switching separate/composite signals is shown in Table 5-1.


(4) ACC (Auto Color Control) amplification circuit

Extracts the burst signal, detects its level and smoothes the voltage of the ACC filter pin (pin 32) by an external capacitor.

This smoothed voltage controls color gain to keep the amplitude of the burst signal constant.

(5) Subcolor control circuit

According to the voltage of the subcolor control pin (pin 37), controls the amplitude of the chroma signal output from the ACC amplification circuit after separating the burst signal from it, and adjusts the amplitude of the color difference signal output from the R-Y output pin (pin 13) and B-Y output pin (pin 14). This controls color density on the screen. The control characteristic is shown in Figure 5-2.

Figure 5-2. Subcolor Control Characteristic**(6) Chroma APC (Auto Phase Control) circuit**

Detects the phase difference between the burst signal extracted from the chroma signal and the signal from fscVCXO and smoothes the chroma APC filter pin (pin 30) using a capacitor. This smoothed voltage is used to control the fscVCXO oscillation frequency.

(7) Killer detection circuit

Detects the amplitude of the burst signal and executes a mute on the subcolor control circuit when there is no burst signal, preventing it from outputting a chroma signal to avoid color noise. In this case, the output of the color killer output pin (pin 8) is driven high.

The color killer sensitivity is determined by the time constant of a resistor and capacitor connected to the color killer filter pin (pin 26).

(8) IDENT detection circuit

Performs IDENT detection. With IDENT detection, if an NTSC signal (PAL signal in NTSC mode) is input in PAL mode, the color killer turns on and no chroma signal is output.

(9) 3.58 MHz/4.43 MHz VCXO, PAL SW circuit

Switches the fscVCO input pin between pin 28 (for 3.58 MHz) and pin 29 (for 4.43 MHz) by controlling the voltage of the fsc switching pin (pin 41) (2.8 V or higher: 3.58 MHz mode, 2.2 V or below: 4.43 MHz mode) to perform fsc oscillation at 3.58 MHz or 4.43 MHz. VCXO is controlled by the voltage of the chroma APC filter pin (pin 30) smoothed by the chroma APC circuit and its phase is synchronized with the input burst signal.

The PAL SW circuit inverts the phase of a signal on the R-Y demodulation axis every 1H by IDENT detection.

(10) R-Y, B-Y demodulation circuit

Performs demodulation using the chroma signal output from the ACC circuit, an R-Y demodulation axis signal and a B-Y demodulation axis signal output from fscVCXO, and multiplies R-Y by 1.4 and B-Y by 2.03.

5.3 Matrix Section

(1) Input signal

- **Brightness input signal**

After coupling by a capacitor ($0.22\ \mu\text{F}$), a brightness signal which has $1\ \text{V}_{\text{p-p}}$ of video part is input to the Y input pin (pin 16).

- **Color difference input signal**

After coupling by a capacitor ($0.22\ \mu\text{F}$), $1\ \text{V}_{\text{p-p}}$ R-Y and B-Y signals are input to the R-Y and B-Y input pins (pins 18 and 19).


(2) Y, R-Y and B-Y input clamp circuit

Clamps Y, R-Y and B-Y signals when the voltage of the clamp pulse input pin (pin 22) is $2.8\ \text{V}$ or higher.

Input a clamp pulse to the clamp pulse input pin (pin 22) in synchronization with the burst section of an input signal as shown in Figure 5-3.

In the application circuit example, adjust the position of the clamp pulse by DELAY ($\mu\text{PD4538B}$ external variable resistor: $10\ \text{k}\Omega$) and the clamp pulse width by PD ($\mu\text{PD4538B}$ external variable resistor: $10\ \text{k}\Omega$).

Figure 5-3. 22-Pin Input Clamp Pulse Waveform




(3) Amplification color control circuit

Adjusts the amplitude of a color difference signal input to the R-Y input pin (pin 18) and B-Y input pin (pin 19) according to the voltage of the color control pin (pin 20). This controls the color density on the screen.

When using a matrix, adjust the color density mainly using this color control and fix the voltage of the subcolor control pin (pin 37) at $2\ \text{V}$ (TYP.).

The control characteristic is shown in Figure 5-4.

Figure 5-4. Color Control Characteristic

**(4) Tint control circuit**


Controls the phase of a color difference signal whose amplitude is adjusted by the color control circuit, in a range of $\pm 45^\circ$ according to the voltage of the tint control pin (pin 21), and adjusts tint on the screen.

Table 5-2 shows the demodulation angle and demodulation ratio in each mode and Figure 5-5 shows the control characteristic.

**Table 5-2. Demodulation Angle and Demodulation Ratio when
Tint Control Pin (Pin 21) Voltage = 2 V (TYP.)**

Mode	Demodulation angle ($\angle R-Y$)	Demodulation ratio (R-Y/B-Y)
NTSC	105° (TYP.)	0.75 (TYP.)
PAL	90° (TYP.)	0.61 (TYP.)

Figure 5-5. Tint Control Characteristic



(5) G-Y demodulation circuit

Demodulates G-Y using (R-Y)', (B-Y)' which is color difference signal after tint adjustment and the following expression.

G-Y demodulation expression: $(G-Y) = -0.51 \times (R-Y)' - 0.19 \times (B-Y)'$

(6) RGB matrix circuit

Adds a brightness signal: Y to each of $(R-Y)'$, $(B-Y)'$ and $G-Y$ to create R , G , and B signals.

5.4 Synchronizing Signal Processing Section

(1) Input signal

A composite video signal or brightness signal is input to the synchronizing separate input pin (pin 39) at 1 V_{P-P}.


(2) Sync. separation circuit

Separates the sync. signal from a composite video signal. The slice level can be changed using an external resistor: R_x (see **Figure 5-6**, TYP. = 220 Ω).

The operation of the μ PC1830 sync. separation circuit is explained below.

Figure 5-6 is an equivalent circuit diagram of the μ PC1830 sync. separation circuit.


Figure 5-6. μ PC1830 Sync. Separate Input Section Equivalent Circuit



In Figure 5-6, the slice level of sync. separation is determined as follows:

When a negative sync. video signal is input, charge current I_{SP} flows from the $\mu PC1830$ to C_o so that the synchronization peak (minimum potential) becomes approximately 2.5 V. The voltage of the sync. separate input pin (pin 39) becomes 2.5 V or higher during a period other than the synchronization peak (minimum potential), thus cutting off transistor TR1 (reducing the collector current of TR1). Consequently, a charge in C_o is discharged via R_o and R_x by current I_x during this cut-off period. Figure 5-7 illustrates this situation.

Figure 5-7. Sync. Separation Waveform



V_s in Figure 5-7 represents the slice voltage and can be expressed in the following expression if it is assumed that C_o is sufficiently large, and both I_x and I_{sp} are linear.

$$V_s = 2.5 \times (R_x/R_o) \times (T_2/T_1) [V]$$

The μPC1830 amplifies the part lower than this slice voltage (V_s) to perform sync. separation.

To determine sync. separation sensitivity, change R_x to set V_s . Decreasing V_s is advantageous for separation of the horizontal sync. part, but disadvantageous for separation of the vertical sync. part. On the contrary, increasing V_s may cause a sync. failure (jitter) due to noise (spikes) of the horizontal sync. part. Therefore, it is necessary to optimize the constant in accordance with a signal input. As capacitance C_o , select a sufficiently large value compared with the charge/discharge current. However, an excessive value may deteriorate the excessive response characteristic, failing to catch up with drastic APL variations of the input signal.

The larger R_x , the larger the slice level becomes. However, with large R_x if the sync. signal level drops (weak electric field signal, etc.) a video signal may be confused with a sync. signal and sliced, making synchronization unstable (abnormal).

Caution Since the measuring circuit uses capacitor coupling for input for ease of measurement, it is susceptible to APL variations. Therefore, when configuring the actual circuit, use a Sync Tip clamp circuit in the stage prior to inputting to the emitter follower to stabilize the synchronization peak potential and this will make the circuit more resistant to APL variations.

(3) Vertical filter circuit

Separates the vertical sync. signal from the sync. signal separated by the sync. separation circuit.

(4) Horizontal sync. detection circuit

Detects the presence of a horizontal sync. signal and changes the AFC time constant.

(5) AFC detection circuit

Performs phase detection on an input sync. signal and f_H and outputs the phase difference in voltage. Stops phase detection for 9H of the vertical blanking period.

(6) 32f_H VCO

Controls VCO according to the voltage output by the AFC detection circuit and generates 32f_H oscillation clocks.

(7) Horizontal/vertical counter circuit

- **Horizontal counter circuit**

Divides a $32f_H$ signal to generate horizontal timing signals such as HD and BLK signals.

- **525/625 counter circuit**

Performs counting at $4f_H$ and generates a vertical timing signal.

Generates VD in 0.75H delay from the falling edge of a vertical sync. signal in an odd field and in 0.75H delay from the falling edge of a vertical sync. signal in an even field.

6. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = +25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Power supply voltage	V_{CC}	7.0	V
Video input signal voltage	V_{IV}	V_{CC}	V
Chroma input signal voltage	V_{IC}	V_{CC}	V
Synchronous separation input signal voltage	V_{IS}	V_{CC}	V
Control signal voltage	V_{ICnt}	V_{CC}	V
★ Permissible package power dissipation	P_D	500 (on board, $T_A = +75^\circ\text{C}$)	mW
Operating ambient temperature	T_A	-20 to $+75$	$^\circ\text{C}$
Storage temperature	T_{stg}	-40 to $+125$	$^\circ\text{C}$

Caution Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this values when using the product.

Recommended Operating Conditions

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage	V_{CC}		4.5	5.0	5.5	V
Composite video input voltage	V_{YC}		—	1.0	—	V_{p-p}
Separate chroma input signal voltage	V_C		—	150	—	mV_{p-p}
Synchronous separation input signal voltage	V_S		—	1.0	—	V_{p-p}
Control signal voltage	V_{cont}		0	—	V_{CC}	V
Color difference input voltage	V_{R-Y} V_{B-Y}			1.0		V_{p-p}

ELECTRICAL SPECIFICATIONS ($T_A = +25 \pm 3^\circ\text{C}$, $V_{CC} = +5\text{ V}$ unless otherwise specified)**VIDEO SIGNAL PROCESSING SECTION**

Parameter	Symbol	Conditions	Input signal	Composite /Separate	fsc (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Power supply current	Icc	With no input signal	—	—	—	—	50	70	90	mA
Video voltage gain	Av(comp)	Contrast = max.	Stair step ① (400 mVp-p)	Both	3.58/ 4.43	—	10.0	12.0	14.0	dB
Contrast variable range	evc	Max./min. contrast ratio	Stair step ① (400 mVp-p)	Both	3.58/ 4.43	—	30	—	—	dB
Video output DC voltage fluctuation when contrast is variable	ΔEoyc	Output DC fluctuation, Contrast = max./min.	Sync. signal (300 mVp-p) only	Both	3.58/ 4.43	—	—	0	±400	mV
Video frequency characteristics	fv1	200 kHz/1.8 MHz gain difference, Contrast = max.	Sine wave ① (400 mVp-p)	Composite	4.43	—	−4	−2	0	dB
	fv2				3.58	—	−5	−3	0	dB
	fv3	200 kHz/5.5 MHz gain difference, Contrast = max.		Separate	4.43	—	0	+2	+4	dB
	fv4				3.58	—	−1	+1	+3	dB
Video input DC voltage	Evi	DC voltage of pin 36	Sync. signal (300 mVp-p) only	Both	3.58/ 4.43	—	2.1	2.5	3.0	V
Video output DC voltage	Evo	Scan period voltage of pin 12 Contrast = max.				—	1.7	2.0	2.4	V
Video output DC power supply voltage fluctuation	ΔEoyov	Evo change when Vcc changes from 4.5 to 5.5 V Contrast = max.	Sync. signal (300 m Vp-p) only	Both	3.58/ 4.43	—	—	0	±100	mV
Video output gain power supply voltage fluctuation	ΔAvv	Video voltage gain change when Vcc changes from 4.5 to 5.5 V, Contrast = max.	Stair step ① (400 mVp-p)	—	—	—	−0.5	0.0	+0.5	dB
Trap attenuation amount	Δdt	Gain difference of 200 kHz/3.58 MHz and 200 kHz/4.43 MHz Contrast = max.	Sine wave ① (400 mVp-p)	Composite	3.58/ 4.43	—	−20	—	—	dB

Remark For the input signal, see **Measuring Input Signal**.

CHROMA SECTION

(1/3)

Parameter	Symbol	Conditions	Input signal		Composite /Separate	f _{sc} (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Acc amplitude characteristics	Acc1	B-Y output level fluctuation.	Color bar ②	Burst 600mV _{p-p}	Composite	4.43	—	−2.0	0.0	+2.0	dB
	Acc2	With reference to burst 300 mV _{p-p} .		Burst 30 mV _{p-p}			—	−7.0	−3.0	+1.0	dB
	Acc3			Burst 600mV _{p-p}		3.58	—	−2.0	0.0	+2.0	dB
	Acc4			Burst 30 mV _{p-p}			—	−7.0	−3.0	+1.0	dB
	Acc5	B-Y output level fluctuation.	Burst 300mV _{p-p}	Separate	4.43	—	−2.0	0.0	+2.0	dB	
	Acc6	With reference to burst 300 mV _{p-p} .	Burst 15 mV _{p-p}			—	−7.0	−3.0	+1.0	dB	
	Acc7		Burst 300mV _{p-p}		3.58	—	−2.0	0.0	+2.0	dB	
	Acc8		Burst 15 mV _{p-p}			—	−7.0	−3.0	+1.0	dB	
Color killer setting point	eKPC	Level at which killer output goes high with burst signal 300 mV _{p-p} set to 0 dB.	Color bar ①	Composite	4.43	PAL	−48	−40	−32	dB	
					3.58	NTSC	−48	−40	−32	dB	
	eKPS	Level at which killer output goes high with burst signal 150 mV _{p-p} set to 0 dB.		Separate	4.43	PAL	−48	−40	−32	dB	
					3.58	NTSC	−48	−40	−32	dB	
Color killer color remainder	eOK	B-Y output remaining level when killer output is high.	Color bar ①	—	—	—	0	—	50	mV _{p-p}	
Color killer output, high	E _{CKH}	Color killer output level when color killer is ON, I _{OH} = −200 μA.	—	—	—	—	3.9	4.05		V	
Color killer output, low	E _{CKL}	Color killer output level when color killer is OFF, I _{OL} = +200 μA.	—	—	—	—		0.5	0.6	V	
Subcolor control variable range	e _{CC}	B-Y output level ratio of max./min. subcolor.	Color bar ①	Composite	4.43	—	30	45	—	dB	
Subcolor control color remainder	e _{OC}	B-Y output remaining subcolor difference level, Color = min.	Color bar ①	Composite	4.43	—	0	—	50	mV _{p-p}	
APC pull-in range	f _{SP}	APC pull-in frequency range when burst chroma frequency changes. (f _{sc} = reference)	Color bar ①	Composite	4.43	PAL	±400	±600	—	Hz	
					3.58	NTSC	±400	±600	—	Hz	
				Separate	4.43	PAL	±400	±600	—	Hz	
					3.58	NTSC	±400	±600	—	Hz	
VCO control sensitivity	β _s	Calculate from oscillation freq. when APC filter pin voltage is 2.3/2.7 V.	—	—	4.43	—	1.0	1.2	1.4	Hz/mV	
					3.58	—	1.0	1.2	1.4	Hz/mV	

Remark For the input signal, see **Measuring Input Signal**.

(2/3)

Parameter	Symbol	Conditions	Input signal	Composite /Separate	f _{sc} (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
VCO free-running frequency	f _s	VCO oscillator freq.	Sync. signal (300 mV _{p-p}) only	—	4.43	—	±400	—	—	Hz
					3.58	—	±400	—	—	Hz
PAL mode demodulation ratio	$\frac{(R-Y)}{(B-Y)}_{DP}$	R-Y/B-Y output ratio	Rainbow color bar (300 mV _{p-p})	Composite	4.43	PAL	0.9	1.0	1.1	Times
NTSC mode demodulation ratio	$\frac{(R-Y)}{(B-Y)}_{DN}$				3.58	NTSC	0.9	1.0	1.1	Times
PAL mode demodulation angle	∠R-Y _{DP}	R-Y demodulation angle	Rainbow color bar (300 mV _{p-p})	Composite	4.43	PAL	85	90	95	deg
NTSC mode demodulation angle	∠R-Y _{DN}				3.58	NTSC	85	90	95	deg
Maximum color difference output	e _{BYM}	Subcolor = max.	Rainbow color bar (300 mV _{p-p})	Composite	4.43	—	1.3	1.6	1.9	V _{p-p}
Color difference output remaining carrier level	e _{CAR}	R-Y, B-Y output remaining carrier level	—	—	3.58	NTSC	0	—	100	mV _{p-p}
Color difference output remaining harmonic level	e _{HAR}	Output remaining harmonic level, R-Y, B-Y = 1 V _{p-p}	Color bar ①	—	3.58	NTSC	0	—	100	mV _{p-p}
Color difference output frequency characteristics	f _{CP}	Δf = 50/500 kHz R-Y, B-Y output level ratio	Since wave ② (400 mV _{p-p})	Composite	4.43	PAL	−5	−3	0	dB
					3.58	NTSC				
	f _{CS}			Separate	4.43	PAL	−5	−3	0	dB
					3.58	NTSC				
Blanking stage difference	e _{BLK}	Subcolor = max. R-Y/B-Y output blank period/scan period DC voltage difference	Burst (300 mV _{p-p}) only	—	4.43	PAL	—	0	20	mV
Line fluctuation	ΔE _{ORY}	Subcolor = max. Scan period DC voltage difference at every horizontal scanning period of R-Y output	Burst (300 mV _{p-p}) only	—	4.43	PAL	—	0	20	mV
Color difference output pin voltage	E _{ORY}	R-Y output DC voltage, With no signal	—	—	4.43	PAL	2.2	2.5	3.0	V
	E _{OBY}	B-Y output DC voltage, With no signal								
Color difference output pin voltage fluctuation with power supply fluctuation	ΔE _{ORYV}	E _{ORY} change when V _{CC} changes from 4.5 to 5.5 V	—	—	4.43	PAL		0	±100	mV
	ΔE _{OBYV}	E _{OBY} change when V _{CC} changes from 4.5 to 5.5 V						0	±100	mV

Remark For the input signal, see **Measuring Input Signal**.

(3/3)

Parameter	Symbol	Conditions	Input signal	Composite /Separate	fsc (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Separate chroma input pin voltage	E _{IC}	DC voltage of pin 34	–	Separate	–	–	1.2	1.5	1.8	V
Separate chroma input resistance	R _{IC}	Calculate from input when EIC → EIC + 2 V	–	Separate	–	–	26	35	44	kΩ
Separate/composite change threshold voltage	E _{ICTH}	Voltage of pin 34 at which separate/composite mode is changed	–	–	3.58	NTSC	3.1	3.4	3.7	V

Remark For the input signal, see **Measuring Input Signal**.

SYNCHRONOUS SECTION

(1/2)

Parameter	Symbol	Conditions	Input signal	Composite /Separate	f _{sc} (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Sync. separation input DC voltage	E _{IS}	Sync. separation input DC voltage at no signal	—	—	—	—	2.25	2.55	2.85	V
H sync. pull-in range	f _{HP}	Frequencies at which horizontal AFC can be pulled, H sync width = 4.8 μ s	Sync. signal (300 mV _{p-p}) only	—	—	—	± 400	—	—	Hz
Horizontal VCO control sensitivity	β_H	Calculated from HD output frequency change when horizontal AFC filter pin voltage changes from 2.9 to 3.4 V, With no signal	—	—	—	—	1.2	1.5	1.9	Hz/mV
Horizontal VCO free-running freq.	f _H	Difference for 15.680 kHz of HD output frequency, With no signal	—	—	—	—	−200	0	+200	Hz
Horizontal VCO free-running freq. fluctuation with power supply voltage fluctuation	Δf_{HV}	Change of f _H when V _{CC} changes from 4.5 to 5.5 V	—	—	—	—	—	0	± 50	Hz
HD pulse output, high	E _{HDH}	I _{OH} = −200 μ A	Sync. signal (300 mV _{p-p}) only	—	—	—	3.9	4.05	—	V
HD pulse output, low	E _{HDL}	I _{OL} = +200 μ A	Sync. signal (300 mV _{p-p}) only	—	—	—	—	0.5	0.6	V
HD pulse output width	t _{WHD}	When HD pulse rising, falling is 2.5 V	Sync. signal (300 mV _{p-p}) only	—	—	—	3.9	4.4	4.9	μ s
Blanking pulse output, high	E _{BLH}	I _{OH} = −200 μ A	Sync. signal (300 mV _{p-p}) only	—	—	—	3.9	4.05	—	V
Blanking pulse output, low	E _{BLL}	I _{OL} = +200 μ A	Sync. signal (300 mV _{p-p}) only	—	—	—	—	0.5	0.6	V
Blanking pulse output, width	t _{WBL}	When blanking pulse rising, falling is 2.5 V	Sync. signal (300 mV _{p-p}) only	—	—	—	9.9	10.4	10.9	μ s
Vertical free-running frequency (in 50-Hz mode)	f _{V1}	H sync. detect filter pin voltage = 0 V	Sync. separate input of 3.5 V	—	—	—	—	f _H /368	—	Hz
	f _{V2}	H sync. detect filter pin voltage = 5 V		—	—	—	—	f _H /352	—	Hz
	f _{V3}	H sync. detect filter pin voltage = 0 V	Sync. separate input of −1 mA	—	—	—	—	f _H /272	—	Hz
	f _{V4}	H sync. detect filter pin voltage = 5 V		—	—	—	—	f _H /288	—	Hz

Remark For the input signal, see **Measuring Input Signal**.

(2/2)

Parameter	Symbol	Conditions	Input signal	Composite /Separate	f _{sc} (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Vertical free-running frequency (in 60-Hz mode)	f _{v5}	H sync. detect filter pin voltage = 0 V	Sync. separate input of 3.5 V	—	—	—	—	f _H /296	—	Hz
	f _{v6}	H sync. detect filter pin voltage = 5 V		—	—	—	—	f _H /288	—	Hz
	f _{v7}	H sync. detect filter pin voltage = 0 V	Sync. separate input of -1 mA	—	—	—	—	f _H /232	—	Hz
	f _{v8}	H sync. detect filter pin voltage = 5 V		—	—	—	—	f _H /240	—	Hz
VD pulse output, high	E _{VDH}	I _{OH} = -200 μ A	Sync. signal of 300 mV _{p-p}	—	—	—	3.9	4.05	—	V
VD pulse output, low	E _{VDL}	I _{OL} = +200 μ A		—	—	—	—	0.5	0.6	V
Even field VD pulse output width	t _{wvDE}		Sync. signal of 300 mV _{p-p}	—	—	—	—	5.5	—	H
Odd field VD pulse output width	t _{wvDO}			—	—	—	—	6.0	—	H

Remark For the input signal, see **Measuring Input Signal**.

MODE CONTROL SECTION

Parameter	Symbol	Conditions	Input signal	Composite /Separate	f _{sc} (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
NTSC/PAL mode switch threshold voltage	E _{PN1}	Voltage of pin 42 at which both decoder and matrix changes to NTSC or PAL mode simultaneously.	—	—	—	—	1.37	1.67	1.97	V
	E _{PN2}	Voltage of pin 42 at which only matrix changes to NTSC or PAL mode and decoder remains in NTSC mode.	—	—	—	—	3.03	3.33	3.63	V
NTSC/PAL mode switch input pin current	I _{PN}	Input current of pin 42.	—	—	—	—	−0.5	+0.2	+2.0	μA
Subcarrier frequency switch threshold voltage	E _{sc}	Voltage of pin 41 at which f _{sc} 3.58/4.43 mode is changed.	—	—	—	—	2.2	2.5	2.8	V
Subcarrier frequency switch input pin current	I _{sc}	Input current of pin 41.	—	—	—	—	−2.0	−0.2	+0.5	μA
Vertical frequency switch threshold voltage	E _{FV}	Voltage of pin 6 at which f _v 50/60 mode is changed.	—	—	—	—	2.2	2.5	2.8	V
Vertical frequency switch input pin current	I _{FV}	Input current of pin 6.	—	—	—	—	−2.0	−0.2	+0.5	μA

NTSC/PAL MODE SETTING

SW setting of pin 42	Voltage of pin 42	Decoder mode	Matrix mode
Mode 1	Lower than E _{PN1}	PAL	PAL
Mode 2	Between E _{PN1} and E _{PN2}	NTSC	NTSC
Mode 3	Higher than E _{PN2}	NTSC	PAL

VERTICAL FREQUENCY (f_v) SWITCHING

Voltage of pin 6	Vertical frequency f _v
Lower than E _{FV}	50 Hz
Higher than E _{FV}	60 Hz

SUBCARRIER FREQUENCY (f_{sc}) SWITCHING

Voltage of pin 41	Subcarrier frequency f _{sc}
Lower than E _{sc}	4.43 MHz
Higher than E _{sc}	3.58 MHz

MATRIX SECTION

(1/2)

Parameter	Symbol	Conditions	Input signal	Composite /Separate	f _{sc} (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Original color output Y voltage gain	A _Y	B output voltage gain.	Y:stair step ② (1 V _{p-p})	—	—	—	−2.0	0.0	+2.0	dB
Y voltage gain RGB output mutual difference	ΔA _{YRGB}	Mutual difference of R, G, and B output voltage gains.	Y:stair step ② (1 V _{p-p})	—	—	—	−1.0	0.0	+1.0	dB
Y voltage gain fluctuation with power supply voltage fluctuation	ΔA _{YV}	Difference between B output voltage gain and A _Y under the same conditions as A _Y except that V _{CC} = 4.5 V, 5.5 V.	Y:stair step ② (1 V _{p-p})	—	—	—	−0.5	0.0	+0.5	dB
Y frequency characteristics	f _Y	200 kHz/6 MHz B output gain difference.	Sine wave ④ (1 V _{p-p})	—	—	—	0	−3	−5	dB
B output color difference voltage gain	A _B	B output voltage gain. Tint control voltage 2.0 V, Color = max.	B-Y: stair step ① (400 mV _{p-p})	—	—	—	4.0	6.0	8.0	dB
Color control variable range	e _{CM}	Difference between B output gain and A _B . Tint control voltage 2.0 V, Color = min.	B-Y: stair step ① (400 mV _{p-p})	—	—	—	35	45	—	dB
Color control color remainder	e _{OCM}	B output remaining color difference level. Tint control voltage 2.0 V, Color = min.	B-Y: stair step ① (400 mV _{p-p})	—	—	—	0	5	50	mV _{p-p}
Color difference voltage gain fluctuation with power supply voltage fluctuation	ΔA _{BV}	Difference between each B output voltage gain and A _B under the same condition as A _B except that V _{CC} is changed from 4.5 to 5.5 V	B-Y: stair step ① (400 mV _{p-p})	—	—	—	−0.5	0.0	+0.5	dB
Color difference freq. characteristics	f _B	B output gain difference when freq. changes from 200 kHz to 6 MHz. Tint control voltage 2.0 V, Color = max.	B-Y: sine wave ③ (400 mV _{p-p})	—	—	—	0	−3	−5	dB
Tint control variable range	e _{TMAX.}	See Note .	Stair step ① (400 mV _{p-p})	—	—	PAL/NTSC	+35	—	—	deg
	e _{TMIN.}	Color = max.					—	—	−35	deg

Note B demodulation angle ϕ_B is obtained from B output signal voltages using the following expressions:

$$\text{B demodulation angle } \phi_B = \tan^{-1} \frac{B_1}{B_2}$$

Where, B₁: B output signal voltage when signal is input only to R-Y

B₂: B output signal voltage when signal is input only to B-Y,

e_{TMAX.} and e_{TMIN.} are obtained from the ϕ_B values using the following expressions:

$$e_{TMAX.} = \phi_B(4) - \phi_B(2), e_{TMIN.} = \phi_B(2) - \phi_B(10)$$

Where, $\phi_B(0)$, $\phi_B(2)$, $\phi_B(4)$: ϕ_B values when tint control voltage is 0, 2, 4 V, respectively.

Remark For the input signal, see **Measuring Input Signal**.

(2/2)

Parameter	Symbol	Conditions	Input signal	Composite /Separate	f _{sc} (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
PAL mode demodulation ratio	$\left(\frac{R-Y}{B-Y}\right) P$	Tint control = 2 V, Color = max. See Note1 .	Stair step ① (400 mV _{p-p})	—	—	PAL	0.50	0.56	0.62	Times
	$\left(\frac{G-Y}{B-Y}\right) P$						0.31	0.35	0.39	Times
PAL mode demodulation angle	∠R-Y _{MP}						85	90	95	deg
	∠G-Y _{MP}						228	237	246	deg
NTSC mode demodulation ratio	$\left(\frac{R-Y}{B-Y}\right) MN$					NTSC	0.69	0.75	0.83	Times
	$\left(\frac{G-Y}{B-Y}\right) MN$						0.22	0.25	0.28	Times
NTSC mode demodulation angle	∠R-Y _{MN}						100	105	110	deg
	∠G-Y _{MN}						238	247	256	deg
Clamp pulse input threshold voltage	E _{CLP}	Note 2	—	—	—	—	2.1	2.5	2.9	V
R-Y input pin voltage	E _{RYI}		—	—	—	—	2.1	2.5	2.9	V
B-Y input pin voltage	E _{BYI}		—	—	—	—	2.1	2.5	2.9	V
R output pin voltage	E _{RO}		—	—	—	—	1.6	2.0	2.4	V
G output pin voltage	E _{GO}		—	—	—	—	1.6	2.0	2.4	V
B output pin voltage	E _{BO}		—	—	—	—	1.6	2.0	2.4	V
DC difference voltage between R, G, B outputs	ΔE _{X-Y}	Maximum value of difference voltages between E _{RO} , E _{GO} , and E _{BO}	—	—	—	—			300	mV
RGB output DC fluctuation in color control mode	ΔE _{RGBC}	Maximum value of E _{RO} , E _{GO} , E _{BO} fluctuation Color control = max./min. Tint control = 2.0 V	—	—	—	—	—	0	±300	mV
RGB output DC fluctuation in tint control mode	ΔE _{RGBT}	Maximum value of E _{RO} , E _{GO} , E _{BO} fluctuation Tint control = max./typ./min. Color control = max.	—	—	—	—	—	0	±300	mV
Y input DC fluctuation in color control mode	ΔE _{YIC}	Color control = max./min. Tint control = 2.0 V	—	—	—	—	—	0	±300	mV
Y input DC fluctuation in tint control mode	ΔE _{YIT}	Tint control = max./typ./min. Color control = max.	—	—	—	—	—	0	±300	mV
Y input pin voltage	E _{YI}		—	—	—	—	1.6	2.0	2.4	V

Notes 1. From R, G and B output voltages R1, G1 and B1 when signal is input only to R-Y and R, G, and B output voltages R2, G2 and B2 when signal is input only to B-Y, R, G, B demodulation ratio and demodulation angles are obtained by the following expressions:

$$\left(\frac{R-Y}{B-Y}\right) = \sqrt{\frac{R_1^2 + R_2^2}{B_1^2 + B_2^2}}, \quad \left(\frac{G-Y}{B-Y}\right) = \sqrt{\frac{G_1^2 + G_2^2}{B_1^2 + B_2^2}}$$

$$\angle R-Y = -\tan^{-1} \frac{R_2}{R_1} - \tan^{-1} \frac{B_1}{B_2} + 90^\circ$$

$$\angle G-Y = -\tan^{-1} \frac{G_1 - \sqrt{3}G_2}{\sqrt{3}G_1 + G_2} - \tan^{-1} \frac{B_1}{B_2} + 240^\circ$$


2. Clamp pulse input voltage which gets 80 μA or more at Y input pin voltage = V_{cc}.

Remark For the input signal, see **Measuring Input Signal**.


Measuring Input Signal

• Stair step


① 400 mV_{p-p}



② 1 V_{p-p}




• Sync. signal (300 mV_{p-p}) only




• Sine wave


① 400 mV_{p-p}




② 400 mV_{p-p}



③ 400 mV_{p-p}




④ 1 V_{p-p}




- Color bar


①




② Variable burst or chroma signal amplitude




- Rainbow color bar (300 mV_{p-p})




- Burst (300 mV_{p-p}) only



Timing chart (horizontal period)



Timing chart (vertical period/standard signal input)



Remark H represents horizontal scanning period.

Example 1


Notes 1. Crystal resonator for load of 16 pF.
4.433 619 MHz (PAL) : DAISHINKU CORP. (Type: HC-49/U)
3.579 545 MHz (NTSC) : Toyo Communication Equipment Co., Ltd. (Type: TQC203A-8R)

2. CSB500F23: Murata Mfg. Co.,Ltd.




Notes 1. Crystal resonator for load of 16 pF.
3.579 545 MHz (NTSC) : Toyo Communication Equipment Co., Ltd. (Type: TQC203A-8R)

2. CSB500F23: Murata Mfg. Co.,Ltd.



Example 3 (for PAL limited use)

- Notes 1.** Crystal resonator for load of 16 pF.
4.433 619 MHz (PAL) : DAISHINKU CORP. (Type: HC-49/U)
2. CSB500F23: Murata Mfg. Co.,Ltd.




Example 4 (When RGB matrix section not used)

Notes 1. Crystal resonator for load of 16 pF.

4.433 619 MHz (PAL) : DAISHINKU CORP. (Type: HC-49/U)

3.579 545 MHz (NTSC) : Toyo Communication Equipment Co., Ltd. (Type: TQC203A-8R)

2. CSB500F23: Murata Mfg. Co., Ltd.



8. OPERATING PRECAUTIONS

8.1 μ PC1830 External Components

(1) Resistors

Use E24 series resistors (approximately 5% precision) of 1/4 W or higher.

(2) Capacitors

- **Ceramic capacitors of 1000 pF or below**

Capacitors used for the time constant circuit. Basically use E12 series (10% precision) ones with the center value = 0 in nominal temperature characteristic.

- **Ceramic capacitors of 1000 pF or higher**

Equivalent to capacitors for non-critical time constant circuits and for clamp, and bypass capacitors between power supply and GND. Use E12 series (10% precision) ones. Use a type whose capacitance is not extremely affected by temperature variations (ie. with an excellent temperature characteristic).

- **Electrolytic capacitors**

Use E6 series (20% precision) ones. Use ones whose capacitance is not extremely affected by temperature variations (ie. with an excellent temperature characteristic).

(3) Crystal resonators

Use crystal resonators of 16 pF load type as shown below.

- For PAL : 4.433 619 MHz (model name: HC-49/U, manufactured by Kinseki, Ltd.)
- For NTSC : 3.579 545 MHz (model name: TQC203A-8R (HC-49/U-10 type), manufactured by Toyo Communication Equipment Co., Ltd.)

Note that use of crystal resonators other than the above may deteriorate electrical characteristics.

(4) Ceramic resonators

Use ceramic resonators as shown below.

- CSB500 F23 (manufactured by Murata Mfg. Co., Ltd.)

Note that use of ceramic resonators other than the above may deteriorate mainly electrical characteristics of the sync. section.

8.2 μ PC1830 Pattern Wiring

(1) GND line

Solid grounding should be applied to three GNDs: synchronous section GND (pin 5), video section GND (pin 15) and chroma section GND (pin 33). They should not be connected to other digital GNDs except the one point of origin. Use thick connection (thick through hole) for each GND pin of the IC.

When an emitter follower circuit, amplifier, etc. is connected to the color difference output stage or RGB output stage, separate the solid ground of the output stage from that of the IC output stage.

(2) Power supply line

The three analog power supplies, synchronous section power supply (pin 7), video section power supply (pin 17) and chroma section power supply (pin 35) should be independent of each other and unified at the supply source. Ensure that there is no unnecessary routing.

Separate the digital section power supply from the analog section power supply and connect them only at one point.

(3) Signal line


In order to avoid signal cross talk, ensure that the color difference signal line (pins 12, 13, and 14) and RGB signal line (pins 23, 24, and 25) are not placed close to or in parallel with the digital signal line or HD (pin 10), VD (pin 11) and BLK (pin 9) lines, or cross those lines.

(4) Placement of peripheral components of each pin

Place components which are connected with pins 1, 2, 5, 7, 15, 16, 17, 18, 19, 23, 24, 25, 28, 29, 33, 34, and 35 close to the IC. When the placed components are connected to the power supply line or other lines, route low-impedance lines and make sure that the thickest possible lines are used for connection with the IC pins.

9. PACKAGE DRAWING

42 PIN PLASTIC SHRINK SOP (375 mil)

**NOTE**

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

S42GT-80-375B-1

ITEM	MILLIMETERS	INCHES
A	18.16 MAX.	0.715 MAX.
B	1.13 MAX.	0.044 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	$0.35^{+0.10}_{-0.05}$	$0.014^{+0.004}_{-0.003}$
E	0.125 ± 0.075	0.005 ± 0.003
F	2.9 MAX.	0.115 MAX.
G	2.5 ± 0.2	$0.098^{+0.009}_{-0.008}$
H	10.3 ± 0.3	$0.406^{+0.012}_{-0.013}$
I	7.15 ± 0.2	$0.281^{+0.009}_{-0.008}$
J	1.6 ± 0.2	0.063 ± 0.008
K	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.002}$
L	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
M	0.10	0.004
N	0.10	0.004

10. RECOMMENDED SOLDERING CONDITIONS

When soldering this product, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

For more details, refer to our document “**SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL**” (C10535E).

Surface Mount Device

μPC1830GT: 42-pin plastic shrink SOP (375 mil)

Process	Conditions	Symbol
Infrared ray reflow	Peak temperature: 235 °C or below (Package surface temperature), Reflow time: 30 seconds or less (at 210 °C or higher), Maximum number of reflow processes: 2 times.	IR35-00-2
Vapor phase soldering	Peak temperature: 215 °C or below (Package surface temperature), Reflow time: 40 seconds or less (at 200 °C or higher), Maximum number of reflow processes: 2 times.	VP15-00-2
Partial heating method	Pin temperature: 300 °C or below, Heat time: 3 seconds or less (Per each side of the device).	—

Caution Apply only one kind of soldering condition to a device, except for “partial heating method”, or the device will be damaged by heat stress.

[MEMO]

[MEMO]

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.