

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.

POLAR ANALOG + DIGITAL INTEGRATED CIRCUIT

Phase-out/Discontinued

μPB1009K

**REFERENCE FREQUENCY 16.368/16.384/19.2/14.4/26 MHz,
2ndIF FREQUENCY 4.092/2.556 MHz RF/IF FREQUENCY DOWN-CONVERTER +
PLL FREQUENCY SYNTHESIZER IC FOR GPS RECEIVER**

DESCRIPTION

The μPB1009K is a silicon monolithic IC developed for GPS receivers. This IC integrates a full VCO, second IF filter, 4-bit ADC, and digital control interface to reduce cost and mounting space. In addition, its power consumption is low.

Moreover, use of a TCXO with frequency of 16.368 MHz/16.384 MHz, 14.4 MHz, 19.2 MHz, or 26 MHz switchable with an on-chip divider is possible.

FEATURES

- Double conversion : f_{REFin} = 16.368 MHz, f_{1stIFin} = 61.380 MHz, f_{2ndIFin} = 4.092 MHz
: f_{REFin} = 14.4, 16.384, 19.2, 26 MHz, f_{1stIFin} = 62.980 MHz, f_{2ndIFin} = 2.556 MHz
- Multiple system clocks : On-chip switchable frequency divider (1/N = 100, 3/256, 9/1024, 65/4096)
- A/D converter : On-chip 4-bit A/D converter
- High-density RF block : On-chip VCO tank circuit and 2ndIF filter
- Supply voltage : V_{CC} = 2.7 to 3.3 V
- Low current consumption : I_{CC} = 26.0 mA TYP. @ V_{CC} = 3.0 V, N = 100
- High-density surface mountable : 44-pin plastic QFN

APPLICATIONS

- Consumer use GPS receiver of reference frequency 16.368 MHz, 2nd IF frequency 4.092 MHz
- Consumer use GPS receiver of reference frequency 14.4, 16.384, 19.2, 26 MHz, 2ndIF frequency 2.556 MHz

Caution Observe precautions when handling because these devices are sensitive to electrostatic discharge.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC Compound Semiconductor Devices representative for availability and additional information.

ORDERING INFORMATION

Part Number	Package	Supplying Form
μPB1009K-E1	44-pin plastic QFN	<ul style="list-style-type: none"> • 12 mm wide embossed taping • Pin 1 indicates pull-out direction of tape • Qty 1.5 kpcs/reel, Dry pack specification

Remark To order evaluation samples, contact your nearby sales office.
 Part number for sample order: μPB1009K

PRODUCT LINE-UP (T_A = +25°C, V_{CC} = 3.0 V)

Type	Part Number	Functions (Frequency unit: MHz)	V _{CC} (V)	I _{CC} (mA)	CG (dB)	Package	Status
Clock Frequency Specific 1 chip IC	μPB1009K	Pre-amplifier + RF/IF down-converter + PLL synthesizer REF = 16.368 1stIF = 61.380/2ndIF = 4.092 REF = 14.4, 16.384, 19.2, 26 1stIF = 62.980/2ndIF = 2.556 On-chip 4-bit ADC	2.7 to 3.3	26.0		44-pin plastic QFN	New Device
	μPB1008K	LNA + Pre-amplifier + RF/IF down-converter + PLL synthesizer REF = 27.456 1stIF = 175.164/2ndIF = 0.132 On-chip 2-bit ADC	2.7 to 3.3	18.0	100 to 120	36-pin plastic QFN	
	μPB1007K	Pre-amplifier + RF/IF down-converter + PLL synthesizer REF = 16.368 1stIF = 61.380/2ndIF = 4.092	2.7 to 3.3	25.0	100 to 120	36-pin plastic QFN	Available
	μPB1005K	REF = 16.368 1stIF = 61.380/2ndIF = 4.092				36-pin plastic QFN	


Remark Typical performance. Please refer to **ELECTRICAL CHARACTERISTICS** in detail.

SYSTEM APPLICATION EXAMPLE

GPS receiver RF block diagram


PD1 and PD2 in the figure are Power Save Mode control pins.

MS1 and MS2 in the figure are TXCO (GPS, W-CDMA, PDC, GSM) control pins.



Caution This diagram schematically shows only the μPB1009K's internal functions on the system. This diagram does not present the actual application circuits.

PIN CONNECTION AND INTERNAL BLOCK DIAGRAM



PIN EXPLANATION

Pin No.	Pin Name	Function and Application	Internal Equivalent Circuit
1	PreAMPout	Output pin of preamplifier.	
2	Rext	Connect a resistor for the reference constant-current power supply to this pin. Ground this pin at 22 kΩ.	
3	RegGND	Ground pin for regulator.	
42	PreAmpVcc	Power supply voltage pin for preamplifier. Connect a bypass capacitor to this pin to reduce the high-frequency impedance.	
43	PreAmpGND	Ground pin of preamplifier.	
44	PreAmpin	Input pin of preamplifier.	
4	1stMIXin	1stMIX input pin.	
5	1stMIXGND	Ground pin for first MIX.	
40	1stMIXVcc	Power supply voltage pin for RF mixer. Connect a bypass capacitor to this pin to reduce the high-frequency impedance.	
41	1stIFout	Output pin of RF mixer. Insert an IFSAW filter between this pin and pin 37. The VCO oscillation signal can be monitored on this pin.	

Pin No.	Pin Name	Function and Application	Internal Equivalent Circuit
6 12	MS1 MS2	<p>Low : MS1 : L TCXO : 16.368, MS2 : L 16.384 MHz</p> <p>High : MS1 : L TCXO : 19.2 MHz MS2 : H</p> <p>MS1 : H TCXO : 14.4 MHz MS2 : L</p> <p>MS1 : H TCXO : 26 MHz MS2 : H</p>	
11	CPout	Output pin of charge pump. Connect external R and C to this pin to set a dumping factor and natural angular frequency ($I_{sink} = I_{source} = 0.45 \text{ mA}$).	
13	Refin	Reference frequency input pin. Connect an external reference transmitter (such as TCXO) to this pin.	
14	PLL _{VCC}	Power supply voltage pin of PLL. Connect a bypass capacitor to this pin to reduce the high-frequency impedance.	
15	PLL _{GND}	Ground pin of PLL.	
16	CLKout	Clock (f _{cxo}) output pin (IC test pin).	

Pin No.	Pin Name	Function and Application	Internal Equivalent Circuit
7	LoV _{cc}	Power supply voltage pin of VCO. Connect a bypass capacitor to this pin to reduce the high-frequency impedance.	
8	VCO1	IC test pin.	
9	VCO2	Leave this pin open when the μ PB1009K is mounted on board.	
10	LoGND	Ground pin of VCO.	
17	IFGND	Ground pin of IF block.	
18	2ndIFout	Output pin of IF amplifier.	
38	1stIFin	Input pin of second IF mixer.	
39	IFV _{cc}	Power supply voltage pin of IF block.	

Pin No.	Pin Name	Function and Application	Internal Equivalent Circuit
19	2ndIFin	Input pin of ADC buffer amplifier.	
20	DCOFFout	Output pin of DC trimming OP amplifier.	
21	DCOFFin	DC trimming pulse input pin. Connect this pin to pin 20 via a capacitor to convert an input pulse signal into DC.	
22	GNDana	Ground pin for OP amplifier and ADC power supply.	
23	GNDbuf		
24	V _{DDana}	Power supply pin for OP amplifier and ADC comparator.	
25	V _{DDbuf}	Power supply pin for output driver amplifier of ADC. Connect this pin to the ground pin of the A/D converter via a bypass capacitor to reduce the high-frequency impedance.	
26	GNDsub	Ground pin of CMOS substrate.	
27	D0	Digital signal output pins. LSB = D0, MSB = D3	
28	D1		
29	D2		
30	D3		
31	SCKin	Sampling clock signal input pin.	
32	AGCin	AGC control pulse signal input pin.	
33	AGCout	AGC control signal output pin.	

Pin No.	Pin Name	Function and Application			Internal Equivalent Circuit
34	V _{DDlogi}	Power supply voltage pin for power control logic.			
35	GNDlogi	Ground pin for power control logic.			
★ 36 37	PD1	Low : 0 to 0.3 (V) High : V _{CC} - 0.3 to V _{CC} (V)	PD1 : L	Sleep mode	
	PD2		PD2 : L	(all circuits off).	
			PD1 : H	Warm-up mode	
			PD2 : L	(PLL on).	
			PD1 : H	Calibration mode	
			PD2 : H	(PLL + IF + ADC on).	
			PD1 : L	Active mode	
			PD2 : H	(all circuits on).	

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Ratings	Unit
Supply Voltage	V_{CC}	$T_A = +25^{\circ}C$	3.6	V
Total Circuit Current	$I_{CCTotal}$	$T_A = +25^{\circ}C$	100	mA
Power Dissipation	P_D	$T_A = +25^{\circ}C$ Note	266	mW
Operating Ambient Temperature	T_A		-40 to +85	$^{\circ}C$
Storage Temperature	T_{stg}		-55 to +125	$^{\circ}C$

Note Mounted on double-sided copper-clad 50 × 50 × 1.6 mm epoxy glass PWB

RECOMMENDED OPERATING RANGE

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply Voltage	V_{CC}	2.7	3.0	3.3	V
Operating Ambient Temperature	T_A	-30	+25	+85	$^{\circ}C$
RF Input Frequency	f_{RFIn}	-	1 575.42	-	MHz
1st LO Oscillating Frequency	$f_{1stLOin}$	-	1 636.8/1 638.4	-	MHz
1st IF Input Frequency	$f_{1stIFin}$	-	61.38/62.98	-	MHz
2nd LO Input Frequency	$f_{2ndLOin}$	-	65.472/65.536	-	MHz
2nd IF Input Frequency	$f_{2ndIFin}$	-	4.092/2.556	-	MHz
Reference Input/Output Frequency	f_{REFin} f_{REFout}	-	TCXO	-	MHz
Clock mode control voltage (Low Level)	V_{IL1}	0	-	0.3	V
Clock mode control voltage (High Level)	V_{IH1}	$V_{CC} - 0.3$	-	V_{CC}	V
Power-down control voltage (Low Level)	V_{IL2}	0	-	0.3	V
Power-down control voltage (High Level)	V_{IH2}	$V_{CC} - 0.3$	-	V_{CC}	V

POWER-DOWN CONTROL MODE

The μPB1009K consists of an RF block, an IF block, and a PLL block. By controlling reduction of power to each block (by applying a voltage to the PD1 and PD2 pins), the following four modes can be used.

Mode No.	Mode Name	Test Conditions		RF Block	IF Block (IF + ADC)	PLL Block
		PD1	PD2			
1	Active mode	L	H	ON	ON	ON
2	Calibration mode	H	H	OFF	ON	ON
3	Warm-up mode	H	L	OFF	OFF	ON
4	Sleep mode	L	L	OFF	OFF	OFF

Caution To use only the active mode and sleep mode, fix PD1 to L and select the desired mode with PD2.

REFERENCE CLOCK CONTROL MODE

The divided frequency can be selected as follows so that it can be shared with the TCXO of each system.

TCXO Frequency	Test Conditions		1/N	Phase Comparison Frequency
	MS1	MS2		
16.368 MHz (GPS) 16.384 MHz (GPS)	L	L	1/100	16.368 MHz 16.384 MHz
19.2 MHz (W-CDMA)	L	H	3/256	19.2 MHz
14.4 MHz (PDC)	H	L	9/1024	14.4 MHz
26 MHz (GSM)	H	H	65/4096	26 MHz

Caution When the reference clock frequency is 16.368 MHz, the 1stIF frequency and 2ndIF frequency are 61.38 MHz and 4.092 MHz, respectively. They are respectively 62.98 MHz and 2.556 MHz in all other cases.

ELECTRICAL CHARACTERISTICS (T_A = +25°C, V_{CC} = 3.0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Rest current of overall IC in each mode		Rest status without input signal, including sampling clock. MS1 = L, MS2 = L				
Sleep mode ^{Note}	I _s	PD1 = L, PD2 = L	1.3	2.2	3.5	mA
Warm-up mode	I _w	PD1 = H, PD2 = L	10.5	13.0	15.5	mA
Calibration mode	I _c	PD1 = H, PD2 = H	18.0	22.0	25.3	mA
Active mode	I _a	PD1 = L, PD2 = H	22.1	26.0	30.0	mA
Rest current of PLL block in each clock mode		Current of PLL block. Overall current in calibration mode and active mode increases from that in basic mode (MS1 = L, MS2 = L). PD1 = H, PD2 = L.				
Current when 1/100 divider is used	I _{w1}	MS1 = L, MS2 = L	5.3	6.5	7.6	mA
Current when 256/3 divider is used	I _{w2}	MS1 = L, MS2 = H	9.7	11.3	12.6	mA
Current when 1024/9 divider is used	I _{w3}	MS1 = H, MS2 = L	10.2	12.1	13.5	mA
Current when 4096/65 divider is used	I _{w4}	MS1 = H, MS2 = H	10.4	12.3	13.9	mA
Maximum mode control pin current						
6 pin	MS1	H application	–	–	20	μA
		L application	–20	–	–	μA
12 pin	MS2	H application	–	–	20	μA
		L application	–20	–	–	μA
36 pin	PD1	H application	–	–	1	μA
		L application	–1	–	–	μA
37 pin	PD2	H application	–	–	1	μA
		L application	–1	–	–	μA
<Pre-amplifier>		f _{RFIn} = 1 575.42 MHz				
Circuit Current 1	I _{CC1}	No Signals, 1-pin current	1.9	2.3	2.7	mA
Power Gain	G _{LNA}	P _{RFIn} = –40 dBm	12.5	15.0	17.5	dB
Noise Figure	N _{FLNA}	f _{RFIn} = 1 575 MHz	–	3.0	3.5	dB
Saturated Output Power	P _{O(SAT)LNA}	P _{RFIn} = –10 dBm	–4.0	–2.7	–	dBm
Input 1dB Compression Level	P _{LNA-1}	f _{RFIn} = 1 575.42 MHz	–25	–21.8	–	dBm
Input 3rd Order Intercept Point	IIP _{3LNA}	f _{RFIn} = 1 575.42 MHz, 1 576.42 MHz	–12	–9.5	–	dBm
Input Impedance	Z _{inLNA}	Calculated from S-parameter where input DC cut capacitance = 1 nF, output load L = 100 n, and DC cut capacitance = 1 nF	–	11.2 – j21.5	–	Ω
Output Impedance	Z _{outLNA}		–	16.4 – j136.6	–	Ω

Note Most of the current flows into the ADC ladder resistor (V_{BDana} → GND_{ana}) in the sleep mode, and the sleep mode current between other V_{CC} (V_{DD}) and GND is 10 μA maximum.

ELECTRICAL CHARACTERISTICS (T_A = +25°C, V_{CC} = 3.0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
<RF mixer>		f _{RF} = 1 575.42 MHz, f _{1stLOin} = 1 636.80 MHz, f _{1stIF} = 61.38 MHz					
Circuit Current 2	I _{CC2}	No Signals, 40 pin current	2.0	2.5	3.0	mA	
RF Conversion Gain	CG _{RF}	P _{RFMIXin} = -40 dBm	14.0	16.1	19.0	dB	
Noise Figure	SSBNF _{RFMIX}	SSBNF = 10*log (2*DSBNF (Linear value) -1) MHz	-	12.8	16.0	dB	
Maximum IF Output	P _{O(SAT)RFMIX}	P _{RFMIXin} = -10 dBm	-4.0	-0.8	-	dBm	
Input 1dB Compression Level	P _{RFMIX-1}	f _{RFMIXin} = 1 575.42 MHz	-29.0	-25.5	-	dBm	
Input 3rd Order Intercept Point	IIP _{3RFMIX}	f _{RFMIXin} = 1 575.42 MHz, 1 576.42 MHz f _{1stLO} = 1 636.8 MHz	-19.0	-17.2	-	dBm	
LO Leakage to IF Pin	LO _{IF}	Leakage of 1 636.8 MHz frequency when VCO oscillates correctly.	-	-34.5	-30	dBm	
LO Leakage to RF Pin	LO _{RF}		-	-54.7	-30	dBm	
Input Impedance	Z _{inMIX}	Calculated from S-parameter where input DC cut capacitance = 1 nF and output DC cut capacitance = 1 nF	-	50.1 - j22.3	-	Ω	
Output Impedance	Z _{outMIX}		-	57.3 + j2.6	-	Ω	
<IF mixer, LPF, IFamp>		f _{1stFin} = 61.38 MHz, f _{2ndLOin} = 65.472 MHz, Z _L = 2 kΩ					
Circuit Current 3	I _{CC3}	No Signals, 39 pin current	6.3	7.3	8.5	mA	
IF Conversion Gain	CG (GV) IF	V _{AGC} = 0.5 V	66.0	70.3	75.0	dB	
		V _{AGC} = 1.5 V	45.0	51.2	58.0	dB	
		V _{AGC} = 2.5 V	19.5	26.4	33.5	dB	
In Band Gain Fluctuation	ΔCG1	3.092 to 5.092 MHz	-	0.7	1.0	dB	
Out Of Band Attenuation	ΔCG2	Gain difference at 4.092 MHz and 9.092 MHz, V _{AGC} = 0.5 V	20.0	25.0	-	dB	
Conversion Gain Range	CG _{Range}	V _{AGC} = 0 to 2.5 V	32.5	43.9	-	dB	
IF · SSB Noise Figure	NF _{IF}	V _{AGC} = 0.5 V (at maximum gain)	-	13.7	17.5	dB	
Maximum 2ndIF Output	V _{O(SAT)IF}	P _{in} = -50 dBm, V _{AGC} = 0.5 V	1.0	1.3	-	V _{PP}	
Input 1dB Compression Level	PIF-1	f _{1stFin} = 61.38 MHz	V _{AGC} = 0.5 V	-70.5	-64.4	-	dBm
			V _{AGC} = 1.5 V	-53.5	-44.9	-	dBm
			V _{AGC} = 2.5 V	-37.0	-30.6	-	dBm
Input 3rd Order Intercept Point	IIP _{3IF}	f _{1stFin1} = 61.28 MHz	V _{AGC} = 0.5 V	-56.0	-51.3	-	dBm
		f _{1stFin2} = 61.38 MHz	V _{AGC} = 1.5 V	-38.0	-30.7	-	dBm
		f _{2ndLO} = 65.472 MHz	V _{AGC} = 2.5 V	-27.0	-21.4	-	dBm
Input Impedance	Z _{inIF}	Calculated from S-parameter where input DC cut capacitance = 1 nF and output DC cut capacitance = 100 nF	-	69.3 - j4.8	-	Ω	
Output Impedance	Z _{outIF}		-	163 + j3.8	-	Ω	

ELECTRICAL CHARACTERISTICS (T_A = +25°C, V_{CC} = 3.0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
<PLL Synthesizer>						
Circuit Current 4	I _{CC4}	PLL, VCO current, MS1 = L, MS2 = L	8.0	9.5	10.6	mA
Charge Pump Output Current	I _{cpsink}	V _{13 pin} = V _{CC} /2	-0.55	-0.45	-0.35	mA
	I _{cpsource}		0.35	0.45	0.55	mA
Loop Filter Output (High Level)	V _{OH}		V _{CC} -0.3	-	-	V
Loop Filter Output (Low Level)	V _{OL}		-	-	0.2	V
Reference Input Level	V _{REFin}		-	0.2	1.6	V _{PP}
VCO Modulation Sensitivity	KV	Center frequency	-	100	-	MHz
VCO Control Voltage	V _T	When PLL is Locked	0.5	1.3	2.0	V
C/N	C/N	Δ10 kHz	70.0	81.0	-	dBc/Hz
<A/D Converter>						
Circuit Current 5	I _{CC5}		3.1	4.1	5.4	mA
Resolution	ResAD		-	4	-	bits
Sampling Clock	f _s		-	-	20	MHz
Input Band Width	ADBW		5.1	-	-	MHz
Integral Non-linear Error	INL	DC characteristics	-	0.2	1.0	LSB
Signal-to-noise Ratio	SNR	IF = 5.17 MHz, f _s = 20.48 MHz	22.0	25.3	-	dB
Signal-to-noise + Distortion Ratio	SINAD	IF = 5.17 MHz, f _s = 20.48 MHz	20.0	25.1	-	dB
Number	ENOB	ENOB = (SINAD-1.763)/6.02	3.0	3.9	-	bits
Total Harmonic Distortion Ratio	THD	IF = 5.17 MHz, f _s = 20.48 MHz Second-degree to fifth-degree distortion components	-	-40	-30	dBc


Remarks 1. Timing characteristics of ADC during normal operation

A buffer amplifier is internally inserted before the ADC core of the μPB1009K. The bias of this buffer amplifier is controlled by the signal input from the DC trim pin, and is used to eliminate the DC offset of the ADC.

Because the ladder resistor of the ADC is directly connected between V_{DDana} and GND_{ana}, changes in V_{DDana} affect the resolution of the ADC.

As illustrated in the operation timing chart below, the data of SampleN is pipeline delayed by 1.5 clocks during normal operation, and is output at the rising edge of the sample clock with output delay time T_{od} . When the operation is changed from normal operation to power-down operation, the status of the output data immediately before the power-down operation is retained (drive status).

(a) Normal Operation



○: Analog signal sampling timing


The following table shows each timing parameter for reference purposes.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Output Delay	T_{od}	$C_L = 10 \text{ pF}, f_{clk} = 19.2 \text{ MHz}$	–	–	12	ns
Pipeline Delay	T_{pld}		–	1.5	–	clock
Sampling Delay (Aperture Delay)	T_{ds}		–	2	–	ns
Output Hold Time	T_{oh}		2	–	–	ns

Remarks 2. Power-down timing characteristics of ADC

The output code of the ADC of the μPB1009K is undefined for 7.5 clocks after the power-down signal is cleared when the ADC returns from the power-down status to normal operation.

(b) Power-down Operation




○: Analog signal sampling timing

Note The output data is undefined from the start of the power-down operation to the 7.5th clock from the falling edge of the clock at which the power-down operation is cleared.

TYPICAL CHARACTERISTICS ($T_A = +25^\circ\text{C}$, $V_{CC} = 3.0\text{ V}$, unless otherwise specified)

— IC TOTAL CHARACTERISTICS —


TOTAL CIRCUIT CURRENT
vs. SUPPLY VOLTAGE




Remark The graphs indicate nominal characteristics.

— PRE-AMPLIFIER BLOCK CHARACTERISTICS —


OUTPUT POWER vs. INPUT POWER




PREAMP GAIN vs. FREQUENCY



PREAMP NOISE FIGURE vs. FREQUENCY




PREAMP IM CHARACTERISTICS




Remark The graphs indicate nominal characteristics.

— RF MIX BLOCK CHARACTERISTICS —


OUTPUT POWER vs. INPUT POWER




RF MIX IM CHARACTERISTICS



RF CONVERSION GAIN vs. FREQUENCY CHARACTERISTICS




RF NOISE FIGURE vs. FREQUENCY CHARACTERISTICS




Remark The graphs indicate nominal characteristics.

— IF BLOCK CHARACTERISTICS —


OUTPUT POWER vs. INPUT POWER




IF IM CHARACTERISTICS




IF-SSB NOISE FIGURE vs. 2ndIF FREQUENCY



IF CONVERSION VOLTAGE GAIN vs. 2ndIF FREQUENCY




IF CONVERSION VOLTAGE GAIN vs. AGC VOLTAGE






Remark The graphs indicate nominal characteristics.

— VCO MODULATION SENSITIVITY CHARACTERISTICS —

VCO CONTROL VOLTAGE vs.
VCO FREQUENCY






— C/N CHARACTERISTICS —




Remark The graphs indicate nominal characteristics.

— SINAD CHARACTERISTICS OF A/D CONVERTOR (IFin = 5.17 MHz, SCLKin = 20.48 MHz) —



Remark The graphs indicate nominal characteristics.


MEASUREMENT CIRCUIT



DESCRIPTION OF PINS OF TEST CIRCUIT

Pin No.	Pin Function	Pin Name	Pin No.	Pin Function	Pin Name
①	Preamplifier Input	PreAmpin	⑭	DC Offset Input	DCOFFin
②	Preamplifier Output	PreAmpout	⑮	Digital Signal Output Pin	D0
③	RF Mixer Input	1stMIXin	⑯		D1
④	MS1	MS1	⑰		D2
⑤	Prescaler Input	Presin	⑱		D3
⑥	VCO Power Control Pin	VCOc	⑲	Sampling Signal Input	SCKin
⑦	VT Measurement Pin (Charge Pump Output)	CPout	⑳	AGC Input	AGCin
⑧	MS2	MS2	㉑	AGC Control Voltage Output	AGCout
⑨	Reference Clock Input	REFin	㉒	PD1 Output (Default on board : GND)	PD1
⑩	Clock Output	CLKout	㉓	PD1 Output (Default on board : V _{cc})	PD2
⑪	2ndIF Output	2ndIFout	㉔	1stIF Input	1stIFin
⑫	2ndIF Input	2ndIFin	㉕	1stIF Output	1stIFout
⑬	DC Offset Output	DCOFFout			

APPLICATION CIRCUIT




PD1	PD2	Power-down mode
0	0	Sleep mode (full off)
1	0	Warm-up mode (PLL on)
1	1	Calibration mode (PLL on)
0	1	Active mode (full on)

MS1	MS2	TCXO	N
0	0	16.368/16.384 MHz	100
0	1	19.2 MHz	256/3
1	0	14.4 MHz	1024/9
1	1	26.0 MHz	4096/65

PACKAGE DIMENSIONS

44-PIN PLASTIC QFN (UNIT: mm)



Caution The island pins located on the corners are needed to fabricate products in our plant, but do not serve any other function. Consequently the island pins should not be soldered and should remain non-connection pins.

NOTES ON CORRECT USE

- (1) Observe precautions for handling because of electro-static sensitive devices.
- (2) Form a ground pattern as widely as possible to minimize ground impedance (to prevent abnormal oscillation).
- (3) Keep the wiring length of the ground pins as short as possible.
- (4) Connect a bypass capacitor to the V_{CC} pin.
- (5) High-frequency signal I/O pins must be coupled with the external circuit using a coupling capacitor.

RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact your nearby sales office.

Soldering Method	Soldering Conditions	Condition Symbol
Infrared Reflow	Peak temperature (package surface temperature) : 260°C or below Time at peak temperature : 10 seconds or less Time at temperature of 220°C or higher : 60 seconds or less Preheating time at 120 to 180°C : 120±30 seconds Maximum number of reflow processes : 3 times Maximum chlorine content of rosin flux (% mass) : 0.2%(Wt.) or below	IR260
VPS	Peak temperature (package surface temperature) : 215°C or below Time at temperature of 200°C or higher : 25 to 40 seconds Preheating time at 120 to 150°C : 30 to 60 seconds Maximum number of reflow processes : 3 times Maximum chlorine content of rosin flux (% mass) : 0.2%(Wt.) or below	VP215
Wave Soldering	Peak temperature (molten solder temperature) : 260°C or below Time at peak temperature : 10 seconds or less Preheating temperature (package surface temperature) : 120°C or below Maximum number of flow processes : 1 time Maximum chlorine content of rosin flux (% mass) : 0.2%(Wt.) or below	WS260
Partial Heating	Peak temperature (pin temperature) : 350°C or below Soldering time (per side of device) : 3 seconds or less Maximum chlorine content of rosin flux (% mass) : 0.2%(Wt.) or below	HS350

Caution Do not use different soldering methods together (except for partial heating).

- **The information in this document is current as of September, 2004. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
 - No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
 - NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
 - Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
 - While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
 - NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
- The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
- (Note)
- (1) "NEC" as used in this statement means NEC Corporation, NEC Compound Semiconductor Devices, Ltd. and also includes its majority-owned subsidiaries.
 - (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4-0110

► For further information, please contact

NEC Compound Semiconductor Devices, Ltd. <http://www.ncsd.necel.com/>

E-mail: salesinfo@ml.ncsd.necel.com (sales and general)

techinfo@ml.ncsd.necel.com (technical)

Sales Division TEL: +81-44-435-1588 FAX: +81-44-435-1579

NEC Compound Semiconductor Devices Hong Kong Limited

E-mail: ncsd-hk@elhk.nec.com.hk (sales, technical and general)

Hong Kong Head Office TEL: +852-3107-7303 FAX: +852-3107-7309

Taipei Branch Office TEL: +886-2-8712-0478 FAX: +886-2-2545-3859

Korea Branch Office TEL: +82-2-558-2120 FAX: +82-2-558-5209

NEC Electronics (Europe) GmbH <http://www.ee.nec.de/>

TEL: +49-211-6503-0 FAX: +49-211-6503-1327

California Eastern Laboratories, Inc. <http://www.cel.com/>

TEL: +1-408-988-3500 FAX: +1-408-988-0279