

TW9992

Low Power NTSC/PAL Video Decoder with Differential CVBS Inputs and MIPI-CSI2 Output Interface

The [TW9992](#) is a low power NTSC/PAL analog video decoder that is designed for automotive applications. It supports single-ended, differential and pseudo differential composite video inputs. Integrated short-to-battery and short-to-ground detection, advanced image enhancement capabilities such as the programmable Automatic Contrast Adjustment (ACA) and the MIPI-CSI2 output interface make the TW9992 an ideal solution for demanding automotive camera applications.

Features

Analog Video Decoder

- Software selectable analog input control allows for combinations of single-ended CVBS, and differential CVBS
- Built-in analog anti-alias filter
- Two 10-bit ADCs and analog clamping circuit
- Fully programmable static gain or automatic gain control for the Y channel
- Programmable white peak control for the Y channel
- 4-H adaptive comb filter Y/C separation
- PAL delay line for color phase error correction
- Digital subcarrier PLL for accurate color decoding
- Digital horizontal PLL for synchronization processing and pixel sampling
- Advanced synchronization processing and sync detection for handling nonstandard and weak signal
- Automatic color control and color killer
- Chroma IF compensation
- Programmable output cropping

Video Processing

- Automatic Contrast Adjustment (ACA)
- RGB565
- Programmable hue, brightness, saturation, contrast and sharpness.
- Image enhancement with peaking and CTI

MIPI Output

- MIPI 1.1 compliant unidirectional output format
- YUV 422 or RGB565 output format

Digital Output

- Output voltage 1.8V to 3.3V with 3.3V tolerance

Miscellaneous

- Low power consumption: 100mW typical
- Power save and Power-down mode
- Short-to-battery detection test
- Short-to-ground detection test
- Two-wire MPU serial bus interface
- Supports real time control interface
- Single 27MHz crystal for all operations
- Supports 24.54MHz and 29.5MHz crystal for high resolution square pixel format decoding
- 3.3V tolerant I/O
- 1.8V/3.3V power supply
- 32 Ld QFN (WQFN with wettable flanks)
- TW9992AT-NA1-GE is [AEC-Q100](#) qualified




FIGURE 1. TW9992 FUNCTIONAL BLOCK DIAGRAM

Table of Contents

Pin Information	6
Pin Configuration	6
Pin Descriptions	6
Ordering Information	7
Absolute Maximum Ratings	8
Thermal Information	8
Recommended Operating Conditions	8
Electrical Specifications	8
Crystal Requirement	9
Serial Host Interface Timing	10
Serial Host Interface Timing Diagram	10
MIPI Low Power AC Timing	11
MIPI Waveform	11
MIPI High Speed AC Timing	12
MIPI Protocol AC Timing	13
Thermal PAD Considerations	14
Thermal Pad Land Design Input	14
Thermal Via Design	14
Stencil Recommendation	14
Control Registers	14
TW9992 Register Summary	14
General	14
Decoder	14
Miscellaneous	16
MIPI Transmitter Registers	17
ACA Registers	18
TW9992 Register Descriptions	20
General	20
0X00 - Product ID Code Register (ID)	20
0X01 - Product Revision Code Register (ID)	20
Decoder	20
0X02 - Input Format (INFORM)	20
0X03 - Decoder Status Register I (STATUS1)	20
0X04 - HSYNC Delay Control	20
0X05 - AFE Selection	21
0X06 - Analog Control Register (ACNTL)	21
0X07 - Cropping Register, High (CROP_HI)	21
0X08 - Vertical Delay Register, Low (VDELAY_LO)	21
0X09 - Vertical Active Register, Low (VACTIVE_LO)	21
0X0A - Horizontal Delay Register, Low (HDELAY_LO)	21
0X0B - Horizontal Active Register, Low (HACTIVE_LO)	21
0X0C - Control Register I (CNTRL1)	22
0X10 - Brightness Control Register (BRIGHT)	22
0X11 - Contrast Control Register (CONTRAST)	22
0X12 - Sharpness Control Register I (SHARPNESS)	22
0X13 - Chroma (U) Gain Register (SAT_U)	22
0X14 - Chroma (V) Gain Register (SAT_V)	22
0X15 - HUE Control Register (HUE)	22
0X17 - Vertical Peaking Control I	23
0X18 - Coring Control Register (CORING)	23
0X19 - Test Mux Selection	23
0X1C - Standard Selection (SDT)	23
0X1D - Standard Recognition (SDTR)	24
0X1F - Test	24

0X20 - Clamping Gain (CLMPG)	24
0X21 - Individual AGC GAIN (IAGC)	24
0X22 - AGC Gain (AGCGAIN)	24
0X23 - White Peak Threshold (PEAKWT)	24
0X24 - Clamp Level (CLMPL)	24
0X25 - Sync Amplitude (SYNCT)	24
0X26 - Sync Miss Count Register (MISSCNT)	24
0X27 - Clamp Position Register (PCLAMP)	25
0X28 - Vertical Control I	25
0X29 - Vertical Control II	25
0X2A - Color Killer Level Control	25
0X2B - Comb Filter Control	25
0X2C - LUMA Delay and HFILTER Control	25
0X2D - Miscellaneous Control Register I (MISC1)	25
0X2E - Miscellaneous Control Register II (MISC2)	26
0X2F - Miscellaneous Control III (MISC3)	26
0X30 - Standard Detection (SDSN)	26
0X31 - Chip Status II (CSTATUS2)	26
0X32 - H Monitor (HFREF)	26
0X33 - Clamp Mode (CLMD)	27
0X34 - ID Detection Control (NSEN/SSEN/PSEN/WKTH)	27
0X35 - Clamp Control (CLCNTL)	27
0X36 - Differential Clamping Control 1	27
0X37 - Differential Clamping Control 2	28
0x38 - Differential Clamping Control 3	28
0x39 - Differential Clamping Control 4	28
0x3A - Short Detection Control	28
0x3B - Short Detection Control 1	29
0X3C - Differential Clamping Control 5	29
0x3D - Differential Clamping Control 6	29
0X3F - Linenumber INT	30
Miscellaneous	30
0X48 - IO Buffer Control	30
0X49 - Data Conversion	30
0X4A - Sync Control	31
0X4B - Output Control	31
0X4C - Power-down Register	31
0X4D - HSYNC Output Adjustment	31
0X4E - HSYNC Output Adjustment	32
0X51 - IRQ2 Register	32
0X52 - IRQ3 Register	32
0X54 - Interrupt Source Status 2	32
0X55 - Interrupt Source Status 3	32
0X57 - IRQ2 Enable	33
0X58 - IRQ3 Enable	33
0X60 - GPIO Enable	33
0X61 - GPIO OE	33
0X62 - GPIO OD	33
0X63 - GPIO ID	33
MIPI Transmitter Registers	34
0X70 - MIPI Control, Video Input Format and Number of Data Channels	34
0X71 - Picture Width	34
0X72 - Picture Width	34
0X73 - Picture Height	34
0X74 - Picture Height	34
0X75 - Blank Line Number	34
0X76 - Blank Line Number	34
0X77 - Frame-Start Count (for FS Packet Insertion)	34
0X78 - Frame-Start Count (for FS Packet Insertion)	34
0X79 - Line Start Count (for LS Packet Insertion)	34
0X7A - Line Start Count (for LS Packet Insertion)	35


0X7B - Active Line Start Count (for ACT-LS Packet Insertion)	35
0X7C - Active Line Start Count (for ACT-LS Packet Insertion)	35
0X7D - Frame-End Count (for FE Packet Insertion)	35
0X7E - Frame-End Count (for FE Packet Insertion)	35
0X7F - Virtual Channel Numbers	35
0X80 - Word_count In Long Packet	35
0X81 - Word_count In Long Packet	35
0X82 - D_PHY Timing	35
0X83 - D-PHY Timing	35
0X84 - D_PHY Timing	35
0X85 - CLI-2 HS_CLK Timing	36
0X86 - D_PHY Timing	36
0X87 - D_PHY Timing	36
0X88 - MIPI D-PHY Parameters	36
0x89 - SOT_Period in D-PHY	36
0X8A - EOT_Period in D-PHY	36
0X8B - D-PHY Timing	36
0X8C - D-PHY Timing	36
0X8D - D-PHY Timing	36
0X8E - D-PHY Timing	36
0X8F - D-PHY Timing	36
0X90 - Test Pattern Generator	37
0X91 - Escape_mode Timing	37
0X92 - Automatic Test Error Detection	37
0X93 - Frame-Start Line Count	37
0X94 - Picture_Height High Bits	37
0X95 - Picture_Height Low Byte	37
0X96 - Special HSCK Count	37
0x9B - RESYNC-delay Count	37
0XA0 - MIPI Analog CTRL Data	37
0XA1 - MIPI Analog CTRL Clock	37
0XA2 - MIPI Analog CTRL Misc	38
0XA3 - MIPI Analog Status	38
0XA4 - MIPI Analog Register	38
ACA Registers	38
0XC0 - ACA Control	38
0XC1 - ACA Gain Control	38
0XC2 - Y Average High Limit Control	39
0XC3 - Y Average Low Limit Control	39
0XC4 - Y Detection Threshold	39
0XC5 - Black Level	39
0XC6 - Center Level	39
0XC7 - White Level	39
0XC8 - Mean Offset Limit	39
0XC9 - Mean Offset Slope	39
0XCA - Mean Offset Up Gain	39
0XCB - Mean Offset Down Gain	39
0XCC - Delta Cutoff Threshold	39
0XCD - Delta Slope	39
0XCE - Low/High Average Threshold	39
0XCF - Low Max Level Control	40
0XD0 - High Max Level Control	40
0XD1 - Low Up Gain Control	40
0XD2 - Low Down Gain Control	40
0XD3 - High Up Gain Control	40
0XD4 - High Down Gain Control	40
0XD5 - Low Pass Filter Coefficient	40
0XD6 - PDF Index	40
0XD7 - Histogram Window H Start	40
0XD8 - Histogram Window H Size	40
0XD9 - Histogram Window H Size	40

OXDA - Histogram Window V Start	40
OXDB - Histogram Window V Size	40
OXDC - Histogram Window V Size	40
OXE0 - Y Average	41
OXE1 - Y Average Limit	41
OXE2 - LOW Average	41
OXE3 - HIGH Average	41
OXE4 - Y Max	41
OXE5 - Y Min	41
OXE6 - MOFFSET	41
OXE7 - Low Gain	41
OXE8 - High Gain	41
OXE9 - LI Slope	41
OXEA - LH Slope	41
OXEB - HL Slope	41
OXEC - HH Slope	41
OXED - X Low	41
OXEE - X Mean	41
OXEF - X High	41
OXF0 - Y Low	41
OXF1 - Y Mean	41
OXF2 - Y High	41
OXF3 - ACA Control	42
OXF4 - ACA Control	42
OXF5 - ACA Control	42
Revision History.....	43
Package Outline Drawings.....	44

CONFIDENTIAL

Pin Information

Pin Configuration



Pin Descriptions

PIN#	I/O	PIN NAME	DESCRIPTION
ANALOG VIDEO SIGNALS			
29	I	YIN0/YIN0+	Single-ended analog CVBS or Y input. For differential CVBS connect positive input. Connect unused input to AGND through 0.1μF capacitor.
30	I	YIN1/YIN0-/DIAG0	Single-ended analog CVBS or Y input. For differential CVBS connect negative input. STB/STG detection. Connect unused input to AGND through 0.1μF capacitor.
31	I	YIN2/YIN2+	Single-ended analog CVBS or Y input. For differential CVBS connect positive input. Connect unused input to AGND through 0.1μF capacitor.
32	I	YIN3/YIN2-	Single-ended analog CVBS or Y input. For differential CVBS connect negative input. Connect unused input to AGND through 0.1μF capacitor.
3	I	DIAG1	STB/STG detection. Connect unused input to AGND through 0.1μF capacitor.
4	I	YIN4/YIN4+	Single-ended analog CVBS or Y input. For differential CVBS connect positive input. STB/STG detection mode disables pin as a video input. Connect unused input to AGND through 0.1μF capacitor.
5	I	YIN5/YIN4-	Single-ended analog CVBS or Y input. For differential CVBS connect negative input. Connect unused input to AGND through 0.1μF capacitor.
6	I	DIAG2	STB/STG detection. Connect unused input to AGND through 0.1μF capacitor.
7	I	YIN6/YIN6+	Single-ended Analog CVBS or Y input. For differential CVBS connect positive input. Connect unused input to AGND through 0.1μF capacitor.

Pin Descriptions (Continued)

PIN#	I/O	PIN NAME	DESCRIPTION
8	I	YIN7/YIN6-	Single-ended Analog CVBS or Y input. For differential CVBS connect negative input. Connect unused input to AGND through 0.1μF capacitor.
MIPI SIGNALS			
11	O	MIPICLK+	MIPI Clock
12	O	MIPICLK-	MIPI Clock
13	O	MIPID+	MIPI Data
14	O	MIPID-	MIPI Data
CRYSTAL CLOCK SIGNALS			
15	O	XTO	Clock output. Connected to a crystal.
16	I	XTI	Clock input. A 27MHz fundamental (or 3rd overtone) crystal or a single-ended oscillator can be connected.
GENERAL SIGNALS			
18	O	INTREQ	Interrupt output signal.
19	I/O	GP0/SIAD0	General purpose IO; Power-on serial IO bus address LSB select
22	I/O	GP1/SIAD1/HSYNC	General purpose IO; Power-on serial IO bus address selection: "0" for 88/8A, "1" for 78/7A.
23	I/O	GP2/VSYN	General purpose IO
24	I	PDN	Power-down control pin. High active Schmitt trigger input
27	I	RSTB	Reset input. Low active Schmitt trigger input
SERIAL IO INTERFACE			
25	I	SCLK	The MPU Serial interface Clock Line. (Schmitt trigger)
26	I/O	SDAT	The MPU Serial interface Data Line. (Schmitt trigger)
POWER AND GROUND PINS			
20	I	VDD18	1.8V digital core power
17, 28	I	VSS	1.8V digital core return
21	I	VDDIO	3.3 /1.8V digital I/O power
1	I	AVDD	1.8V analog ADC supply
2	I	AVSS	1.8V analog ADC return
9	I	VDDM	1.8V MIPI supply
10	I	VSSM	1.8V MIPI return

Ordering Information

PART NUMBER (Note 4)	PART MARKING	PACKAGE (RoHS COMPLIANT)	PKG. DWG. #	CARRIER TYPE (Note 1)	TEMP RANGE
TW9992AT-NA1-GE (Note 2)	TW9992AT NA1-GE	32 LD WQFN	L32.5x5H	Tray	-40 to +105°C
TW9992AT-NA1-GET (Note 2)				Reel, 6k	
TW9992-NA1-CE (Note 3)	TW9992 NA1-CE	32 LD QFN	L32.5x5L	Tray	-40 to +85°C
TW9992-NA1-CET (Note 3)				Reel, 6k	
TW9992-NA1-EVAL	Evaluation Board				

NOTES:

- See [TB347](#) for details about reel specifications.
- These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu-Ag plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
- These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
- For Moisture Sensitivity Level (MSL), see the [TW9992](#) product page. For more information about MSL, see [TB363](#).

Absolute Maximum Ratings

AVDD to AVSS	-0.5V to +2.3V
VDDM to VSSM	-0.5V to +2.3V
VDD18 to VSS	-0.5V to +2.3V
VDDIO to VSS	-0.5V to +4.2V
Any Digital Pin to VSS	-0.5V to +5.5V
Any Analog Pin to AVSS	-0.5V to +2.3V

ESD Ratings

Human Body Model (Tested per AEC-Q100-002)	
TW9992	2kV
TW9992AT	2.5kV
Machine Model (Tested per AEC-A100-003)	250V
Charged Device Model (Tested per AEC-Q100-011)	750V
Latch-Up (Per JESD-78D; Class 2, Level A; AEC-Q100-004)	100mA

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
TW9992, 32 Ld QFN Package (Notes 5, 6)	30	1.8
TW9992AT, 32 Ld QFN Package (Notes 5, 6)	29	1.2
Junction Temperature Range	-55°C to +125°C	
Storage Temperature Range	-65°C to +150°C	
Pb-Free Reflow Profile	see TB493	

Recommended Operating Conditions

AVDD, VDDM, VDD18	+1.62V to +1.98V
VDDIO	+1.62V to +3.6V
Ambient Temperature	
TW9992	-40°C to +85°C
TW9992AT	-40°C to +105°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with direct attach features. See [TB379](#).
- For θ_{JC} , the case temperature location is the center of the exposed metal pad on the package underside.

Electrical Specifications

Unless otherwise noted, the typical specifications are measured at the following conditions:

VDD18 = AVDD = VDDML = 1.8V, VDDO = 3.3V, unless otherwise noted. Typical values are at $T_A = +25^\circ\text{C}$. **Boldface limits apply across the operating temperature range, -40°C to +85°C (TW9992), -40°C to +105°C (TW9992AT).**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
INPUT SUPPLY						
Analog Supply Current 1.8V	IAA18		-	16.2	-	mA
Digital I/O Supply Current 3.3V	IDD33		-	2.8	-	mA
Digital I/O Supply Current 1.8V	IDD0		-	1	-	mA
Digital MIPI Supply Current 1.8V	IDDM		-	14.4	-	mA
Digital Core Supply Current 1.8V	IDD		-	27.6	-	mA
DIGITAL INPUTS						
Input High Voltage (TTL/CMOS 3.3V Logic)	VIH33		2.0	-	-	V
Input High Voltage (TTL/CMOS 1.8V Logic)	VIH18		1.17	-	-	V
Input High Voltage for Schmitt Trigger (TTL/CMOS 3.3V Logic)	VIHS33		2.0	-	-	V
Input High Voltage for Schmitt Trigger (TTL/COMS 1.8V Logic)	VIHS18		1.2	-	-	V
Input Low Voltage (TTL/CMOS 3.3V Logic)	VIL33		-	-	0.8	V
Input Low Voltage (TTL/CMOS 1.8V Logic)	VIL18		-	-	0.63	V
Input Low Voltage for Schmitt Trigger (TTL/CMOS 3.3V Logic)	VILS33		-	-	0.8	V
Input Low Voltage for Schmitt Trigger (TTL/CMOS 1.8V Logic)	VILS18		-	-	0.48	V
Input Leakage Current	IIL, IIH		-10	-	10	μA
Input Capacitance	CIN	f = 1MHz, $V_{IN} = 2.4\text{V}$	-	5	-	pF
DIGITAL OUTPUTS						
Output High Voltage	VOH33	$I_{OH} = -2\text{mA}$	2.4	-	-	V
Output High Voltage	VOH18	$I_{OH} = -2\text{mA}$	1.35	-	-	V
Output Low Voltage	VOL33	$I_{OL} = 2\text{mA}$	-	-	0.4	V
Output Low Voltage	VOL18	$I_{OL} = 2\text{mA}$	-	-	0.45	V

Electrical Specifications

Unless otherwise noted, the typical specifications are measured at the following conditions:

VDD18 = AVDD = VDDML = 1.8V, VDDO = 3.3V, unless otherwise noted. Typical values are at T_A = +25 °C. **Boldface limits apply across the operating temperature range, -40 °C to +85 °C (TW9992), -40 °C to +105 °C (TW9992AT).** (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNIT
3-State Leakage Current	IOZ		-10	-	10	μA
Output Capacitance	CO		-	5	-	pF
MIPI OUTPUTS LOW POWER						
Output Low Voltage	V _{OL_LP}		-50	-	50	mV
Output Impedance	Z _{O_LP}		110	-	-	Ω
Slew Rate at C _{LOAD} = 0pF	δV/δt _{SR}		-	-	500	mV/ns
Slew Rate at C _{LOAD} = 70pF	δV/δt _{SR}		-	-	150	mV/ns
MIPI OUTPUTS HIGH SPEED						
Static Common-Mode Voltage	V _{CMTX}		150	200	250	mV
V _{CMTX} Mismatch Between V _{OD(0)} and V _{OD(1)}	ΔV _{CMTX(1,0)}		-	-	5	mV
V _{CMTX} Common level variation	ΔV _{CMTX(LF)}		-	-	25	mV _{PEAK}
Differential Voltage	V _{OD}		140	200	270	mV
V _{OD} Mismatch Between V _{OD(0)} and V _{OD(1)}	ΔV _{OD}		-	-	14	mV
Output High Voltage	V _{OHHS}		-	-	360	mV
Single-Ended Output Impedance	Z _{OS}		40	50	62.5	Ω
Z _{OS} Mismatch	ΔZ _{OS}		-	-	10	%
Output Low Voltage	V _{OL_LP}		-50	-	50	mV
ANALOG INPUTS						
YIN0~YIN7 Input Range		AC Coupling	0.5	1.0	1.4	V _{P-P}
DIAG1, 2 Input Range			-	0.3	-	V _{P-P}
Analog Pin Input Capacitance	C _A		-	7	-	pF
HORIZONTAL PLL						
Static Deviation	Δf _H		-	-	6.2	%
Lock In Range	Δf _H		±450	-	-	Hz

NOTES:

7. Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Crystal Requirement

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Nominal Frequency (Fundamental)			27		MHz
Deviation			-	±50	ppm
Series Resistor	RS		80		Ω

Serial Host Interface Timing

PARAMETER	SYMBOL	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
Bus Free Time between STOP and START	t_{BF}	500			ns
SDAT Set-Up Time	t_{SSDAT}	50			ns
SDAT Hold Time	t_{hSDAT}			0	ns
Set-Up Time for START Condition	t_{sSTA}	260			ns
Set-Up Time for STOP Condition	t_{sSTOP}	260			ns
Hold Time for START Condition	t_{hSTA}	260			ns
Rise Time for SCLK and SDAT	t_{R_SB}			120	ns
Fall Time for SCLK and SDAT	t_{F_SB}			120	ns
Capacitive Load for Each Bus Line	C_{BUS}			550	pF
SCLK Clock Frequency	f_{SCLK}			1000	kHz
SCLK Low Time	t_{LOW}	260			ns
SCLK High Time	t_{HIGH}	500			ns

NOTE:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design

Serial Host Interface Timing Diagram




FIGURE 2. SERIAL HOST INTERFACE TIMING DIAGRAM

MIPI Low Power AC Timing

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Rise/Fall Time 15% to 85% of $V_{OH} - V_{OL}$	t_{RLP}/t_{FLP}	-	16.9/ 14.3	-	ns	At $C_{LOAD} = 70pF$
Rise/Fall Time 30% to 85% from HS EOT Common Level Drops Below 70mV	t_{REOT}	-	26	-	ns	At $C_{LOAD} = 70pF$ with additional RX side load cap of 60pF
Pulse Width of LP XOR Clock	$t_{LP-PULSE-TX}$	-	74	-	ns	First/last pulse after/before Stop state
	$t_{LP-PULSE-TX}$	-	64	-	ns	All other pulses
Period of LP XOR Clock	$t_{LP-PER-TX}$	-	148	-	ns	
Transmitted Length (duration) of any Low Power State	t_{LPX}	-	74	-	ns	This is an internal parameter
Maximum Low Power Toggle Frequency	$f_{LP(MAX)}$	-	6.76	-	MHz	Equivalent to $2 \cdot T_{LPX}$ ns period

MIPI Waveform




FIGURE 3. MIPI WAVEFORM

MIPI High Speed AC Timing

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Unit Interval Instantaneous	UI_{INST}	-	4.629	-	ns	
UI Variation	ΔUI	-10%	-	10%	UI	Variation within a single burst with $UI \geq 1ns$
Clock Lane DDR Clock Frequency (= $1/(2 * UI_{INST MIN})$)	f_{hMAX}	-	108	-	MHz	At $f_{XTAL} = 27MHz$ with 8b line coding
Rise/Fall Time 20% to 80%	t_R / t_F	-	-	0.3	UI	$UI \geq 1ns$
		150	-	-	ps	
Data to Clock Skew	t_{SKEW}	-0.15	-	0.15	UI_{INST}	$UI \geq 1ns$




FIGURE 4. MIPI HIGH SPEED AC TIMING DIAGRAM

MIPI Protocol AC Timing

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Master/Transmitter Initialization	$T_{INIT(MASTER)}$	-	300	-	μs	Stop State is driven; All lanes are initialized simultaneously
Wake Up from ULPS	T_{WAKEUP}	-	1.02	-	ms	Mark-1 State is driven
Clock Lane in Bridge State (LP - 00)	$T_{CLK-PREPARE}$	-	74	-	ns	
Clock Lane in "Zero" State (Interval of: LP - 00 + HS - 0)	$T_{CLK-PREPARE} + T_{CLK-ZERO}$	-	370	-	ns	
Clock Lane Pre-Drive before Data Lane Exits from Stop State	$T_{CLK-PRE}$	-	14	-	UI	
Data Lane in Bridge State (LP-00)	$T_{HS-PREPARE}$	-	74	-	ns	
Data Lane in "Zero" State (Interval of: LP-00 + HS-0)	$T_{HS-PREPARE} + T_{HS-ZERO}$	-	370	-	ns	
Interval of Data Lane in Flipped Differential State after Last Payload Data Bit Transmission	$T_{HS-TRAIL}$	-	85	-	ns	
Interval of Clock Lane Continual Transmission Past $T_{HS-TRAIL}$	$T_{CLK-POST}$	-	325	-	ns	
Interval of Clock Lane in HS-0 State Past $T_{CLK-POST}$	$T_{CLK-TRAIL}$	-	105	-	ns	
Interval from Start of $T_{CLK-TRAIL}$ ($T_{HS-TRAIL}$) to Start of LP-11 State	T_{EOT}	-	110	-	ns	$T_{CLK-TRAIL}$ for Clock Lane, and $T_{HS-TRAIL}$ for Data Lane
Clock (Data) Lane in LP-11 State Past $T_{CLK-TRAIL}$ ($T_{HS-TRAIL}$)	$T_{HS-EXIT}$	-	1000	-	ns	




FIGURE 5. MIPI AC TIMING DIAGRAMS

Thermal PAD Considerations

Thermal Pad Land Design Input

The size of the thermal land should at least match the exposed die flag size. However, it is necessary to avoid solder bridging between thermal pad and the perimeter pads. We recommend the clearance between thermal pad and perimeter pads is 0.15 mm.

Thermal Via Design

In order to take full advantage of QFN thermal performance, thermal vias are needed to provide a thermal path from top to inner/bottom layers of the motherboard to remove the heat.

- Via size (in diameter): 0.3 ~ 0.33mm
- Via pitch: 1.0 ~ 1.2 mm
- # of thermal vias: depend on the application




FIGURE 6. NOT RECOMMENDED COVERAGE 91%




FIGURE 7. RECOMMENDED COVERAGE 77%




FIGURE 8. RECOMMENDED COVERAGE 65%

Control Registers

TW9992 Register Summary

The registers are organized in functional groups in this Register Summary.

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET (HEX)
GENERAL									
00	ID								92
01	Revision				Revision				00
DECODER									
02	-	FC27	IFSEL		YSEL				48
03	VDLOSS	HLOCK	SLOCK	FIELD	VLOCK	-	MONO	DET50	-
04	-	CKHY		-					00
05	Hsp	Vsp	SAVE	-	FBPY	-	-	DEC_SEL	09
06	SRESET	-		AGC_EN	-				00
07	VDELAY_HI		VACTIVE_HI		HDELAY_HI		HACTIVE_HI		02
08	VDELAY_LO								12
09	VACTIVE_LO								F0
0A	HDELAY_LO								0F
0B	HACTIVE_LO								D0

The registers are organized in functional groups in this Register Summary. (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET (HEX)
0C	PBW	DEM	PALSW	SET7	COMB	HCOMP	YCOMB	PDLY	CC
10	BRIGHTNESS								00
11	CONTRAST								64
12	SCURVE	VSF	CTI		SHARPNESS				11
13	SAT_U								80
14	SAT_V								80
15	HUE								00
17	SHCOR				-	VSHP			80
18	CTCOR		CCOR		VCOR		CIF		44
19	-				RTSEL				06
1C	DTSTUS	STDNOW			ATREG	STANDARD			0F
1D	START	PAL60	PALCN	PALM	NTSC4	SECAM	PALB	NTSCM	7F
1F	TEST_DEBUG								00
20	CLPEND				CLPST				50
21	NMGAIN				WPGAIN			AGCGAIN8	22
22	AGCGAIN[7:0]								F0
23	PEAKWT								D8
24	CLMPLD	CLMPL							BC
25	SYNCTD	SYNCT							B8
26	MISSCNT				HSWIN				44
27	PCLAMP								38
28	VLCKI		VLCKO		VMODE	DETV	AFLD	VINT	00
29	BSHT			VSHT					00
2A	CKILLMAX		CKILLMIN						78
2B	FCOMB	HTL			VTL1	VTL			44
2C	CKLM	YDLY			HFLT				30
2D	-	EVCNT	-	SDET	TBC_EN	BYPASS	SYOUT	-	14
2E	HPM		ACCT		SPM		CBW		A5
2F	NKILL	PKILL	SKILL	CBAL	FCS	LCS	CCS	BST	E0
30	SID_FAIL	PID_FAIL	FSC_FAIL	SLOCK_FAIL	-				-
31	VCR	WKAIR	WKAIR1	VSTD	NINTL	-			-
32	HFREF/GVAL/PHERRDO/CGAINO/BAMPO/MINAVG/SYTHRD/SYAMP								-
33	FRM		YNR		CLMD		PSP		05
34	INDEX		NSEN/SSEN/PSEN/WKTH						1A
35	CTEST	YCLN	CCLN	VCLN	GTEST	VLPF	CKLY	CKLC	00
36	GAIN_SEL		ACLAMP_EN	DCLAMP_EN	CL_MARGIN	TOGGLE_MODE	CM_CLAMP_MODE		32
37	-		PGA_BIAS[1:0]		HSPGA_EN	-	AAFLPF[1:0]		1A
38	VCMIN_SEL		DCLAMP_ATTEN		ADC_BIAS		IBINBUF_SEL		D9

The registers are organized in functional groups in this Register Summary. (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET (HEX)
39	ACLAPM_ATTEN		PASSIVE_ CLAMP	RES_ REFERENCE	-				00
3A	-	SH_THRESH_GND			-	SH_THRESH_BAT			30
3B	-		SH_EN_GND2	SH_EN_BAT2	SH_EN_GND1	SH_EN_BAT1	SH_EN_GND0	SH_EN_BAT0	00
3C	PRECOND	-	AGND_EN	AN_TEST_EN	-		AN_TEST_SEL		80
3D	GAIN_SEL		-		-	PDS2	PDS1	PDS0	00
3F	F1LIEN	F2LIEN	LINENUMBER						1A
MISCELLANEOUS									
48	-	LOCK_WTX	LOCK_RDX	AINC	EXTCLK_ENA	OEN	TRI656	DRVSTR	06
49	-					Y16	BT7	RGB565	00
4A	VSP	VSSL			HSP	HSSL			00
4B	CK2S		CK1S		INTOEN	INTPOL	GPSYNCO	DNB_REV	08
4C	-				CLK_PDN	Y_PDN	-		00
4D	-				VSHALF	HSHALF	-	HSYNCODLY [8]	00
4E	HSYNCODLY[7:0]								00
51	LINE_INT	-	VDLOSS	DET50	-	SLOCK	HVLOCK	VCR	-
52	-						SHT_GND	SHT_BAT	00
54	LINE_INT_STS	-	VDLOSS_ STS	DET50_ STS	-	SLOCK_ STS	HVLOCK_STS	VCR_STS	-
55	-		STG_STS2	STB_STS2	STG_STS1	STB_STS1	STG_STS0	STB_STS0	-
57	IRQ2_ENA				-	IRQ2_ENA			00
58	-						IRQ3_ENA		00
60	-				GP3E	GP2E	GP1E	GP0E	00
61	-				GP30E	GP20E	GP10E	GP00E	00
62	-				GP30D	GP20D	GP10D	GP00D	00
63	-				GP3I	GP2I	GP1I	GP0I	00

The registers are organized in functional groups in this Register Summary. (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET (HEX)
MIPI TRANSMITTER REGISTERS									
70	PD_MIPI	TMLS_MIPI	TMHS_MIPI	PAL	PROGRE- SSIVE	LANE_NO			81
71	LNINC1	SWAP_CRC	1FE	PIC_WIDTH[12:8]					85
72	PIC_WIDTH[7:0]								A0
73	SWAP_YC	HS_DPHY_ TEST	FS_SP	PIC_HEIGHT[12:8]					01
74	PIC_HEIGHT[7:0]								E0
75	-	FPGA	SDPROG	BLANK_LINE[12:8]					00
76	BLANK_LINE[7:0]								17
77	HSCK_FSFE	HSCK_LSLE	P720	FS_COUNT[12:8]					05
78	FS_COUNT[7:0]								88
79	-		LIM656	LS_COUNT[12:8]					06
7A	LS_COUNT[7:0]								28
7B	CHP_ID[1:0]		SM_FRM	ACT_LS_COUNT[12:8]					46
7C	ACT_LS_COUNT[7:0]								B3
7D	INT_PAT	CH_ID		FE_COUNT[12:8]					06
7E	FE_COUNT[7:0]								13
7F	FLDPOL	NOVID	ULPS_FSYNC	NOLN_START	HSCK_ ALWAYS_ON	PAL	VC1[1:0]		00
80	WORD_COUNT[15:8]								05
81	WORD_COUNT[7:0]								A0
82	LPX_CNT[3:0]				HS_PREPARE				12
83	HS_ZERO								05
84	HS_TRAIL								02
85	CLK_AHEAD								0E
86	CLK_POST								08
87	MARK_CNT								37
88	-	FORCE_ULPS	ESC_EXIT	LPDT_MODE	RST_MODE	-	ESC_MODE	LINECODE_9B	00
89	WAIT_FRAMES[7:0]								00
8A	EOT_PERIOD[7:0]								02
8B	CLK_PREPARE				CLK_PRE				11
8C	LP11_CNT				CLK_TRAIL				22
8D	CLK_ZERO								03
8E	SHORT_PKT_DELAY				CLK_SOT_CNT				22
8F	ULPS_LP11_CNT								01
90	PRBS_ER_ RST	ATG_RESYNC	-	TESTSET0	ATG_INV8	PRBS_SEL	HSTEST_SEL	ATEST_EN	00
91	ESCAPE_DELAY								0C
92	PRBS_ERR_ DET	-							00

The registers are organized in functional groups in this Register Summary. (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET (HEX)
93	FRM_START_LNCNT								0E
94	-					INPUT_PIC_HEIGHT[10:8]			-
95	INPUT_PIC_HEIGHT[7:0]								-
96	SP_HSCK_CNT								1A
9B	RESYNC_DELAY_COUNT								02
A0	CTRL_BIT_DATA								00
A1	CTRL_BIT_CLK								00
A2	RON	LOWF	RESETB_PLL	DPHY_RSTB	PWD_BG	PWD_PLL	PWD_DATA	PWD_CLK	0F
A3	PLOCK	FLOCK	VCTL_HIGH	RST_OFF	ITUNE				00
A4	-								00

ACA REGISTERS

C0	ACA_DBG	HIST_WIN_EN	-	ACA_BYPASS	LPOFF	MLHCOMP	MDLTON	ACA_ON	06
C1	-	ACA_GAIN							20
C2	-	YAVGHLIM							20
C3	-	YAVGLLIM							08
C4	-	YMINMAXR							09
C5	-	BLKLVL							10
C6	-	YCENTER							06
C7	-	WHTLVL							00
C8	-	MOFSLIM							38
C9	-	MOFSSLOPE							10
CA	-	MOFSUPGAIN							1C
CB	-	MOFSDNGAIN							14
CC	-	MDLTCUT							0A
CD	-	MDLTSLOPE							1F
CE	-	YLHAVGDIFF							1A
CF	-	LMAXGRAD							0C
D0	-	HMAXGRAD							0C
D1	-	LGRADUP							0C
D2	-	LGRADDN							08
D3	-	HGRADUP							04
D4	-	HGRADDN							0C
D5	-	LPFCOEFF							04
D6	PDF_INDEX						ACA_MASK	READ_EN	00
D7	HAVST_HIST								00
D8	-							HAVSIZE_HIST_HI	01
D9	HAVSIZE_HIST_LO								68
DA	VAVST_HIST								00

The registers are organized in functional groups in this Register Summary. (Continued)

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET (HEX)
DB	-							VAVSIZE_HIST_HI	01
DC	VAVSIZE_HIST_LO								20
E0	YAVG_RAW								76
E1	YAVG_LIM								75
E2	LOW_AVG								4D
E3	HIGH_AVG								AB
E4	Y_MAX								2A
E5	Y_MIN								E0
E6	MOFFSET								07
E7	LGRAD								EB
E8	HGRAD								03
E9	LL_SLOPE								39
EA	LH_SLOPE								4F
EB	HL_SLOPE								3D
EC	HH_SLOPE								3B
ED	X_LOW								42
EE	X_MEAN								75
EF	X_HIGH								B0
F0	Y_LOW								3D
F1	Y_MEAN								7C
F2	Y_HIGH								B4
F3	-						DIS_LINE_EN		02
F4	-							DIS_LINE_SP_HI	00
F5	DIS_LIEN_SP_LO								00

NOTE:

9. “-” for Register means “Reserved”, for reset value it means “unknown”.

TW9992 Register Descriptions

BIT	FUNCTION	R/W	DESCRIPTION	RESET
General				
0X00 - PRODUCT ID CODE REGISTER (ID)				
7-0	ID	R	Product ID code	92
0X01 - PRODUCT REVISION CODE REGISTER (ID)				
7-0	REV	R	Revision Number	0
Decoder				
0X02 - INPUT FORMAT (INFORM)				
7	Reserved	R/W	Reserved	-
6	FC27	R/W	1 = Input crystal clock frequency is 27MHz. 0 = Square pixel mode. Must use 24.54MHz for 60Hz field rate source or 29.5MHz for 50Hz field rate source.	1
5-4	IFSEL	R/W	0 = Composite video decoding Others = N/A	0
3-0	YSEL	R/W	These three bits control the input video selection. It selects the composite video source For single-ended input: 0 = YIN0 1 = YIN1 2 = YIN2 3 = YIN3 4 = YIN4 5 = YIN5 6 = YIN6 7 = YIN7 For differential input: 8 = YIN0± 9 = YIN2± 10 = YIN4± 11 = YIN6± 12-15 disconnect the input	8
0X03 - DECODER STATUS REGISTER I (STATUS1)				
7	VDLOSS	R	1 = Video not present. (Sync is not detected in number of line periods specified by MISSCNT register) 0 = Video detected.	-
6	HLOCK	R	1 = Horizontal sync PLL is locked to the incoming video source. 0 = Horizontal sync PLL is not locked.	-
5	SLOCK	R	1 = Subcarrier PLL is locked to the incoming video source. 0 = Subcarrier PLL is not locked.	-
4	FIELD	R	1 = Even field is being decoded. 0 = Odd field is being decoded.	-
3	VLOCK	R	1 = Vertical logic is locked to the incoming video source. 0 = Vertical logic is not locked.	-
2	Reserved	R	Reserved	-
1	MONO	R	1 = No color burst signal detected. 0 = Color burst signal detected.	-
0	DET50	R	0 = 60Hz source detected 1 = 50Hz source detected The actual output vertical scanning frequency depends on the current standard invoked.	-
0X04 - HSYNC DELAY CONTROL				
7	Reserved	R/W	Reserved	-
6-5	CKHY	R/W	Color killer time constant 0 = Fastest 3 = Slowest	0
4-0	Reserved	R/W	Reserved	-

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X05 - AFE SELECTION				
7-4	Reserved	R/W	Reserved	-
3	FBPY	R/W	0 = Disable Y channel anti-aliasing filter (RGB mode) 1 = Enable Y channel anti-aliasing filter (Decoder mode)	1
2-1	Reserved	R/W	Reserved	-
0	DEC_SEL	R/W	AFE control selection 0 = Reserved 1 = Decoder input mode	1
0X06 - ANALOG CONTROL REGISTER (ACNTL)				
7	SRESET	W	Soft reset. Write a "1" to reset the device to its default state but all register contents remain unchanged. This bit is self-cleared.	0
6-5	Reserved	R/W	Reserved	-
4	AGC_EN	R/W	0 = AGC loop function enabled. 1 = AGC loop function disabled. Gain is set to by AGCGAIN.	0
3-0	Reserved	R/W	Reserved	-
0X07 - CROPPING REGISTER, HIGH (CROP_HI)				
7-6	VDELAY_HI	R/W	Bit[9:8] of the 10-bit Vertical Delay register.	0
5-4	VACTIVE_HI	R/W	Bit[9:8] of the 10-bit VACTIVE register. Refer to description on Register 0x09 for its shadow register.	0
3-2	HDELAY_HI	R/W	Bit[9:8] of the 10-bit Horizontal Delay register.	0
1-0	HACTIVE_HI	R/W	Bit[9:8] of the 10-bit HACTIVE register.	2
0X08 - VERTICAL DELAY REGISTER, LOW (VDELAY_LO)				
7-0	VDELAY_LO	R/W	Bit[7:0] of the 10-bit Vertical Delay register. The two MSBs are in the CROP_HI register. It defines the number of lines between the leading edge of VSYNC and the start of the active video.	12
0X09 - VERTICAL ACTIVE REGISTER, LOW (VACTIVE_LO)				
7-0	VACTIVE_LO	R/W	Bit[7:0] of the 10-bit Vertical Active register. The two MSBs are in the CROP_HI register. It defines the number of active video lines per frame output. The VACTIVE register has a shadow register for use with 50Hz source when Atreg of Register 0x1C is not set. This register can be accessed through the same index address by first changing the format standard to any 50Hz standard.	F0
0X0A - HORIZONTAL DELAY REGISTER, LOW (HDELAY_LO)				
7-0	HDELAY_LO	R/W	Bit[7:0] of the 10-bit Horizontal Delay register. The two MSBs are in the CROP_HI register. It defines the number of pixels between the leading edge of the HSYNC and the start of the image cropping for active video. The HDELAY_LO register has two shadow registers for use with PAL and SECAM sources respectively. These register can be accessed using the same index address by first changing the decoding format to the corresponding standard.	0F
0X0B - HORIZONTAL ACTIVE REGISTER, LOW (HACTIVE_LO)				
7-0	HACTIVE_LO	R/W	Bit [7:0] of the 10-bit Horizontal Active register. The two MSBs are in the CROP_HI register. It defines the number of active pixels per line output.	D0

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X0C - CONTROL REGISTER I (CNTRL1)				
7	PBW	R/W	Combined with VTL [3], there are four different Chroma bandwidth can be selected. 1 = Wide Chroma BPF BW 0 = Normal Chroma BPF BW	1
6	DEM	R/W	Color killer sensitivity 1 = Low 0 = High	1
5	PALSW	R/W	1 = PAL switch sensitivity low. 0 = PAL switch sensitivity normal.	0
4	SET7	R/W	1 = The black level is 7.5 IRE above the blank level. 0 = The black level is the same as the blank level.	0
3	COMB	R/W	1 = Adaptive comb filter on for NTSC/PAL 0 = Notch filter	1
2	HCOMP	R/W	1 = Operation mode 1 (recommended). 0 = Operation mode 0.	1
1	YCOMB	R/W	This bit controls the comb operation when there is no color burst. 1 = No comb 0 = Comb	0
0	PDLY	R/W	PAL delay line 1 = Disable 0 = Enable	0
0X10 - BRIGHTNESS CONTROL REGISTER (BRIGHT)				
7-0	BRIGHTNESS	R/W	These bits control the brightness. They have value of -128 to 127 in 2's complement form. Positive value increases brightness. A value 0 has no effect on the data.	00
0X11 - CONTRAST CONTROL REGISTER (CONTRAST)				
7-0	CONTRAST	R/W	These bits control the contrast. They have value of 0 to 3.98 (FFh). A value of 100 (64h) yields a gain of 100%. The gain ranges from 0 to 255%	64
0X12 - SHARPNESS CONTROL REGISTER I (SHARPNESS)				
7	SCURVE	R/W	This bit controls the center frequency of the peaking filter. The corresponding gain adjustment is HFLT. 0 = Low 1 = Center	0
6	VSF	R/W	This bit is for internal used.	0
5-4	CTI	R/W	Color transient improvement level control. There are 4 enhancement levels with 0 being the lowest and 3 being the highest.	1
3-0	SHARP	R/W	These bits control the amount of sharpness enhancement on the luminance signals. There are 16 levels of control with '0' having no effect on the output image and '15' being the strongest.	1
0X13 - CHROMA (U) GAIN REGISTER (SAT_U)				
7-0	SAT_U	R/W	These bits control the digital gain adjustment to the U (or Cb) component of the digital video signal. The color saturation can be adjusted by adjusting the U and V color gain components by the same amount in the normal situation. The U and V can also be adjusted independently to provide greater flexibility. The range of adjustment is 0 to 200%.	80
0X14 - CHROMA (V) GAIN REGISTER (SAT_V)				
7-0	SAT_V	R/W	These bits control the digital gain adjustment to the V (or Cr) component of the digital video signal. The color saturation can be adjusted by adjusting the U and V color gain components by the same amount in the normal situation. The U and V can also be adjusted independently to provide greater flexibility. The range of adjustment is 0 to 200%.	80
0X15 - HUE CONTROL REGISTER (HUE)				
7-0	HUE	R/W	These bits control the color hue. It is in 2's complement form with 0 being the center value. Positive value results in red hue and negative value gives green hue.	00

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X17 - VERTICAL PEAKING CONTROL I				
7-4	SHCOR	R/W	These bits provide coring function for the sharpness control.	8
3	Reserved	R/W	Reserved	-
2-0	VSHP	R/W	Vertical peaking gain control	0
0X18 - CORING CONTROL REGISTER (CORING)				
7-6	CTCOR	R/W	These bits control the coring function for the CTI. It has internal step size of 2.	1
5-4	CCOR	R/W	These bits control the low level coring function for the Cb/Cr output.	0
3-2	VCOR	R/W	These bits control the coring function of the vertical peaking logic. It has an internal step size of 2.	1
1-0	CIF	R/W	These bits control the IF compensation level. 0 = None 1 = 1.5dB 2 = 3dB 3 = 6dB	0
0X19 - TEST MUX SELECTION				
7-4	Reserved	R/W	Reserved	-
3-0	RTSEL	R/W	Misc output signal selection 0 = vdloss 1 = hlock 2 = slock 3 = vlock 4 = mono 5 = det50 6 = field 7 = rtcout 8 = bpg 9 = vdet A = cgate B = dqsync C = mcvsn D = act_video E = (reserved) F = sav	6
0X1C - STANDARD SELECTION (SDT)				
7	DETSTUS	R	0 = Idle 1 = Detection in progress	-
6-4	STDNOW	R	Current standard invoked 0 = NTSC(M) 1 = PAL (B,D,G,H,I) 2 = SECAM 3 = NTSC4.43 4 = PAL (M) 5 = PAL (CN) 6 = PAL 60 7 = N/A	-
3	ATREG	R/W	1 = Disable the shadow registers. 0 = Enable VACTIVE and HDELAY shadow registers value depending on standard	0
2-0	STANDARD	R/W	Standard selection 0 = NTSC(M) 1 = PAL (B,D,G,H,I) 2 = SECAM 3 = NTSC4.43 4 = PAL (M) 5 = PAL (CN) 6 = PAL 60 7 = Auto detection	7

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X1D - STANDARD RECOGNITION (SDTR)				
7	ATSTART	R/W	Writing 1 to this bit will manually initiate the auto format detection process. This bit is a self-resetting bit.	0
6	PAL6_EN	R/W	1 = Enable recognition of PAL60. 0 = Disable recognition.	1
5	PALN_EN	R/W	1 = Enable recognition of PAL (CN). 0 = Disable recognition.	1
4	PALM_EN	R/W	1 = Enable recognition of PAL (M). 0 = Disable recognition.	1
3	NT44_EN	R/W	1 = Enable recognition of NTSC 4.43. 0 = Disable recognition.	1
2	SEC_EN	R/W	1 = Enable recognition of SECAM. 0 = Disable recognition.	1
1	PALB_EN	R/W	1 = Enable recognition of PAL (B, D, G, H, I). 0 = Disable recognition.	1
0	NTSC_EN	R/W	1 = Enable recognition of NTSC (M). 0 = Disable recognition.	1
0X1F - TEST				
7-0	Test	R/W	Reserved	00
0X20 - CLAMPING GAIN (CLMPG)				
7-4	CLPEND	R/W	These 4 bits set the end time of the clamping pulse in the increment of 8 system clocks. The clamping time is determined by this together with CLPST.	5
3-0	CLPST	R/W	These 4 bits set the start time of the clamping pulse in the increment of 8 system clocks. It is referenced to PCLAMP position.	0
0X21 - INDIVIDUAL AGC GAIN (IAGC)				
7-4	NMGAIN	R/W	These bits control the normal AGC loop maximum correction value.	2
3-1	WPGAIN	R/W	Peak AGC loop gain control.	1
0	AGCGAIN8	R/W	Reserved	0
0X22 - AGC GAIN (AGCGAIN)				
7-0	AGCGAIN	R/W	These bits are the lower 8 bits of the 9-bit register that controls the AGC gain when AGC loop is disabled.	F0h
0X23 - WHITE PEAK THRESHOLD (PEAKWT)				
7-0	PEAKWT	R/W	These bits control the white peak detection threshold.	D8
0X24 - CLAMP LEVEL (CLMPL)				
7	CLMPLD	R/W	0 = Clamping level is set by CLMPL. 1 = Clamping level preset at 60d.	1
6-0	CLMPL	R/W	These bits determine the clamping level of the Y channel.	3C
0X25 - SYNC AMPLITUDE (SYNCT)				
7	SYNCTD	R/W	0 = Reference sync amplitude is set by SYNCT. 1 = Reference sync amplitude is preset to 38h.	1
6-0	SYNCT	R/W	These bits determine the standard sync pulse amplitude for AGC reference.	38
0X26 - SYNC MISS COUNT REGISTER (MISSCNT)				
7-4	MISSCNT	R/W	These bits set the threshold for horizontal sync miss count threshold.	4
3-0	HSWIN	R/W	These bits set the size for the horizontal sync detection window.	4

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X27 - CLAMP POSITION REGISTER (PCLAMP)				
7-0	PCLAMP	R/W	These bits set the clamping position from the PLL sync edge	38
0X28 - VERTICAL CONTROL I				
7-6	VLCKI	R/W	Vertical lock in time. 0 = Fastest 3 = Slowest	0
5-4	VLCKO	R/W	Vertical lock out time. 0 = Fastest 3 = Slowest	0
3	VMODE	R/W	Vertical detection window. 0 = Vertical count down mode 1 = Search mode	0
2	DETV	R/W	0 = Normal VSYNC logic 1 = Recommended for special application only	0
1	AFLD	R/W	Auto field generation control 0 = Off 1 = On	0
0	VINT	R/W	Vertical integration time control. 0 = Short 1 = Normal	0
0X29 - VERTICAL CONTROL II				
7-5	BSHT	R/W	Burst PLL center frequency control.	0
4-0	VSHT	R/W	VSYNC output delay control in the increment of half-line length	0
0X2A - COLOR KILLER LEVEL CONTROL				
7-6	CKILMAX	R/W	These bits control the amount of color killer hysteresis. The hysteresis amount is proportional to the value.	1
5-0	CKILMIN	R/W	These bits control the color killer threshold. Larger value gives lower killer level.	38
0X2B - COMB FILTER CONTROL				
7	FCOMB	R/W	1 = Nonadaptive comb 0 = Adaptive comb.	0
6-4	HTL	R/W	Adaptive Comb filter control (factory use only).	4
3	VTL1	R/W	Comb filter bandwidth control	0
2-0	VTL	R/W	Adaptive Comb filter threshold control (factory use only)	4
0X2C - LUMA DELAY AND HFILTER CONTROL				
7	CKLM	R/W	Color Killer mode. 0 = Normal 1 = Fast (for special application)	0
6-4	YDLY	R/W	Luma delay fine adjustment. This 2's complement number provides -4 to +3 unit delay control.	3
3-0	HFLT	R/W	Peaking control 2. The peaking curve is controlled by SCURVE bit.	0
0X2D - MISCELLANEOUS CONTROL REGISTER I (MISC1)				
7	Reserved	R/W	Reserved	-
6	EVCNT	R/W	0 = Normal operation 1 = Even field counter in special mode	0
5	Reserved	R/W	Reserved	-
4	SDET	R/W	ID detection sensitivity. "1" is recommended.	1
3	TBC_EN	R/W	0 = TBC off 1 = Internal TBC enabled. (test purpose only)	0
2	BYPASS	R/W	It controls the standard detection and should be set to '1' in normal use.	1
1	SYOUT	R/W	0 = HSYNC is always generated 1 = HSYNC is disabled when video loss is detected	0
0	Reserved	R/W	Reserved	-

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X2E - MISCELLANEOUS CONTROL REGISTER II (MISC2)				
7-6	HPM	R/W	Horizontal PLL acquisition time. 0 = Slow 1 = Medium 2 = Auto 3 = Fast	2
5-4	ACCT	R/W	ACC time constant 0 = No ACC 1 = Slow 2 = Medium 3 = Fast	2
3-2	SPM	R/W	Burst PLL control. 0 = Slowest 1 = Slow 2 = Fast 3 = Fastest	1
1-0	CBW	R/W	Chroma low pass filter bandwidth control. 0 = Low 1 = Medium 2 = High 3 = NA	1
0X2F - MISCELLANEOUS CONTROL III (MISC3)				
7	NKILL	R/W	1 = Enable noisy signal color killer function in NTSC mode. 0 = Disable	1
6	PKILL	R/W	1 = Enable automatic noisy color killer function in PAL mode. 0 = Disable	1
5	SKILL	R/W	1 = Enable automatic noisy color killer function in SECAM mode. 0 = Disable	1
4	CBAL	R/W	0 = Normal output 1 = Special output mode.	0
3	FCS	R/W	1 = Force decoder output value determined by CCS. 0 = Disable	0
2	LCS	R/W	1 = Enable predetermined output value indicated by CCS when video loss is detected. 0 = Disable	0
1	CCS	R/W	When FCS is set high or video loss condition is detected when LCS is set high, one of two colors display can be selected. 1 = Blue color 0 = Black	0
0	BST	R/W	1 = Enable blue stretch. 0 = Disable	0
0X30 - STANDARD DETECTION (SDSN)				
7	SID_FAIL	R	SECAM ID detection failed	-
6	PID_FAIL	R	PAL ID detection failed	-
5	FSC_FAIL	R	FSC frequency detection failed	-
4	SLOCK_FAIL	R	Subcarrier lock detection failed	-
3-0	Reserved	R	Reserved	-
0X31 - CHIP STATUS II (CSTATUS2)				
7	VCR	R	VCR signal indicator	-
6	WKAIR	R	Weak signal indicator 2	-
5	WKAIR1	R	Weak signal indicator1	-
4	VSTD	R	Standard line per field indicator	-
3	NINTL	R	Non-interlaced signal indicator	-
2-0	Reserved	R	Reserved	-
0X32 - H MONITOR (HFREF)				
7-0	HFREF, etc.	R	Horizontal line frequency indicator HREF[9:2] / GVAL[8:1] / PHERRDO / CGAINO / BAMPO / MINAVG / SYTHRD / SYAMP	-

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X33 - CLAMP MODE (CLMD)				
7-6	FRM	R/W	Free run mode. 0 = Auto mode 1 = Auto mode 2 = 60Hz 3 = 50Hz	0
5-4	YNR	R/W	Y HF Noise Reduction. 0 = None 1 = Smallest 2 = Small 3 = Medium	0
3-2	CLMD	R/W	Clamping mode control. 0 = Sync top 1 = Auto 2 = Pedestal 3 = NA	1
1-0	PSP	R/W	Slice level. 0 = Low 1 = Medium 2 = High 3 = NA	1
0X34 - ID DETECTION CONTROL (NSEN/SSEN/PSEN/WKTH)				
7-6	INDEX	R/W	These two bits indicate which of the four lower 6-bit registers is currently being controlled. The write sequence is a two step process unless the same register is written. A write of {ID,000000} selects one of the four registers to be written. A subsequent write will actually write into the register.	0
5-0	NSEN/ SSEN/ PSEN/ WKTH	R/W	IDX = 0 controls the NTSC ID detection sensitivity (NSEN). IDX = 1 controls the SECAM ID detection sensitivity (SSEN). IDX = 2 controls the PAL ID detection sensitivity (PSEN). IDX = 3 controls the weak signal detection sensitivity (WKTH).	1A/ 20/ 1C/ 11
0X35 - CLAMP CONTROL (CLCNTL)				
7	CTEST	R/W	Clamping control for debug use.	0
6	YCLEN	R/W	0 = Enable Y channel clamp 1 = Disable	0
5	CCLLEN	R/W	Reserved	0
4	VCLEN	R/W	Reserved	0
3	GTEST	R/W	0 = Normal operation 1 = Test	0
2	VLPF	R/W	Sync filter bandwidth control.	0
1	CKLY	R/W	Clamping current control 1.	0
0	CKLC	R/W	Clamping current control 2.	0
0X36 - DIFFERENTIAL CLAMPING CONTROL 1				
7-6	GAIN_SEL	R/W	Analog front end pre-amplifier gain control 0 = 1x 1 = 2x 2 = 4x 3 = 4x	0
5	ACLAMP_EN	R/W	Reserved	1
4	DCLAMP_EN	R/W	Reserved	1
3	CL_MARGIN	R/W	Adjusts the timing spacing between the two nonoverlapping clocks that operate in the Toggle mode. 0 = 3 to 27MHz clock periods 1 = 6 to 27MHz clock periods	0
2	TOGGLE_MODE	R/W	Enables the Toggle mode which eliminates systematic offsets between the two output phases of the Common-Mode Restore Amp by swapping them from line to line. 0 = Disable Toggle mode 1 = Enable	0
1-0	CM_CLAMP_MODE	R/W	Selects between 4 modes of operation for the Common-Mode Restore: table needed derived from Verilog module. 0 ~ 2 = Reserved 3 = Continuous restore mode	2

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X37 - DIFFERENTIAL CLAMPING CONTROL 2				
7-6	Reserved	R/W	Reserved	-
5-4	PGA_BIAS	R/W	Controls PGA bias current 0 = 20 μ A 1 = 40 μ A 2 = 60 μ A 3 = 80 μ A	1
3	PGA_EN	R/W	PGA enable 0 = PGA disabled 1 = PGA enabled	1
2	Reserved	R/W	Reserved	-
1-0	AAFLPF	R/W	Anti-aliasing filter control 0 = 9MHz, 0dB in passband 1 = 10MHz, -3dB in passband 2 = 7MHz, 0dB in passband 3 = 8MHz, -3dB in passband	2
0X38 - DIFFERENTIAL CLAMPING CONTROL 3				
7-6	VCMIN_SEL	R/W	Input common-mode voltage control from 400mV to 1.02V in 20mV increment 0 = 700mV 1 = 800mV 2 = 900mV (Decoder) 3 = 1000mV	3
5-4	DCLAMP_ATTEN	R/W	DC restore clamp current control 0 = 30 μ A 1 = 25 μ A 2 = 10 μ A 3 = 5 μ A	1
3-2	ADC_BIAS	R/W	ADC bias current selection 0 = 10 μ A (Decoder) 1 = 15 μ A 2 = 20 μ A 3 = 25 μ A	2
1-0	IBINBUF_SEL	R/W	Bias current control for AFE preamplifier 0 = 20 μ A (Decoder) 1 = 40 μ A 2 = 60 μ A 3 = 80 μ A	1
0X39 - DIFFERENTIAL CLAMPING CONTROL 4				
7-6	ACLAMP_ATTEN	R/W	Reduces the strength of the common-mode restore clamp.	0
5	PASSIVE_CLAMP	R/W	Selects between current mode (active amplifier) and voltage mode (passive resistor network) for the common-mode restore function. 0 = Passive resistor network for the common-mode restore function. 1 = Active amplifier for common mode restore.	0
4	RES_REFERENCE	R/W	Selects alternate common-mode reference. Normal operation mode is 0.	0
3-0	Reserved	R/W	Reserved	-
0X3A - SHORT DETECTION CONTROL				
7	RESERVED	R/W	Reserved	-
6-4	SH_THRESH_GND	R/W	Selects threshold for short-to-ground detection for DIAG0, DIAG1, and DIAG2	3
3	RESERVED	R/W	Reserved	-
2-0	SH_THRESH_BAT	R/W	Selects threshold for short-to-battery detection for DIAG0, DIAG1, and DIAG2	0

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X3B - SHORT DETECTION CONTROL 1				
7-6	Reserved	R/W	Reserved	0
5	SH_EN_GND2	R/W	Enables short-to-ground detection for DIAG2 0 = Disable 1 = Enable	0
4	SH_EN_BAT2	R/W	Enables short-to-battery detection for DIAG2 (battery or high-side supply) 0 = Disable 1 = Enable	0
3	SH_EN_GND1	R/W	Enables short-to-ground detection for DIAG1 0 = Disable 1 = Enable	0
2	SH_EN_BAT1	R/W	Enables short-to-battery detection for DIAG1 (battery or high-side supply) 0 = Disable 1 = Enable	0
1	SH_EN_GND0	R/W	Enables short-to-ground detection for DIAG0 0 = Disable 1 = Enable	0
0	SH_EN_BAT0	R/W	Enables short-to-battery detection for DIAG0 (battery or high-side supply) 0 = Disable 1 = Enable	0
0X3C - DIFFERENTIAL CLAMPING CONTROL 5				
7	Reserved	R/W	Enables common-mode input preconditioning. Forces unused (unselected) inputs to ½ supply 0 = Disable 1 = Enable	1
6	Reserved	R/W	Reserved	-
5	AGND_EN	R/W	AGND selection	0
4	AN_TEST_EN	R/W	Enables the analog test mux 0 = Disable muxes 1 = Enable muxes	0
3-2	Reserved	R/W	Reserved	-
1-0	AN_TEST_SEL	R/W	Selects analog signals from the AFE for the test mux 0 = Input mux output 1 = PREAMP/PGA/AAF output 2 = VREFP, VREFN 3 = VCMref, VCOM_ADC	0
0X3D - DIFFERENTIAL CLAMPING CONTROL 6				
7-3	Reserved	R/W	Reserved	-
2	PDS2	R/W	Power-down diagnostic Circuit #2. 0 = Normal operation 1 = Power-down	0
1	PDS1	R/W	Power-down diagnostic Circuit #1. 0 = Normal operation 1 = Power-down	0
0	PDS0	R/W	Power-down diagnostic Circuit #0. 0 = Normal operation 1 = Power-down	0

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X3F - LINENUMBER INT				
7	F1LIEN	R/W	0 = Disable LINE_INT during Field 1 1 = Enable LINE_INT during Field 1	0
6	F2LIEN	R/W	0 = Disable LINE_INT during Field 2 1 = Enable LINE_INT during Field 2	0
5-0	LINENUMBER	R/W	LINE_INT (Line Interrupt Status) register bit is set when the video line number is equal or greater than this number.	1A
Miscellaneous				
0X48 - IO BUFFER CONTROL				
7	Reserved	R/W	Reserved	-
6	LOCK_WTX	R/W	Serial interface multibyte write lock function 1 = Disable (no lock, each byte take effect after written) 0 = Enable	0
5	LOCK_RDX	R/W	Serial interface multibyte read lock function 1 = Disable 0 = Enable	0
4	AINC	R/W	Serial interface auto-indexing control 1 = Non-auto 0 = Auto-increment	0
3	EXTCLK_ENA	R/W	Enable external clock input	0
2	OEN	R/W	Tri-state all digital signal outputs 1 = Tri-state 0 = Release overall tri-state, output enable depends on each signal pin's tristate control	1
1	TRI656	R/W	Tri-State the VD bus and VDCLK in 48 Ld package	1
0	DRVSTR	R/W	Digital output buffer driver strength selection 0 = 4mA 1 = 8mA	0
0X49 - DATA CONVERSION				
7-3	Reserved	R/W	Reserved	0
6	Y16	R/W	Y pedestal level selection of YUV to RGB conversion. 1 = Decimal 16 level become black level 0 = No offset adjustment	0
1	BT7	R/W	Conversion matrix selection of YUV to RGB conversion. 1 = Matrix for HDTV standard 0 = Matrix for SDTV standard	0
0	RGB565	R/W	Output data is RGB565 1 = RGB565 0 = YUV422	0

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X4A - SYNC CONTROL				
7	VSP	R/W	0 = VSYNC pin output polarity is active high 1 = VSYNC pin output polarity is active low	0
6-4	VSSL	R/W	VSYNC pin output control 0 = VSYNC 1 = VACT 2 = FIELD 3 - 5 = Reserved 6 = Factory test only 7 = 0	0
3	HSP	R/W	0 = HSYNC pin output polarity is active high 1 = HSYNC pin output polarity is active low	0
2-0	HSSL	R/W	HSYNC pin output control 0 = HACT 1 = HSYNC 2 = HLOCK 3 = ASYNCW 4 - 5 = Reserved 6 = Factory test only 7 = 0	0
0X4B - OUTPUT CONTROL				
7-6	CK2S	R/W	VDCLK pin output selection. 0 = SYSCLK 1 = CLK27/2 2 = CLK27/4 3 = BYTE_CLK	0
5-4	CK1S	R/W	VDCLK polarity control. 00 = Normal 01 = Invert 1X = Reserved	0
3	INTOEN	R/W	0 = Enable INTREQ output 1 = Disable INTREQ output	1
2	INTPOL	R/W	0 = Negative polarity 1 = Positive polarity	0
1	GPSYNCO	R/W	Enable GPIO to output sync signals. The corresponding GPIO enable bit (0x60) has to be disabled. Applicable to GP2 ~ GP0. GP2: VSYNC (source selected by VSSL in 0x4A) GP1: HSYNC (source selected by HSSL in 0x4A) GP0: Field (source selected by RTSEL in 0x19)	0
0	Reserved	R/W	Reserved	-
0X4C - POWER-DOWN REGISTER				
7-4	Reserved	R/W	Reserved	-
3	CLK_PDN	R/W	0 = Normal clock operation. 1 = 27MHz clock in power-down mode.	0
2	Y_PDN	R/W	0 = Luma ADC in normal operation. 1 = Luma ADC in power-down mode.	0
1-0	Reserved	R/W	Reserved	-
0X4D - HSYNC OUTPUT ADJUSTMENT				
7-4	Reserved	R/W	Reserved	-
3	VSHALF	R/W	VSYNC transitions at falling edge of clock	0
2	HSHALF	R/W	HSYNC transitions at falling edge of clock	0
1	Reserved	R/W	Reserved	-
0	HSYNCODLY	R/W	MSB of HSYNC output position delay adjustment	0

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X4E - HSYNC OUTPUT ADJUSTMENT				
7-0	HSYNCDLY	R/W	LSB of HSYNC output position delay adjustment	0
0X51 - IRQ2 REGISTER				
7	LINE_INT	R/W	LINE_INT status change interrupt. Write "1" to clear the active status.	0
6	Reserved	R/W	Reserved	-
5	VDLOSS	R/W	VDLOSS status change interrupt. Write "1" to clear the active status.	0
4	DET50	R/W	DET50 detection status change interrupt. Write "1" to clear the active status.	0
3	Reserved	R/W	Reserved	-
2	SLOCK	R/W	SLOCK status change interrupt. Write "1" to clear the active status.	0
1	HVLOCK	R/W	HLOCK/VLOCK status change interrupt. Write "1" to clear the active status.	0
0	VCR	R/W	VCR detection status change interrupt. Write "1" to clear the active status.	0
0X52 - IRQ3 REGISTER				
7-2	Reserved	R/W	Reserved	-
1	SHT_GND	R/W	Short-to-ground interrupt Write "1" to clear the active status.	0
0	SHT_BAT	R/W	Short-to-battery interrupt Write "1" to clear the active status.	0
0X54 - INTERRUPT SOURCE STATUS 2				
7	LINE_INT_STS	R	Current Video line number is larger than the number specified in the LINENUMBER register 0x3F [5:0].	-
6	Reserved	R	Reserved	-
5	VDLOSS_STS	R	1 = Video is not preset. 0 = Video detected	-
4	DET50_STS	R	1 = Video source is 50Hz. 0 = Video source is 60Hz.	-
3	Reserved	R	Reserved	-
2	SLOCK_STS	R	Subcarrier PLL is locked to the incoming video source.	-
1	HVLOCK_STS	R	HLOCK/VLOCK status: 0 = Both HLOCK and VLOCK are "0". 1 = At least one of HLOCK and VLOCK is "1".	-
0	VCR_STS	R	VCR detection status	-
0X55 - INTERRUPT SOURCE STATUS 3				
7-6	Reserved	R	Reserved	-
5	STG_STS2	R	Short-to-ground status for DIAG2.	-
4	STB_STS2	R	Short-to-battery status for DIGA2.	-
3	STG_STS1	R	Short-to-ground status for DIAG1.	-
2	STB_STS1	R	Short-to-battery status for DIGA1.	-
1	STG_STS0	R	Short-to-ground status for DIAG0.	-
0	STB_STS0	R	Short-to-battery status for DIAG0.	-

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X57 - IRQ2 ENABLE				
7-4	IRQ2_ENA	R/W	IRQ enable for IRQ 2 Register. A "0" for any bit disables the interrupt for that specific bit.	00
3	Reserved	R/W	Reserved	-
2-0	IRQ2_ENA	R/W	IRQ enable for IRQ 2 Register. A "0" for any bit disables the interrupt for that specific bit.	00
0X58 - IRQ3 ENABLE				
7-2	Reserved	R/W	Reserved	-
1-0	IRQ3_ENA	R/W	IRQ enable for IRQ 3 Register. A "0" for any bit disables the interrupt for that specific bit.	0
0X60 - GPIO ENABLE				
7-4	Reserved	R/W	Reserved	-
3	GP3E	R/W	GPIO #3 enable	0
2	GP2E	R/W	GPIO #2 enable	0
1	GP1E	R/W	GPIO #1 enable	0
0	GP0E	R/W	GPIO #0 enable	0
0X61 - GPIO OE				
7-4	Reserved	R/W	Reserved	-
3	GP3OE	R/W	GPIO #3 output enable	0
2	GP2OE	R/W	GPIO #2 output enable	0
1	GP1OE	R/W	GPIO #1 output enable	0
0	GP0OE	R/W	GPIO #0 output enable	0
0X62 - GPIO OD				
7-4	Reserved	R/W	Reserved	-
3	GP3OD	R/W	GPIO #3 output data	0
2	GP2OD	R/W	GPIO #2 output data	0
1	GP1OD	R/W	GPIO #1 output data	0
0	GP0OD	R/W	GPIO #0 output data	0
0X63 - GPIO ID				
7-4	Reserved	R	Reserved	-
3	GP3ID	R	GPIO #3 input data	-
2	GP2ID	R	GPIO #2 input data	-
1	GP1ID	R	GPIO #1 input data	-
0	GP0ID	R	GPIO #0 input data	-

BIT	FUNCTION	R/W	DESCRIPTION	RESET
MIPI Transmitter Registers				
0X70 - MIPI CONTROL, VIDEO INPUT FORMAT AND NUMBER OF DATA CHANNELS				
7	PD_MIPI	R/W	1 = Power-down MIPI module 0 = Normal MIPI operation	1
6	TMLS_MIPI	R/W	Reserved	0
5	TMHS_MIPI	R/W	Reserved	0
4	PAL	R/W	1 = PAL-25 frames/sec 0 = NTSC-30 frames/sec	0
3	Reserved	R/W	Reserved	0
2-0	LANE_NO	R/W	Reserved	1
0X71 - PICTURE WIDTH				
7	LINE_INC1	R/W	Reserved	1
6	SWAP_CRC	R/W	Swap the MSB-Byte and LSB-Byte of CRC[15:0]	0
5	ONE_FE	R/W	1 = One FE packet per frame 0 = Two FE packets per frame	0
4-0	PIC_WIDTH	R/W	Active area PIC_WIDTH[12:8] of input video	5
0X72 - PICTURE WIDTH				
7-0	PIC_WIDTH	R/W	Active area PIC_WIDTH[7:0] of input video	A0
0X73 - PICTURE HEIGHT				
7	SWAP_YC	R/W	Reserved	0
6	HS_DPHY_TEST	R/W	Reserved	0
5	FS_SPECIAL	R/W	1 = Frame-start packet at special 1 st line-start location 0 = Normal FS location	0
4-0	PIC_HEIGHT	R/W	Reserved	1
0X74 - PICTURE HEIGHT				
7-0	PIC_HEIGHT	R/W	Reserved	E0
0X75 - BLANK LINE NUMBER				
7	Reserved	R/W	Reserved	-
6	FPGA_RUN	R/W	Reserved	0
5	SD_PROG	R/W	Reserved	0
4-0	RESERVED	R/W	Reserved	0
0X76 - BLANK LINE NUMBER				
7-0	BLANK_LINE	R/W	Reserved	17
0X77 - FRAME-START COUNT (FOR FS PACKET INSERTION)				
7	HCKON_FSFE	R/W	1 = HSCK - always on between frame-start and frame-end	0
6	HCKON_LSLE	R/W	1 = HSCK - always on between line-start and line-end	0
5	P720	R/W	Reserved	0
4-0	FS_COUNT	R/W	Reserved	5
0X78 - FRAME-START COUNT (FOR FS PACKET INSERTION)				
7-0	FS_COUNT	R/W	Reserved	88
0X79 - LINE START COUNT (FOR LS PACKET INSERTION)				

BIT	FUNCTION	R/W	DESCRIPTION	RESET
7-6	Reserved	R/W	Reserved	-
5	LIM_656	R/W	Reserved	0
4-0	LS_COUNT	R/W	Reserved	6
0X7A - LINE START COUNT (FOR LS PACKET INSERTION)				
7-0	LS_COUNT	R/W	Reserved	28
0X7B - ACTIVE LINE START COUNT (FOR ACT-LS PACKET INSERTION)				
7-6	CHP_ID[1:0]	R/W	Reserved	1
5	SMALL_FRAME	R/W	Reserved	0
4-0	ACT_LS_COUNT	R/W	Reserved	6
0X7C - ACTIVE LINE START COUNT (FOR ACT-LS PACKET INSERTION)				
7-0	ACT_LS_COUNT	R/W	Reserved	B3
0X7D - FRAME-END COUNT (FOR FE PACKET INSERTION)				
7	INT_PAT	R/W	1 = Use internal pattern generator, 0 = Use AFE output from external analog video input	0
6-5	CH_ID	R/W	Reserved	0
4-0	FE_COUNT	R/W	Reserved	6
0X7E - FRAME-END COUNT (FOR FE PACKET INSERTION)				
7-0	FE_COUNT	R/W	Reserved	13
0X7F - VIRTUAL CHANNEL NUMBERS				
7	INV_FLD_POL	R/W	Reserved	0
6	NOVID	R/W	Reserved	0
5	ULPS_FSYNC	R/W	1 = ULPS mode starts and ends in SYNC with Frame Reader SYNC	0
4	NO_LINE_START	R/W	1 = No line-start packet between lines; 0 = One line-start packet between lines	0
3	HSCK_ALWAYS_ON	R/W	1 = High-speed-clock-always-on mode, for test usage 0 = Normal operation with low-speed and high-speed transitions	0
2	GEN_PAL	R/W	1 = PAL format for internal pattern generator output	0
1-0	VC1[1:0]	R/W	Virtual Channel 1 channel number	0
0X80 - WORD_COUNT IN LONG PACKET				
7-0	WORD_COUNT [15:8]	R/W	Upper 8-bit of word_count inside HS long packet	05
0X81 - WORD_COUNT IN LONG PACKET				
7-0	WORD_COUNT [7:0]	R/W	Lower 8-bit of word_count inside HS long packet	A0
0X82 - D_PHY TIMING				
7-4	LPX_CNT[3:0]	R/W	SOT initial wait time	1
3-0	HSPREP_CNT	R/W	HS prepare time, between [40ns + 4*UI] and [85ns + 6*UI]	2
0X83 - D-PHY TIMING				
7-0	HS_ZERO	R/W	Long packets' HS_ZERO timing between [60ns + 4*UI] and [105ns + 6*UI]. Note: Short packets' HS_ZERO is controlled by Reg. 0x8E [7:4].	05
0X84 - D_PHY TIMING				
7-0	HS_TRAIL	R/W	HS_TRAIL timing max (8*UI, 60ns + 4*UI)	02

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X85 - CLI-2 HS_CLK TIMING				
7-0	CLK_AHEAD	R/W	Number of cycles HS_CLK is asserted ahead of HS_DATA, 0x0E for SD-27MHz, 0x3C for HD-125MHz	0E
0X86 - D_PHY TIMING				
7-0	CLK_POST	R/W	CLK_POST timing, greater than [60ns + 52*UI]	08
0X87 - D_PHY TIMING				
7-0	MARK_WAIT	R/W	ULPS mode exit wait time/512; 0x37 for 27MHz, 0xF5 for 125MHz	37
0X88 - MIPI D-PHY PARAMETERS				
7	RESERVED	R/W	Reserved	-
6	FORCE_ULPS	R/W	Force D-PHY to enter ULPS mode	0
5	ESC_EXIT	R/W	Force ESC-mode to exit ULPS or trigger or LPDT mode	0
4	LPDT	R/W	Include MIPI-LPDT mode to D-PHY output	0
3	RST_MODE	R/W	Include MIPI-reset mode to D-PHY output	0
2	RESERVED	R/W	Reserved	-
1	ESCAPE	R/W	Include MIPI-escape mode to D-PHY output	0
0	LINECODE_9B	R/W	1 = Use 9-bit line code 0 = Use 8-bit line code in D-PHY	0
0X89 - SOT_PERIOD IN D-PHY				
7-0	WAIT_FRAMES	R/W	Reserved	00
0X8A - EOT_PERIOD IN D-PHY				
7-0	EOT_PERIOD	R/W	End_of_transmission_period in "UI" unit for D-PHY	02
0X8B - D-PHY TIMING				
7-4	CLK_PREP	R/W	CLK_PREPARE; between 38ns to 95ns	1
3-0	CLK_PRE	R/W	Reserved	1
0X8C - D-PHY TIMING				
7-4	LP_11	R/W	SOT LP11 state wait time	2
3-0	CLK_TRAIL	R/W	CLK_TRAIL 60ns	2
0X8D - D-PHY TIMING				
7-0	CLK_ZERO	R/W	CLK_ZERO, greater than 240ns	03h
0X8E - D-PHY TIMING				
7-4	SHORT_PKT_DLY	R/W	SHORT-PACKET-DELAY is used to control short-packets' HS_ZERO timing period.	2
3-0	CLK_SOT	R/W	CLK_SOT wait time	2
0X8F - D-PHY TIMING				
7-0	ULPS_11_CNT	R/W	ULPS LP11 wait time	01

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X90 - TEST PATTERN GENERATOR				
7	PRBS_ERR_RSTB	R/W	Reserved	0
6	ATG_RESYNC	R/W	Reserved	0
5	RESERVED	R/W	Reserved	-
4	TESTSET0	R/W	Reserved	0
3	ATG_INV_8B	R/W	Reserved	0
2	ATG_PRBS_SEL	R/W	Reserved	0
1	HS_TEST_SEL	R/W	Reserved	0
0	MIPIAFE_TEST_EN	R/W	Reserved	0
0X91 - ESCAPE_MODE TIMING				
7-0	ESC_DELAY	R/W	Data lane delay from clock lane in escape mode	0C
0X92 - AUTOMATIC TEST ERROR DETECTION				
7	PRBS_ERR_DET	R	Reserved	0
6-0	Reserved	R/W	Reserved	0
0X93 - FRAME-START LINE COUNT				
7-0	FRM_START_LNCNT	R/W	Reserved	0E
0X94 - PICTURE_HEIGHT HIGH BITS				
7-3	Reserved	R/W	Reserved	00
2-0	PIC_HEIGHT[10:8]	R	Reserved	-
0X95 - PICTURE_HEIGHT LOW BYTE				
7-0	PIC_HEIGHT[7:0]	R	Reserved	-
0X96 - SPECIAL HSKC COUNT				
7-0	SP_HSKC_CNT	R/W	Reserved	1A
0X9B - RESYNC-DELAY COUNT				
7-0	RESYNC_DLY	R/W	RESYNC_DELAY is used to control the phase of divide-by-2 bit-clock, whose phase is crucial in the 8-bit to 9-bit line code encoding. The unit is the byte_clk period; Use for 9-bit data	02
0XA0 - MIPI ANALOG CTRL DATA				
7:0	CTRL_BIT_DATA	R/W	Reserved	0
0XA1 - MIPI ANALOG CTRL CLOCK				
7:0	CTRL_BIT_CLK	R/W	Reserved	0

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XA2 - MIPI ANALOG CTRL MISC				
7	RON	R/W	Reserved	0
6	LOWF	R/W	Reserved	0
5	RESETB_PLL	R/W	Reset D-Phy PLL. Active Low	0
4	DPHY_RSTB	R/W	Reset D-Phy. Active Low	0
3	PWD_BG	R/W	Power-down band gap 1 = Power-down 0 = Normal operation	1
2	PWD_PLL	R/W	Power-down D-Phy PLL 1 = Power-down 0 = Normal operation	1
1	PWD_DATA	R/W	Power-down data lane driver 1 = Power-down 0 = Normal operation	1
0	PWD_CLK	R/W	Power-down clock 1 = Power-down 0 = Normal operation	1
0XA3 - MIPI ANALOG STATUS				
7	PLOCK	R	Reserved	-
6	FLOCK	R	Reserved	-
5	VCTLHIGH	R	Reserved	-
4	RST_OFF	R/W	Reserved	0
3:0	ITUNE	R/W	Reserved	0
0XA4 - MIPI ANALOG REGISTER				
7:0	Reserved	R/W	Reserved	0
ACA Registers				
0XC0 - ACA CONTROL				
7	ACA_DBG	R/W	ACA debug function 1 = Enable 0 = Disable	0
6	HIST_WIN_EN	R/W	Histogram measure window enable 1 = Enable 0 = Disable	0
5	Reserved	R/W	Reserved	0
4	ACA_BYPASS	R/W	ACA function bypass 1 = Enable 0 = Disable	0
3	LPOFF	R/W	Low pass filter disable 1 = Enable 0 = Disable	0
2	MLHCOMP	R/W	Low/High offset compensation enable 1 = Enable 0 = Disable	1
1	MDLTON	R/W	Y Delta compensation enable 1 = Enable 0 = Disable	1
0	ACA_ON	R/W	ACA function enable 1 = Enable 0 = Disable	0
0XC1 - ACA GAIN CONTROL				
7-6	Reserved	R/W	Reserved	0
5-0	ACA_GAIN	R/W	ACA gain control 00 = ACA off 20 = Max	20

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XC2 - Y AVERAGE HIGH LIMIT CONTROL				
7-6	Reserved	R/W	Reserved	0
5-0	YAVGHLIM	R/W	Reserved	20
0XC3 - Y AVERAGE LOW LIMIT CONTROL				
7-6	Reserved	R/W	Reserved	0
5-0	YAVGLLIM	R/W	Reserved	08
0XC4 - Y DETECTION THRESHOLD				
7-4	Reserved	R/W	Reserved	0
3-0	YMINMAXR	R/W	Reserved	9
0XC5 - BLACK LEVEL				
7-5	Reserved	R/W	Reserved	0
4-0	BLKLVL	R/W	Y black level control (max: 10h)	10
0XC6 - CENTER LEVEL				
7-4	Reserved	R/W	Reserved	0
3-0	YCENTER	R/W	Y center level control	6
0XC7 - WHITE LEVEL				
7-5	Reserved	R/W	Reserved	0
4-0	WHTLVL	R/W	Y white level control	00
0XC8 - MEAN OFFSET LIMIT				
7	Reserved	R/W	Reserved	0
6-0	MOFSLIM	R/W	Reserved	38
0XC9 - MEAN OFFSET SLOPE				
7-5	Reserved	R/W	Reserved	0
4-0	MOFSSLOPE	R/W	Reserved	10
0XCA - MEAN OFFSET UP GAIN				
7-6	Reserved	R/W	Reserved	0
5-0	MOFSUPGAIN	R/W	Reserved	1C
0XCB - MEAN OFFSET DOWN GAIN				
7-6	Reserved	R/W	Reserved	0
5-0	MOFSDNGAIN	R/W	Reserved	14
0XCC - DELTA CUTOFF THRESHOLD				
7-5	Reserved	R/W	Reserved	0
4-0	MDLTCUT	R/W	Reserved	0A
0XCD - DELTA SLOPE				
7-5	Reserved	R/W	Reserved	0
4-0	MDLTSLOPE	R/W	Reserved	1F
0XCE - LOW/HIGH AVERAGE THRESHOLD				
7-6	Reserved	R/W	Reserved	0
5-0	YLHAVGDIFF	R/W	Reserved	1A

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XCF - LOW MAX LEVEL CONTROL				
7-5	Reserved	R/W	Reserved	0
4-0	LMAXGRAD	R/W	Low maximum level control (maximum: 10h)	0C
0XD0 - HIGH MAX LEVEL CONTROL				
7-5	Reserved	R/W	Reserved	0
4-0	HMAXGRAD	R/W	Reserved	0C
0XD1 - LOW UP GAIN CONTROL				
7-5	Reserved	R/W	Reserved	0
4-0	LGRADUP	R/W	Reserved	0C
0XD2 - LOW DOWN GAIN CONTROL				
7-5	Reserved	R/W	Reserved	0
4-0	LGRADDN	R/W	Reserved	08
0XD3 - HIGH UP GAIN CONTROL				
7-5	Reserved	R/W	Reserved	0
4-0	HGRADUP	R/W	Reserved	04
0XD4 - HIGH DOWN GAIN CONTROL				
7-5	Reserved	R/W	Reserved	0
4-0	HGRADDN	R/W	Reserved	0C
0XD5 - LOW PASS FILTER COEFFICIENT				
7-4	Reserved	R/W	Reserved	0
3-0	LPFCOEF	R/W	Low pass filter coefficient control	4
0XD6 - PDF INDEX				
7-2	PDF_INDEX	R/W	Reserved	0
1	ACA_MASK	R/W	Reserved	0
0	READ_EN	R/W	Reserved	0
0XD7 - HISTOGRAM WINDOW H START				
7-0	HAVST_HIST	R/W	Histogram measure window horizontal start from H active	0
0XD8 - HISTOGRAM WINDOW H SIZE				
7-1	Reserved	R/W	Reserved	0
0	HAVSIZE_HIST_HI	R/W	MSB of histogram measure window horizontal size, total 9 bits	1
0XD9 - HISTOGRAM WINDOW H SIZE				
7-0	HAVSIZE_HIST_LO	R/W	LSB of histogram measure window horizontal size, total 9 bits	68
0XDA - HISTOGRAM WINDOW V START				
7-0	VAVST_HIST	R/W	Histogram measure window vertical start from V active	0
0XDB - HISTOGRAM WINDOW V SIZE				
7-1	Reserved	R/W	Reserved	0
0	VAVSIZE_HIST_HI	R/W	MSB of histogram measure window vertical size, total 9 bits	1
0XDC - HISTOGRAM WINDOW V SIZE				
7-0	VAVSIZE_HIST_LO	R/W	LSB of histogram measure window vertical size, total 9 bits	20

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XE0 - Y AVERAGE				
7-0	YAVG_RAW	R/W	Reserved	76
0XE1 - Y AVERAGE LIMIT				
7-0	YAVG_LIM	R/W	Reserved	75
0XE2 - LOW AVERAGE				
7-0	LOW_AVG	R/W	Reserved	4D
0XE3 - HIGH AVERAGE				
7-0	HIGH_AVG	R/W	Reserved	AB
0XE4 - Y MAX				
7-0	Y_MAX	R/W	Reserved	2A
0XE5 - Y MIN				
7-0	Y_MIN	R/W	Reserved	E0
0XE6 - MOFFSET				
7-0	MOFFSET	R/W	Reserved	07
0XE7 - LOW GAIN				
7-0	LGRAD	R/W	Reserved	EB
0XE8 - HIGH GAIN				
7-0	HGRAD	R/W	Reserved	03
0XE9 - LL SLOPE				
7-0	LL_SLOPE	R/W	Reserved	39
0XEA - LH SLOPE				
7-0	LH_SLOPE	R/W	Reserved	4F
0XEB - HL SLOPE				
7-0	HL_SLOPE	R/W	Reserved	3D
0XEC - HH SLOPE				
7-0	HH_SLOPE	R/W	Reserved	3B
0XED - X LOW				
7-0	X_LOW	R/W	Reserved	42
0XEE - X MEAN				
7-0	X_MEAN	R/W	Reserved	75
0XEF - X HIGH				
7-0	X_HIGH	R/W	Reserved	B0
0XF0 - Y LOW				
7-0	Y_LOW	R/W	Reserved	3D
0XF1 - Y MEAN				
7-0	Y_MEAN	R/W	Reserved	7C
0XF2 - Y HIGH				
7-0	Y_HIGH	R/W	Reserved	B4

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XF3 - ACA CONTROL				
7-2	Reserved	R/W	Reserved	-
1-0	DIS_LINE_EN	R/W	Reserved	2
0XF4 - ACA CONTROL				
7-1	Reserved	R/W	Reserved	-
0	DIS_LINE_SP_HI	R/W	Reserved	0
0XF5 - ACA CONTROL				
7-0	DIS_LINE_SP_LO	R/W	Reserved	0

CONFIDENTIAL


Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.


DATE	REVISION	CHANGE
May 2, 2024	2.01	Fixed typo with reg0x03[4] and updated the description for reg0x70[3].
Nov 19, 2021	2.00	Removed VBI feature bullets on page 1. Updated Links throughout. Updated Ordering Information table to new format, updated notes, added Note 3. Removed Closed Caption and Macrovision related registers: 0x0D, 0x1A, 0x1B, 0x40~42, 0x50, 0x53, 0x56 Reserved register bits: 0x30[3:0], 0x31[2:0], 0x54[6]. Update register name for 0x30. Removed About Intersil section. Updated POD L32.5X5H to the latest version, changes are as follows: -Added Note 7 for Edge Protection Technology -Updated D1 and E1 dimensions in Top View changing them from 4.75 to 4.71. -Updated side view by adding Edge protection information.
Sep 1, 2016	1.00	Added TW9992AT-NA1-GE is AEC-Q100 qualified to the features bullet on page 1. Updated the Pin description for Pins 29 and 30 on page 4. Changed "negative input" to "positive input" for Pin 29. Changed "positive input" to "negative input" for Pin 30. Removed the ambient temperature from the Thermal Information on page 6. Updated the Recommended Operating Conditions section on page 6. -Changed from "AVD,VDDM,VDD" to "AVD, VDDM, VDD18" -Changed from "VDD33...+2.97V to +3.6V" to "VDDI0...+1.62V to +3.6V" Updated the conditions in Electrical Specification table header from "VDD18 = AVDAD = AVDPLL = 1.8V, VDD33 = VDDO = 3.3V" to "VDD18 = AVDD = VDDML = 1.8V, VDDO = 3.3V". Updated Parameter name on page 7. -Changed from "YIN0~YIN3, CIN0,1, VIN0, 1 Input Range" to "YIN0~YIN7 Input Range". -Changed from "SOG0,1 Input Range" to "DIAG1, 2 Input Range". In the "The registers are organized in functional groups in this Register Summary." starting on page 14 updated the reset value for the following Registers: 1A, 51, 53, 54, 55, 94, and 95 to "-". In the "TW9992 Register Descriptions". -For 0x03 Register updated reset values to "-" for Bits 7-3 and Bits 1-0. -For 0x05 Register updated reset value to "-" for Bits 7-4. -For 0x36 Register (Bits 1-0) updated description. -For 0x37 Register updated reset value to "-" for Bits 7-6 and Bit 2. -For 0x3A Register updated reset value to "-" for Bits 7 and 3. -For 0x3C Register updated reset value to "-" for Bit 6. -For 0x3D Register updated reset value to "-" for Bits 7-3. -For 0x50 Register updated reset value to "-" for Bits 7-3. -For 0x61 Register updated reset value to "-" for Bits 7-4. -For 0x62 Register updated reset value to "-" for Bits 7-4. -For 0x75 Register updated reset value to "-" for Bit 7. -For 0x79 Register combined Bits 7 and 6. Updated POD L32.5x5H to the latest revision. Changes are as follows: - Detail "X" - Added dimple dimension 0.10 ±0.05 back on (left side). - Detail "X" - Changed the tolerance back (in the seating plane box) to 0.08. - Bottom View - Removed 0.15 ±0.10 this is a duplicate dim with detail A. - Bottom View - Extended the dimension line to the bottom of the exposed pad.
Mar 23, 2015	0.00	Initial Release

L32.5x5H

Rev 3, 8/2021



L32.5x5L
32 Lead Quad Flat No-Lead Plastic Package
Rev 0, 10/14



NOTES:

1. Dimensions are in millimeters.
Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Disclaimer Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/