



General Description

Renesas SLG7NT4503 is a low power and small form device. The SoC is housed in a 2mm x 3mm STQFN package which is optimal for using with small devices.


Features

- Low Power Consumption
- Pb-Free / RoHS Compliant
- Halogen-Free
- STQFN-20 Package


Output Summary

- 2 Outputs — Push Pull 2X
- 7 Outputs — Open Drain NMOS 1X

Pin Configuration



Block Diagram



Pin Configuration

Pin #	Pin Name	Type	Pin Description
1	VDD	PWR	Supply Voltage
2	SC_PWRGD_ATX	Digital Input	Digital Input without Schmitt trigger
3	CORE_1V1_EN/HPS_1V1_EN	Digital Output	Open Drain NMOS 1X
4	FPGA_1V2_EN	Digital Output	Open Drain NMOS 1X
5	FPGA1V8/HPS1V5_EN	Digital Output	Open Drain NMOS 1X
6	FPGA2V5/HPS2V5_EN	Digital Output	Open Drain NMOS 1X
7	FPGA3V3/HPS3V3_EN	Digital Output	Open Drain NMOS 1X
8	HPS_RST_N	Digital Output	Open Drain NMOS 1X
9	Soft Reset In	Digital Input	Digital Input without Schmitt trigger
10	Core_1V1_PWRGD	Digital Input	Digital Input without Schmitt trigger
11	GND	GND	Ground
12	HPS_1V1_PWRGD	Digital Input	Digital Input without Schmitt trigger
13	HPS_POR_N	Digital Output	Open Drain NMOS 1X
14	FPGA1V2_PWRGD	Digital Input	Digital Input without Schmitt trigger
15	FPGA1V8/HPS1V5_PWRGD	Digital Input	Digital Input without Schmitt trigger
16	FPGA2V5/HPS2V5_PWRGD	Digital Input	Digital Input without Schmitt trigger
17	FPGA3V3/HPS3V3_PWRGD	Digital Input	Digital Input without Schmitt trigger
18	ERROR	Digital Output	Push Pull 2X
19	ALL_PWRGD	Digital Output	Push Pull 2X
20	FPGA_PS_RESET	Digital Input	Digital Input without Schmitt trigger

Ordering Information

Part Number	Package Type
SLG7NT4503V	V=STQFN-20
SLG7NT4503VTR	VTR=STQFN-20 – Tape and Reel (3k units)

Absolute Maximum Conditions

Parameter	Min.	Max.	Unit
V _{HIGH} to GND	-0.3	7	V
Voltage at input pins	-0.3	7	V
Current at input pin	-1.0	1.0	mA
Storage temperature range	-65	150	°C
Junction temperature	--	150	°C
ESD Protection (Human Body Model)	2000	--	V
ESD Protection (Charged Device Model)	1300	--	V
Moisture Sensitivity Level	1		

Electrical Characteristics

(@ 25°C, unless otherwise stated)

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage		3	3.3	3.6	V
T _A	Operating Temperature		-40	25	85	°C
I _Q	Quiescent Current	Static inputs and outputs	--	1400	--	μA
V _O	Maximal Voltage Applied to any PIN in High-Impedance State		--	--	VDD	V
I _O	Maximal Average or DC Current (note 1)	Per Each Chip Side (PIN2-PIN10, PIN12-PIN20)	--	--	90	mA
V _{IH}	HIGH-Level Input Voltage	Logic Input, at VDD=3.3V	1.78	--	VDD	V
V _{IL}	LOW-Level Input Voltage	Logic Input, at VDD=3.3V	--	--	1.21	V
I _{IH}	HIGH-Level Input Current	Logic Input PINs; V _{IN} = VDD	-1.0	--	1.0	μA
I _{IL}	LOW-Level Input Current	Logic Input PINs; V _{IN} = 0V	-1.0	--	1.0	μA
V _{OH}	HIGH-Level Output Voltage	Push Pull, I _{OH} = 3mA, 2X Driver, at VDD=3.3 V	2.87	3.21	--	V
V _{OL}	LOW-Level Output Voltage	Open Drain, I _{OL} = 3mA, 1X Driver, at VDD=3.3 V	--	0.080	0.147	V
		Push Pull, I _{OL} = 3mA, 2X Driver, at VDD=3.3 V	--	0.060	0.108	
I _{OH}	HIGH-Level Output Current	Push Pull & PMOS OD, V _{OH} = 2.4 V, 2X Driver, at VDD=3.3 V	11.522	24.16	--	mA
I _{OL}	LOW-Level Output Current	Push Pull, V _{OL} = 0.4V, 2X Driver, at VDD=3.3 V	9.750	16.488	--	mA
		Open Drain, V _{OL} = 0.4V, 1X Driver, at VDD=3.3 V	7.313	12.37	--	
R _{PULL_UP}	Internal Pull Up Resistance	Pull up on PINs 3, 4, 5, 6, 7	7	10	13	kΩ
		Pull up on PIN 13	70	100	130	
R _{PULL_DOWN}	Internal Pull Down Resistance	Pull down on PINs 10, 12, 14, 15, 16, 17, 20	700	1000	1300	kΩ
T _{DLY0}	Delay0 Time	At temperature 25°C	4.86	5	5.16	s
		At temperature -20°C +45°C (note 1)	4.59	5	5.85	


T _{DLY1}	Delay1 Time	At temperature 25°C	194.68	200.02	205.73	ms
		At temperature -20°C +45°C (note 1)	183.68	200.02	233.33	
T _{DLY2}	Delay2 Time	At temperature 25°C	97.18	100.08	103.18	ms
		At temperature -20°C +45°C (note 1)	91.69	100.08	117.02	
T _{DLY7}	Delay7 Time	At temperature 25°C	975.6	1002.48	1031.19	ms
		At temperature -20°C +45°C (note 1)	920.5	1002.48	1169.55	
T _{SU}	Start up Time	From VDD rising past 1.6V	--	1	--	ms

1. Guaranteed by Design.


Functionality Waveforms

- D0 – PIN#2 (SC_PWRGD_ATX)
- D1 – PIN#10 (Core_1V1_PWRGD)
- D2 – PIN#12 (HPS_1V1_PWRGD)
- D3 – PIN#14 (FPGA1V2_PWRGD)
- D4 – PIN#15 (FPGA1V8/HPS1V5_PWRGD)
- D5 – PIN#16 (FPGA2V5/HPS2V5_PWRGD)
- D6 – PIN#17 (FPGA3V3/HPS3V3_PWRGD)
- D7 – PIN#20 (FPGA_PS_RESET)
- D8 – PIN#3 (CORE_1V1_EN/HPS_1V1_EN)
- D9 – PIN#4 (FPGA_1V2_EN)
- D10 – PIN#5 (FPGA1V8/HPS1V5_EN)
- D11 – PIN#6 (FPGA2V5/HPS2V5_EN)
- D12 – PIN#7 (FPGA3V3/HPS3V3_EN)
- D13 – PIN#13 (HPS_POR_N)
- D14 – PIN#19 (ALL_PWRGD)
- D15 – PIN#18 (ERROR)


1. Sequencer operation



2. Sequencer after latched reset state operation




3. Sequencer after reset signal on PIN20 (FPGA_PS_RESET) operation




Channel 1 (yellow/top line) – PIN#9 (Soft Reset In)

Channel 2 (light blue/2nd line) – PIN#8 (HPS_RST_N) with external 5kΩ pull up resistor

4. PIN8 (HPS_RST_N) operation



Package Top Marking




XXXXX – Part ID Field: identifies the specific device configuration
 DD – Date Code Field: Coded date of manufacture
 LLL – Lot Code: Designates Lot #
 C – Assembly Site/COO: Specifies Assembly Site/Country of Origin
 RR – Revision Code: Device Revision

Datasheet Revision	Programming Code Number	Locked Status	Part Code	Revision	Date
1.01	002	L	4503V	AA	02/25/2022

The IC security bit is locked/set for code security for production unless otherwise specified. Revision number is not changed for bit locking.

Package Drawing and Dimensions

20 Lead STQFN Package
JEDEC MO-220, Variation WECE
IC Net Weight: 0.015 g



Unit: mm

Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
A	0.50	0.55	0.60	D	2.95	3.00	3.05
A1	0.005	-	0.050	E	1.95	2.00	2.05
A2	0.10	0.15	0.20	L1	0.75	0.80	0.85
b	0.13	0.18	0.23	L2	0.55	0.60	0.65
e	0.40 BSC			L3	0.275	0.325	0.375


Tape and Reel Specification

Package Type	# of Pins	Nominal Package Size (mm)	Max Units		Reel & Hub Size (mm)	Trailer A		Leader B		Pocket (mm)	
			per reel	per box		Pockets	Length (mm)	Pockets	Length (mm)	Width	Pitch
STQFN 20L 2x3mm 0.4P Green	20	2x3x0.55	3000	3000	178/60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	Pocket BTM Length (mm)	Pocket BTM Width (mm)	Pocket Depth (mm)	Index Hole Pitch (mm)	Pocket Pitch (mm)	Index Hole Diameter (mm)	Index Hole to Tape Edge (mm)	Index Hole to Pocket Center (mm)	Tape Width (mm)
	A0	B0	K0	P0	P1	D0	E	F	W
STQFN 20L 2x3mm 0.4P Green	2.2	3.15	0.76	4	4	1.5	1.75	3.5	8

Refer to EIA-481 Specifications



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 3.3 mm³ (nominal). More information can be found at www.jedec.org.

Datasheet Revision History

Date	Version	Change
08/18/2014	0.10	New design for SLG46722
08/26/2014	0.11	Removed inverter from HPS_POR_N output
08/27/2014	0.12	Corrected Block Diagram, switched to internal version style
09/19/2014	0.13	Updated Device Revision Table
10/06/2014	0.14	Updated Lock status
10/20/2014	1.0	Production Release
02/25/2022	1.01	Updated Company name and logo

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.