

SLG59H1343C

A Reverse Blocking 70 mΩ, 1.5 A nFET Load Switch in 1.46 mm² WLCSP

Operating from a 2.7 V to 5.5 V power supply, the SLG59H1343C is a self-powered, high-performance, 70 mΩ nFET load switch designed for high-side power-rail applications up to 1.5 A. When ON, internal reverse-current protection will quickly open the switch in the event of a reverse-voltage condition is detected (a $V_{OUT} > V_{IN} + 50$ mV condition opens the switch). When OFF, an internal back-to-back reverse-current blocking circuit prevents reverse path leakage current.

Applications

- Fast Turn On/Off power rail switching
- Frequent wake & sleep power cycle
- Mobile devices and portable devices

Features

- Integrated 1.5 A Continuous I_{DS} nFET Load Switch
- Integrated Low $R_{DS\text{ON}}$ nFET switch: 70 mΩ
- Input Voltage: 2.7 V to 5.5 V
- Operating Temperature: -40 °C to 85 °C
- Resistor-adjustable Active Current Limit
 - ±10% accuracy for 0.27 A to 1.81 A Current Limit Thresholds
 - ±15% accuracy for < 0.27 A Current Limit Thresholds
- Open Drain \overline{FLT} Signaling
- Input Over-Voltage Protection
- Absolute V_{IN} maximum voltage rating: 28 V_{DC}
- Over-temperature Protection
- Under-Voltage Lockout
- True Reverse-Current Blocking
- Active Low ON signal control
- Low θ_{JA} , 9-pin 1.21 mm x 1.21 mm, 0.4 mm pitch 9L WLCSP Packaging
 - Pb-Free / Halogen-Free / RoHS compliant





Figure 1. Block Diagram

Contents

| | |
|--|-----------|
| 1. Pin Assignments | 3 |
| 1.1 Pin Descriptions | 3 |
| 2. Specifications | 4 |
| 2.1 Absolute Maximum Ratings | 4 |
| 2.2 Electrical Specifications | 4 |
| 3. Typical Performance Graphs and Operation Waveforms | 7 |
| 3.1 Timing Parameter Details | 7 |
| 3.2 RDSON vs. Temperature and VIN | 7 |
| 3.3 IACL vs. RSET and VIN | 8 |
| 3.4 IACL vs. Temperature, VIN, and RSET | 8 |
| 3.5 Typical Turn ON Operation Waveforms | 9 |
| 3.6 Typical Turn OFF Operation Waveforms | 10 |
| 3.7 Typical FLT Operation Waveforms | 12 |
| 3.8 Typical ACL Operation Waveforms | 13 |
| 3.9 Typical OVP Operation Waveforms | 13 |
| 4. Application Information | 15 |
| 4.1 SLG59H1343C Current Limiting Operation | 15 |
| 4.2 SLG59H1343C FLT Operation | 15 |
| 4.3 Setting the SLG59H1343C Output Current Limit with RSET | 15 |
| 4.4 Power Dissipation Considerations | 16 |
| 4.5 Layout Guidelines | 17 |
| 4.5.1 SLG59H1343C Evaluation Board | 17 |
| 4.5.2 EVB Configuration | 18 |
| 5. Package Outline Drawings | 19 |
| 5.1 Package Outline Drawing | 19 |
| 5.2 Recommended PCB Landing Pattern | 20 |
| 5.3 Recommended Reflow Soldering Profile | 21 |
| 6. Marking Diagram | 22 |
| 7. Packing Specifications | 23 |
| 7.1 Tape and Reel Specifications | 23 |
| 7.2 Carrier Tape Drawing and Dimensions | 23 |
| 8. Ordering Information | 24 |
| 9. Revision History | 24 |

1. Pin Assignments



9L WLCSP
(Laser Marking View)

Top View

1.1 Pin Descriptions

| Pin # | Pin Name | Type | Pin Description |
|--------|----------|--------|---|
| A1, B1 | OUT | MOSFET | Output terminal connection of the n-channel MOSFET. Capacitors used at OUT should be rated at a voltage higher than maximum output voltage ever present. |
| A2, B2 | GND | GND | Ground connection. Connect this pin to system analog or power ground plane. |
| A3, B3 | IN | MOSFET | Input terminal connection of the n-channel MOSFET. Capacitors used at IN should be rated at a voltage higher than maximum input voltage ever present. |
| C1 | FLT | Output | An open drain output, \overline{FLT} is asserted within T_{FLT_LOW} when a current-limit condition is detected. |
| C2 | RSET | Input | A 1%-tolerance, metal-film resistor between 6.49 kΩ and 604 Ω sets the SLG59H1343C's active current limit. A 6.49 kΩ resistor sets the SLG59H1343C's active current limit to 0.16 A and a 604 Ω resistor sets the active current limit to 1.81 A. In addition, it is recommended to bypass the RSET pin to GND with a 10 pF capacitor. |
| C3 | ON | Input | A high-to-low transition on this pin initiates the operation of the SLG59H1343C. ON is an asserted LOW, level-sensitive CMOS input with $V_{IL_ON} < 0.65$ V and $V_{IH_ON} > 1.15$ V. While there is an internal pull-down circuit to GND ($\sim 14 \text{ M}\Omega$), connect this pin directly to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller. |

2. Specifications

2.1 Absolute Maximum Ratings

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
|------------------------------|---|---|------|------|------|------|
| V_{IN} | Power Switch Input Voltage | | -- | -- | 28 | V |
| V_{OUT} to GND | Power Switch Output Voltage to GND | Continuous | -0.3 | -- | 6 | V |
| ON , FLT , $RSET$ to GND | ON , FLT , and $RSET$ Pin Voltages to GND | | -0.3 | -- | 6 | V |
| T_S | Storage Temperature | | -65 | -- | 140 | °C |
| ESD_{HBM} | ESD Protection | Human Body Model | 2000 | -- | -- | V |
| ESD_{CDM} | ESD Protection | Charged Device Model | 1000 | -- | -- | V |
| ESD_{SYS} | IEC 61000-4-2 System ESD | Air Gap (V_{IN} , V_{OUT} , V_{ON} to GND) | 15 | -- | -- | kV |
| | | Contact (V_{IN} , V_{OUT} , V_{ON} to GND) | 8 | -- | -- | kV |
| MSL | Moisture Sensitivity Level | | | | 1 | |
| θ_{JA} | Package Thermal Resistance, Junction-to-Ambient | 1.21 x 1.21 mm 9L WLCSP; Determined using a 0.5 in ² , 1 oz .copper pad under each IN and OUT terminal and FR4 pcb material. | -- | 76 | -- | °C/W |
| W_{DIS} | Package Power Dissipation | | -- | -- | 1 | W |
| MOSFET IDS_{PK} | Peak Current from IN to OUT | Maximum pulsed switch current, pulse width < 1 ms, 1% duty cycle | -- | -- | 2.1 | A |

2.2 Electrical Specifications

Typical values are at $V_{IN} = 5$ V, $C_{IN} = 1 \mu F$, $C_{LOAD} = 1 \mu F$, and $T_A = 25$ °C. Min/Max values are $T_A = -40$ °C to 85 °C; unless otherwise noted.


| Parameter | Description | Conditions | Min | Typ | Max | Unit |
|-------------------|---|---|-----|------|-----|------|
| V_{IN} | Power Switch Input Voltage | -40 °C to 85 °C | 2.7 | -- | 5.5 | V |
| $V_{IN(UVLO)}$ | V_{IN} Undervoltage Lockout Threshold | $V_{IN} \uparrow$ | -- | 2.45 | -- | V |
| | | $V_{IN} \downarrow$ | -- | 2.25 | -- | V |
| $V_{IN(OVP)}$ | V_{IN} Overvoltage Lockout Threshold | $V_{IN} \uparrow$ | 5.5 | 5.8 | 6 | V |
| | | $V_{IN} \downarrow$ | -- | 5.5 | -- | V |
| $V_{IN(OVP)_HYS}$ | V_{IN} Overvoltage Lockout Hysteresis | $V_{IN} \downarrow$ | -- | 300 | -- | mV |
| t_{OVP} | OVP Response Time | V_{IN} step from 5.5 V to 6 V; $I_{DS} = 0.5$ A, $C_{LOAD} = 1 \mu F$; $T_A = 25$ °C | 1 | -- | 10 | μs |
| I_{IN} | Power Switch Current (Pin A3, B3) | When OFF, No load; V_{OUT} = Open; $V_{ON} = 5$ V | -- | 0.5 | 2 | μA |
| | | When ON, No load | -- | 65 | 100 | μA |
| I_{ON_LKG} | ON Pin Input Leakage | $V_{ON} = 0$ V to 5 V | -- | -- | 1 | μA |

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
|------------------------|--|--|------|------|------|------|
| RDS _{ON} | ON Resistance | V _{IN} = 3.0 V, I _{DS} = 0.5 A | -- | 90 | -- | mΩ |
| | | V _{IN} = 3.5 V, I _{DS} = 0.5 A | -- | 80 | -- | mΩ |
| | | V _{IN} = 3.7 V, I _{DS} = 0.5 A | -- | 75 | 105 | mΩ |
| | | V _{IN} = 4.0 V, I _{DS} = 0.5 A | -- | 75 | -- | mΩ |
| | | V _{IN} = 4.5 V, I _{DS} = 0.5 A | -- | 75 | -- | mΩ |
| | | V _{IN} = 5.0 V, I _{DS} = 0.5 A | -- | 70 | 100 | mΩ |
| | | V _{IN} = 5.5 V, I _{DS} = 0.5 A | -- | 70 | -- | mΩ |
| MOSFET IDS | Current from IN to OUT | Continuous | -- | -- | 1.5 | A |
| I _{LIMIT} | Active Current Limit, I _{ACL} | V _{IN} = 5 V; R _{SET} = 2.1 kΩ; C _{IN} = 30 μF; C _{RSET} = 10 pF; V _{OUT} > 1.68 V; C _{LOAD} = 1 μF | 0.47 | 0.52 | 0.57 | A |
| | | V _{IN} = 5 V; R _{SET} = 1.07 kΩ; C _{IN} = 30 μF; C _{RSET} = 10 pF; V _{OUT} > 1.68 V; C _{LOAD} = 4.4 μF | 0.92 | 1.02 | 1.12 | A |
| T _{ACL} | Active Current Limit Response Time | I _{DS} > I _{ACL} ; V _{OUT} ≤ V _{IN} ; V _{IN} = 5 V; C _{LOAD} = 1 μF | -- | 140 | -- | μs |
| T _{HACL} | Hard Active Current Limit Response Time | I _{DS} > I _{ACL} ; V _{OUT} = 0 V; V _{IN} = 5 V; R _{SHORT} = 300 mΩ; C _{LOAD} = 1 μF | -- | 130 | -- | μs |
| I _{FET_OFF} | MOSFET OFF Leakage Current | V _{ON} = 5.5 V; V _{OUT} = 0 V; V _{IN} = 5.5 V | -- | 0.5 | 4 | μA |
| V _{RVD_T} | Reverse-voltage Detect Threshold Voltage | V _{OUT} – V _{IN} : | -- | 50 | -- | mV |
| T _{RVD_T} | Reverse-voltage Detect Threshold Response Time | | -- | 2 | -- | μs |
| V _{RVD_HYS} | Reverse-voltage Detect Hysteresis | | -- | 50 | -- | mV |
| I _{REVERSE} | MOSFET Reverse Leakage Current | V _{IN} = 0 V; ON = HIGH; V _{OUT} = 5.5 V | -- | 0.05 | 0.8 | μA |
| T _{ON_Delay} | ON Delay Time | 90% ON to 10% V _{OUT} ↑; V _{IN} = 5 V; R _{LOAD} = 100 Ω, C _{LOAD} = 1 μF | -- | 1 | -- | ms |
| T _{Total_ON} | Total Turn ON Time | 90% ON to 90% V _{OUT} ↑; V _{IN} = 5 V; R _{LOAD} = 100 Ω, C _{LOAD} = 1 μF | -- | 2 | -- | ms |
| T _{RISE} | V _{OUT} Rise Time | 10% V _{OUT} to 90% V _{OUT} ↑; V _{IN} = 5 V; R _{LOAD} = 100 Ω, C _{LOAD} = 1 μF | -- | 1 | -- | ms |
| T _{OFF_Delay} | OFF Delay Time | 10% ON to 90% V _{OUT} ↓; V _{IN} = 5 V; R _{LOAD} = 100 Ω, C _{LOAD} = 1 μF | -- | 10 | -- | μs |
| T _{FALL} | V _{OUT} Fall Time | 90% V _{OUT} to 10% V _{OUT} ; ON = LOW-to-HIGH; V _{IN} = 5 V; R _{LOAD} = 100 Ω, C _{LOAD} = 1 μF | -- | 250 | -- | μs |
| T _{FLT_LOW} | FLT Assertion Time | Abnormal Step Load Current event to FLT ↓; | -- | 8 | -- | ms |
| T _{FLTVOL} | FLT Output Low Voltage | I _{SINK} = 10 mA; V _{IN} = 5 V; | -- | 0.1 | 0.2 | V |
| | | I _{SINK} = 10 mA; V _{IN} = 3.5 V; | -- | 0.15 | 0.3 | V |

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
|---------------------------|---------------------------------------|--|------|-----|------|------|
| I _{FLT} _Leakage | FLT Output High Leakage Current | V _{IN} = 5 V; Switch is in On state | -- | -- | 1 | µA |
| V _{IH_ON} | High Input Voltage on ON pin | V _{IN} = 2.7 V to 5.5 V | 1.15 | -- | -- | V |
| V _{IL_ON} | Low Input Voltage on ON pin | V _{IN} = 2.7 V to 5.5 V | -0.3 | 0 | 0.65 | V |
| THERM _{ON} | Thermal Protection Shutdown Threshold | | -- | 150 | -- | °C |
| THERM _{OFF} | Thermal Protection Restart Threshold | | -- | 130 | -- | °C |


3. Typical Performance Graphs and Operation Waveforms

3.1 Timing Parameter Details




*Rise and Fall Times of the ON Signal are 100 ns


3.2 RDS_{ON} vs. Temperature and V_{IN}



3.3 I_{ACL} vs. R_{SET} and V_{IN}



3.4 I_{ACL} vs. Temperature, V_{IN} , and R_{SET}



3.5 Typical Turn ON Operation Waveforms




Figure 2. Typical Turn ON operation waveform for $V_{IN} = 2.7$ V, $R_{LOAD} = 100 \Omega$, $C_{LOAD} = 1 \mu F$






Figure 3. Typical Turn ON operation waveform for $V_{IN} = 5$ V, $R_{LOAD} = 100 \Omega$, $C_{LOAD} = 1 \mu F$

Figure 4. Typical Turn ON operation waveform for $V_{IN} = 5\text{ V}$, $R_{LOAD} = 100\text{ }\Omega$, $C_{LOAD} = 4.4\text{ }\mu\text{F}$

3.6 Typical Turn OFF Operation Waveforms

Figure 5. Typical Turn OFF operation waveform for $V_{IN} = 2.7\text{ V}$, $R_{LOAD} = 100\text{ }\Omega$, $C_{LOAD} = 1\text{ }\mu\text{F}$




Figure 6. Typical Turn OFF operation waveform for $V_{IN} = 5\text{ V}$, $R_{LOAD} = 100\text{ }\Omega$, $C_{LOAD} = 1\text{ }\mu\text{F}$




Figure 7. Typical Turn OFF operation waveform for $V_{IN} = 5\text{ V}$, $R_{LOAD} = 100\text{ }\Omega$, $C_{LOAD} = 4.4\text{ }\mu\text{F}$

3.7 Typical FLT Operation Waveforms




Figure 8. FLT assertion operation waveform for $V_{IN} = 5 \text{ V}$, $R_{LOAD} = 3.9 \Omega$, $R_{SET} = 1.07 \text{ k}\Omega$, $C_{LOAD} = 1 \mu\text{F}$






Figure 9. FLT de-assertion operation waveform for $V_{IN} = 5 \text{ V}$, $R_{LOAD} = 3.9 \Omega$, $R_{SET} = 1.07 \text{ k}\Omega$, $C_{LOAD} = 1 \mu\text{F}$

3.8 Typical ACL Operation Waveforms

Figure 10. Typical ACL operation waveform for $V_{IN} = 5\text{ V}$, $R_{LOAD} = 3.9\text{ }\Omega$, $R_{SET} = 1.07\text{ k}\Omega$, $C_{LOAD} = 1\text{ }\mu\text{F}$

3.9 Typical OVP Operation Waveforms

Figure 11. OVP Response operation waveform for V_{IN} step from 4 V to 6 V, no R_{LOAD} , no C_{LOAD}




Figure 12. Typical Overvoltage Protection operation waveform for V_{IN} step from 4 V to 6 V to 4 V, no R_{LOAD} , no C_{LOAD}

4. Application Information

4.1 SLG59H1343C Current Limiting Operation

After power up the output current is initially limited to the Active Current Limit (I_{ACL}) specification listed in the Electrical Characteristics table. The ACL monitor's response time is very fast and is triggered within a few microseconds to sudden (transient) changes in load current. When a load current overload is detected, the ACL monitor increases the FET resistance to keep the current from exceeding the power switch's I_{ACL} threshold. During active current-limit operation, V_{OUT} is also reduced by $I_{ACL} \times RDS_{ON(ACL)}$.

When a current-limit event is detected, the \overline{FLT} signal becomes asserted in approximately T_{FLT_LOW} and the SLG59H1343C operates in constant current mode with the output current set by R_{SET} (see R_{SET} -Current Limit Table). The SLG59H1343C continues to operate in constant current mode indefinitely until the current-limit event has elapsed.

4.2 SLG59H1343C \overline{FLT} Operation

As previously stated in the Pin Description section, the open-drain \overline{FLT} output is asserted when an active-current limit (ACL) condition is detected. This output becomes asserted in T_{FLT_LOW} upon the detection of a fault condition. If the \overline{ON} pin is toggled LOW-to-HIGH while the \overline{FLT} output is low, the \overline{FLT} output is deasserted without delay.

4.3 Setting the SLG59H1343C Output Current Limit with R_{SET}

The current-limit operation of the SLG59H1343C begins by choosing the appropriate $\pm 1\%$ -tolerance R_{SET} value for the application. The recommended range for R_{SET} is:

$$6.49 \text{ k}\Omega \geq R_{SET} \geq 604 \text{ }\Omega$$

which corresponds to an output constant current limit in the following range:

$$0.16 \text{ A} \leq I_{ACL} \leq 1.81 \text{ A}$$

Table 1: Setting Current Limit Threshold vs. R_{SET} , $C_{IN} = 30 \mu\text{F}$, $C_{RSET} = 10 \mu\text{F}$

| $R_{SET} (\Omega)$ | Min. Current Limit (A) | Typ. Current Limit (A) | Max. Current Limit (A) | Recommended Max. $C_{LOAD} (\mu\text{F})$ |
|--------------------|------------------------|------------------------|------------------------|---|
| 604 | 1.63 | 1.81 | 1.99 | 220 |
| 680 | 1.45 | 1.61 | 1.77 | 220 |
| 866 | 1.13 | 1.26 | 1.39 | 220 |
| 1070 | 0.92 | 1.02 | 1.12 | 220 |
| 1200 | 0.82 | 0.91 | 1.00 | 220 |
| 1330 | 0.74 | 0.82 | 0.90 | 220 |
| 1500 | 0.66 | 0.73 | 0.80 | 220 |
| 1740 | 0.57 | 0.63 | 0.69 | 220 |
| 2100 | 0.47 | 0.52 | 0.57 | 220 |
| 2320 | 0.42 | 0.47 | 0.52 | 10 |
| 2550 | 0.38 | 0.43 | 0.47 | 4.4 |
| 2940 | 0.33 | 0.37 | 0.41 | 2.2 |
| 3400 | 0.29 | 0.32 | 0.35 | 2.2 |
| 4020 | 0.24 | 0.27 | 0.30 | 1 |
| 4990 | 0.18 | 0.21 | 0.24 | 1 |
| 6490 | 0.13 | 0.16 | 0.19 | 0.47 |

4.4 Power Dissipation Considerations

The junction temperature of the SLG59H1343C depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the $R_{DS\text{ON}}$ generated voltage drop across each power MOSFET. While the primary contributor to the increase in the junction temperature of the SLG59H1343C is the power dissipation of its power MOSFETs, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD_{\text{TOTAL}} = R_{DS\text{ON}} \times I_{DS}^2$$

where:

PD_{TOTAL} = Total package power dissipation, in Watts (W)

$R_{DS\text{ON}}$ = Power MOSFET ON resistance, in Ohms (Ω)

I_{DS} = Output current, in Amps (A)

and

$$T_J = PD_{\text{TOTAL}} \times \theta_{JA} + T_A$$

where:

T_J = Die junction temperature, in Celsius degrees ($^{\circ}\text{C}$)

θ_{JA} = Package thermal resistance, in Celsius degrees per Watt ($^{\circ}\text{C}/\text{W}$) – highly dependent on pcb layout

T_A = Ambient temperature, in Celsius degrees ($^{\circ}\text{C}$)

In nominal operating mode, the SLG59H1343C's power dissipation can also be calculated by taking into account the voltage drop across the switch ($V_{IN} - V_{OUT}$) and the magnitude of the switch's output current (I_{DS}):

$$PD_{\text{TOTAL}} = (V_{IN} - V_{OUT}) \times I_{DS} \text{ or}$$

$$PD_{\text{TOTAL}} = (V_{IN} - (R_{LOAD} \times I_{DS})) \times I_{DS}$$

where:

PD_{TOTAL} = Total package power dissipation, in Watts (W)

V_{IN} = Switch input Voltage, in Volts (V)

R_{LOAD} = Output Load Resistance, in Ohms (Ω)

I_{DS} = Switch output current, in Amps (A)

V_{OUT} = Switch output voltage, or $R_{LOAD} \times I_{DS}$

In current-limit mode, the SLG59H1343C's power dissipation can be calculated by taking into account the voltage drop across the load switch ($V_{IN}-V_{OUT}$) and the magnitude of the output current in current-limit mode (I_{ACL}):

$$PD = (V_{IN}-V_{OUT}) \times I_{ACL} \text{ or}$$

$$PD = (V_{IN} - (R_{LOAD} \times I_{ACL})) \times I_{ACL}$$

where:

PD = Power dissipation, in Watts (W)

V_{IN} = Input Voltage, in Volts (V)

R_{LOAD} = Load Resistance, in Ohms (Ω)

I_{ACL} = Output limited current, in Amps (A)

$V_{OUT} = R_{LOAD} \times I_{ACL}$

4.5 Layout Guidelines

1. Since the IN and OUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with an absolute minimum widths of 15 mils (0.381 mm) per Ampere. A representative layout, shown in [Figure 13](#) illustrates proper techniques for heat to transfer as efficiently as possible out of the device;
2. To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C_{IN} and output C_{LOAD} low-ESR capacitors as close as possible to the SLG59H1343Cs IN and OUT pins;
3. The GND pin should be connected to system analog or power ground plane.

4.5.1 SLG59H1343C Evaluation Board:

A High Voltage GreenFET Evaluation Board for SLG59H1343C is designed according to the statements above and is illustrated on [Figure 13](#). Please note that evaluation board has Sense pads. They cannot carry high currents and dedicated only for RDSON evaluation




Figure 13. SLG59H1343C Evaluation Board




Figure 14. SLG59H1343C Evaluation Board Connection Circuit


4.5.2 EVB Configuration

1. Connect oscilloscope probes to VIN, VOUT, ON, etc.;
2. Turn on Power Supply and set desired V_{IN} from 2.7 V...5.5 V range;
3. Toggle ON signal High or Low to observe SLG59H1343C operation;


5. Package Outline Drawings

5.1 Package Outline Drawing

9 Pin WLCSP Green Package 1.21 mm x 1.21 mm




5.2 Recommended PCB Landing Pattern



5.3 Recommended Reflow Soldering Profile


For successful reflow of the SLG59H1343C a recommended thermal profile is illustrated below:



Note: This reflow profile is for classification/preconditioning and are not meant to specify board assembly profile. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed parameters depicted on figure above.

Please see more information on IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.553 mm³ (nominal).

6. Marking Diagram




7. Packing Specifications

7.1 Tape and Reel Specifications

| Package Type | # of Pins | Nominal Package Size [mm] | Max Units | | Reel & Hub Size [mm] | Leader (min) | | Trailer (min) | | Tape Width [mm] | Part Pitch [mm] |
|--|-----------|---------------------------|-----------|---------|----------------------|--------------|-------------|---------------|-------------|-----------------|-----------------|
| | | | per Reel | per Box | | Pockets | Length [mm] | Pockets | Length [mm] | | |
| WLCSP9L 1.21x1.21 mm 0.4P Green | 9 | 1.21 x 1.21 x 0.586 | 3,000 | 3,000 | 178 / 60 | 100 | 400 | 100 | 400 | 8 | 4 |

7.2 Carrier Tape Drawing and Dimensions

| Package Type | Pocket BTM Length | Pocket BTM Width | Pocket Depth | Index Hole Pitch | Pocket Pitch | Index Hole Diameter | Index Hole to Tape Edge | Index Hole to Pocket Center | Tape Width |
|--|-------------------|------------------|--------------|------------------|--------------|---------------------|-------------------------|-----------------------------|------------|
| | A0 | B0 | K0 | P0 | P1 | D0 | E | | |
| WLCSP 9L 1.21x 1.21 mm 0.4P Green | 1.38 | 1.38 | 0.7 | 4 | 4 | 1.5 | 1.75 | 3.5 | 8 |



Note: 1. Orientation in carrier: Pin1 is at upper left corner (Quadrant 1).

Refer to EIA-481 specification

8. Ordering Information

| Part Number ^{[1][2]} | Part Code Marking | Package Description (RoHS Compliant) | Pkg. Dwg # | Carrier Type [3] | Temp. Range |
|-------------------------------|----------------------|---|---------------|---------------------|--------------|
| SLG59H1343C | 343C | 1.21 x 1.21, 9L WLCSP | 9L WLCSP | Reel, 3k | -40 to +85°C |

1. These Pb-free WLCSP packaged products employ special Pb-free material sets; molding compounds/die attach materials and SnAgCu - e1 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free WLCSP packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
2. The Moisture Sensitivity Level (MSL) rating is 1. For more information about MSL, see [TB363](#).
3. See [TB347](#) for details about reel specifications.

9. Revision History

| Revision | Date | Description |
|----------|--------------|--------------------|
| 1.0 | Jul 26, 2023 | Production Release |