

## **Triple Rail High Voltage Gate Driver**


#### **Features**

- 5 V Power supply
- Drain Voltage Range 1.0 V to 20 V
- · Internal Gate Voltage Charge Pump
- · Controlled Load Discharge Rate
- · Controlled Turn on Slew Rate
- TDFN-8 Package

#### **Application Functions**

- Power Supply Sequencing with ramp/delay/discharge control
- Power Rail "Soft" Switch
- · Hot Plugging Applications
- Low Transient Load Switching
- Replace high cost P-channel MOSFETs with lower cost N-channel MOSFETs

#### **Pin Configuration**



#### **Environmental**

- · Pb-Free / RoHS Compliant
- · Halogen Free

#### **Target Application Products**

- · Notebook & Netbook Battery Packs
- Notebook & Netbook Sleep Mode Circuits
- Server Load Switches
- Gaming Sleep Mode Power Switches
- Communications Power Switches

#### **Block Diagram**

Note: Drain voltage of FET3 cannot exceed 5V due to reliability issue of SLG55321  $V_D = 20V Max^*$ VCC = 5Vdischarge device 5V 3.3V 1.5V D 5  $1k\Omega$ ON ☐2 G1/G2/G3 7 FET1 FET2 FET3 **DIS3 8** DIS2 3 Vs S/DIS1 6 **GND** LOAD1 LOAD2 LOAD3

The highest V<sub>D</sub> being switched must be at FET1 and pin 5

SLG55321  $V_G$  is pumped to  $V_D$  + 8 V min



## **SLG55321-130010V**

#### **Pin Description**

Pin Name	Pin Number	Туре	Pin Description
VCC	1	Power	Supply Voltage
ON	2	Input	CMOS Logic Level
DIS2	3	Output	Discharge Connection for Load2.
GND	4	GND	Ground
D	5	Input	FET Drain Connection (Connect to FET with highest V <sub>D</sub> voltage)
S/DIS1	6	Input/Output	Source Connection, Discharge Connection for Load1
G1/G2/G3	7	Output	FET Gate Drive for FET1, FET2, FET3. A minimum of a 1 k $\Omega$ resistor must be placed between the gate of MOSFET 1 and the gate of MOSFET 2 and another 1 k $\Omega$ resistor between the gate of MOSFET 2 and the gate of MOSFET 3.
DIS3	8	Output	Discharge Connection for Load3. Cannot exceed 5V.

#### Overview

The SLG55321 N-Channel FET Gate Drivers are used for controlling and ramping slew rate of the source voltage on N-Channel FET switches from a CMOS logic level input. Intended as a supporting control element for switched voltage rails in energy efficient, advanced power management systems, the SLG55321 also integrates circuits to discharge opened switched voltage rails. The gate driver is available in a variety of configurations supporting a range of turn-on slew rates from 0.80 V/ms up to 2 V/ms which, depending on load supplying source voltages in the range of 1.0 V to 20 V results in ramp times from 200  $\mu$ s to over 20ms (see Application Section). Additionally, an internal discharge circuit provides a controlled path to remove charge from open power rails. The SLG55321 gate drive is packaged in an 8 pin DFN package.

When used with external N-Channel FETs, the SLG55321 supports low transient, energy efficient switching of high current loads at source voltages ranging from 1.0 V to 20 V.

#### **Ordering Information**

Part Number	Ramp Slew Rate (Volts/ms)	Delay Time (ms)	Discharge Resistor (ohms)	Package Type
SLG55321-130010V	1.30	0.5	200	TDFN-8
SLG55321-130010VTR	1.30	0.5	200	TDFN-8 - Tape and Reel (3k units)

000-0055321-102 Page 2 of 9



#### **Absolute Maximum Conditions**

Parameter	Min.	Max.	Unit
V <sub>D</sub> or V <sub>S</sub> to GND	-0.3	40.0	V
Voltage at Logic Input pins	-0.3	6.5	V
Current at input pin	-1.0	1.0	mA
Storage temperature range	-65	150	°C
Operating temperature range	-55	125	°C
Junction temperature		150	°C
ESD Human Body Model		2000	V
ESD Machine Model		200	V
Moisture Sensitivity Level		1	

## Electrical Characteristics (-10°C to 75°C)

Symbol	Parameter	Condition/Note	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Supply Voltage		4.75	5.0	5.25	V
T <sub>VCC_RAMP</sub>	V <sub>CC</sub> Ramp-up Rate	See Note 1	0.25			V/ms
		V <sub>G</sub> not ramping FET = ON			80	μΑ
Iq	Quiescent Current	V <sub>G</sub> not ramping FET = OFF		0.1	1	μΑ
		V <sub>G</sub> ramping FET = OFF to ON		600	1500	μА
$V_D$	FET Drain Voltage		1.0		21	V
$V_{GS}$	Gate-Source Voltage		8.0	11.5	13	V
C <sub>G</sub>	FET Gate Capacitance		500		18000	pF
R <sub>ISO</sub>	Isolation Resistor	External	1	-		kΩ
T <sub>DELAY</sub>	Ramp Delay Range		0.25	0.5	0.75	ms
T <sub>SLEW</sub>	FET Turn on Slew Rate		0.91	1.3	1.69	V/ms
I <sub>DISCHARGE</sub>	Internal Discharge Resistor	Nominal discharge time of ~100ms 10mA max rate	140	200	260	Ω
		DIS3	40		600	Ω
V <sub>IH</sub>	HIGH-level input voltage	ON (200mV Hysteresis)	2.4		5.5	V
V <sub>IL</sub>	LOW-level Input voltage	ON (200mV Hysteresis)			0.4	V
I <sub>G_OL</sub>	Gate Drive Sink Current		400			μΑ
I <sub>G_OH</sub>	Gate Drive Source Current		32			μΑ
I <sub>D_IH</sub>	Drain Pin Current	V <sub>D</sub> = 20V in Standby			<1.0	μΑ
I <sub>S_IH</sub>	Source Pin Current Quiesent	V <sub>S</sub> = 20V			<1.0	μΑ

Note 1: If  $T_{VCC\ RAMP} > 5$  V/ms and ON is asserted, Gate charging will begin after 1 ms.

000-0055321-102 Page 3 of 9




#### **Application Example**

In a typical application, de-asserting ON (low) turns off the external power N-FET. When the FET is turned off, the voltage at the load is discharged through a resistor (400 Ohms to 1000 Ohms or Open) internal to the SLG55321 with the discharge current limited to a maximum of 10mA. When ON is asserted (high), gate voltage is not applied to the gate of the external power N-FET until after DLY\_t then the gate source (Vgs) voltage is ramped up to 11.5 V above the source voltage V<sub>S</sub> at a slew rate determined by the internal slew rate control element internal to the SLG55321. Monotonic rise of Vs is maintained even as ID increases dramatically after the load device turn on threshold voltage is reached. After the source voltage has ramped up to its maximum steady state value, the Open Drain PG (Power Good) signal is asserted. PG may be used as the ON control of a second SLG55321 thereby providing power on sequence control of a number of switched power rails, or used in a 'wired and' with other PG signals to indicate all switched power rails are in a power good condition.

The devices will not operate if Vcc is below 3.5 V and will not operate until V<sub>D</sub> reaches 0.8 V.

The waveforms shown illustrate the monotonic rise of the source voltage of a FET as gate voltage is controlled to accommodate for variations in load current as the voltage is applied.




000-0055321-102 Page 4 of 9



#### **Delay Time and Slew Rates**

The two components of controlling the application of FET source voltage to the load are a fixed time delay before beginning turn on of the FET (DLY\_t below) and the Slew Time of the source voltage (Slew\_t below). The Delay Time before gate voltage to the FET is applied is 250 µs independent of FET drain voltage, source voltage or SLG55321 supply voltage.




Having control over the Slew Rate of the FET's source voltage as the FET is turning on is important in controlling dv/dt caused transients. A power FET, for example, switching a 5 V rail which has a total of 500  $\mu$ F of decoupling, fully on in 10  $\mu$ s will generate a 250 A current surge which is very undesirable. If the FET turn on time can be stretched to 1ms, the current surge to charge the decoupling capacitors is reduced to 2.5 A. The SLG55321 controls slew rate of a FET's source voltage as it is turned on. A range of slew rates are available as device order options. Obviously the time to fully slew the source voltage to fully on is a function of the drain supply voltage. The table and graph below shows source voltage ramp times for various slew rates supported by the SLG55321 for a range of specific source voltages.

Slew Rates	Ramp Times (ms) vs. Source Voltages (V)								
(V/ms)	1.1 V 1.5 V 1.8 V 3.3 V 5.0 V 12 V						18.5 V		
1.30	0.83	1.13	1.35	2.48	3.75	9.00	13.88		


<sup>\*</sup> The minimum time that ON can be de-asserted between switching cycles is 100 ms.

000-0055321-102 Page 5 of 9





#### **Package Top Marking System Definition**



XX - Part ID Field: identifies the specific device configuration

A - Assembly Code Field: Assembly Location of the device.

DD - Date Code Field: Coded date of manufacture

Lot Code: Designates Lot #Revision Code: Device Revision


000-0055321-102 Page 6 of 9



# SLG55321-130010V

#### **Package Drawing and Dimensions**

#### 8 Lead TDFN Package



Note: Bottom side metal plate is at ground potential


000-0055321-102 Page 7 of 9

## **Tape and Reel Specifications**

Backago	# of	Nominal	Max	Units	Reel &	Leade	r (min)	Trailer (min)		Tape Part	
Package Type	Pins	Package Size [mm]	per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]		Pitch [mm]
TDFN 8L Green	8	2 x 2 x 0.75	3,000	3,000	178 / 60	100	400	100	400	8	4

## **Carrier Tape Drawing and Dimensions**

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge		Tape Width
	A0	В0	K0	P0	P1	D0	E	F	W
TDFN 8L Green	2.3	2.3	1.05	4	4	1.55	1.75	3.5	8



## **Recommended Reflow Soldering Profile**

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 3.00 mm<sup>3</sup> (nominal). More information can be found at www.jedec.org.

000-0055321-102 Page 8 of 9



# SLG55321-130010V

## **Revision History**

Date	Version	Change			
2/9/2022	1.02	Updated Company name and logo Fixed typos			
7/29/2017	1.01	Added MSL			

000-0055321-102 Page 9 of 9

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.