

RRW40120

High Voltage Gate Driver for High-Side and Low-Side Switching Devices

Description

The RRW40120 is a high voltage and high frequency gate driver for high-side (HS) and low-side (LS) switching devices optimized for Renesas SuperGaN® FET and conventional power MOSFET. The driver IC includes an HS driver and an LS driver with independent input signals for maximum control flexibility. The HS and LS are also controlled independently with matching propagation delay. The RRW40120 is suitable for application circuits with HS and LS switching devices in topologies such as LLC, active clamp flyback, full-bridge, inverter and many variants from flyback, forward and resonant converters.

The RRW40120 accepts CMOS/TTL compatible signal for easy interfacing with various controllers and microcontrollers. Additionally, the driver features under voltage lockout (UVLO) and interlocking protections for reliable operation.

Features

- 600 V HS/LS Driver with 150 mA@12 V output optimized for SuperGaN® FET (RRW40120-002) and 1.2A@12 V for MOSFET (RRW40120-102)
- CMTI ± 50 V/ns
- Ultra-low power consumption
- Switching frequency up to 500 kHz
- Interlocking function for shoot-through protection
- UVLO protection for both channels

Applications

- RapidCharge™ AC/DC adapters
- TV power
- Power tools
- SSL applications
- Motor drive

Contents

1. Overview	4
1.1 Block Diagram	4
1.2 Typical Application	4
2. Pin Information	5
2.1 Pin Assignments	5
2.2 Pin Descriptions	5
3. Specifications	6
3.1 Absolute Maximum Ratings	6
3.2 Recommended Operating Conditions	6
3.3 Thermal Specifications	6
3.4 Electrical Specifications	7
4. Functional Description	9
4.1 Pin Detail	9
4.1.1 Pins 1, 2, 3, 4, 11 – NC	9
4.1.2 Pin 5 – HIN	9
4.1.3 Pin 6 – LIN	9
4.1.4 Pin 7 – GND	9
4.1.5 Pin 8 – VCC	9
4.1.6 Pin 9 – PGND	9
4.1.7 Pin 10 – LG	9
4.1.8 Pin 12 – VS	9
4.1.9 Pin 13 – HG	9
4.1.10 Pin 14 – VB	9
4.2 Power Supply and Undervoltage Lockout Protection	9
4.3 Logic Inputs	10
4.4 Interlocking	10
4.5 Switching Timing Relationships	11
5. Package Outline Drawing	12
6. Ordering Information	12
7. Revision History	13

Figures

Figure 1. Functional Block Diagram..... 4

Figure 2. Simplified Application Schematic..... 4

Figure 3. 14 Pin SOIC Package..... 5

Figure 4. Input Logic State..... 10

Figure 5. Input/Output Timing Relationships..... 11

Tables

Table 1. Pin Descriptions..... 5

Table 2. Absolute Maximum Ratings..... 6

Table 3. Recommended Operating Conditions..... 6

Table 4. Thermal Specifications 6

Table 5. Electrical Specifications 7

Table 6. Input/Output Truth Table..... 10

Table 7. Ordering Information..... 12

1. Overview

1.1 Block Diagram




Figure 1. RRW40120 Block Diagram

1.2 Typical Application




Figure 2. RRW40120 Typical Application Circuit

2. Pin Information

2.1 Pin Assignments



Figure 3. Pin Assignments – Top View

2.2 Pin Descriptions

Table 1. Pin Descriptions

Pin Number	Pin Name	Type	Description
1, 2, 3, 4, 11	NC	No Connect	Not connected
5	HIN	Analog input	High-side driver logic input
6	LIN	Analog input	Low-side driver logic input
7	GND	Ground	Signal ground
8	VCC	Power	IC power supply
9	PGND	Ground	Low-side return
10	LG	Analog output	Low-side gate drive output
12	VS	Analog input/output	High-side return
13	HG	Analog input/output	High-side gate drive output
14	VB	Analog input/output	High-side power supply

3. Specifications

3.1 Absolute Maximum Ratings

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Unit
Low-side power supply	V_{VCC}	-1	20	V
High-side power supply (V_{VS} referenced)	V_{BS}	-1	20	V
High-side power supply	V_{VB}	$V_{VCC} - 5$	700	V
High-side return voltage (GND referenced)	V_{VS}	-1	700	V
High-side gate drive output voltage	V_{HG}	$V_{VS} - 0.5$	$V_{VB} + 0.5$	V
Low-side output voltage	V_{LG}	-1	20	V
Input signal voltage (HIN/LIN)	V_{IN}	-1	5.5	V
Allowable V_{VS} transient (GND referenced)	dV_{VS}/dt	-50	50	V/ns
Allowable negative voltage on VS pin	V_{S_MIN}	-5		V
Junction temperature	T_{JMAX}	-40	+150	°C
Storage temperature range	T_{ST}	-55	+150	°C
Human body model (tested per JS-001-2017)	V_{ESDHBM}	-	±2000	V
Charged device model (tested per JS-002-2014)	V_{ESDCDM}	-	±1000	V
Latch-up (tested per JESD78E; Class 2, Level A)	-	-	±100	mA

3.2 Recommended Operating Conditions

Table 3. Recommended Operating Conditions

Parameter	Symbol	Minimum	Maximum	Unit
Ambient temperature	T_A	-40	125	°C
Junction temperature	T_J	-40	150	°C
Supply voltage	V_{VCC}	10	18	V
Bootstrap supply voltage, $V_{VB} - V_{VS}$	V_{BS}	10	18	V
High-side return voltage	V_{VS}	-1	600	V

3.3 Thermal Specifications

Table 4. Thermal Specifications

Parameter	Package	Symbol	Condition	Typical Value	Unit
Thermal Resistance	SOIC-14 Package	θ_{JA}	Junction to ambient	69.8	°C/W
		θ_{JC}	Junction to case	33.5	

3.4 Electrical Specifications

Recommended operating conditions unless otherwise noted. $V_{IN} = 0\text{ V to }5\text{ V}$, $V_{VCC} = 15\text{ V}$, $C_{VCC} = C_{BS} = 4.7\text{ }\mu\text{F}$, $T_A = -40\text{ }^\circ\text{C to }+125\text{ }^\circ\text{C}$, typical values are at $T_A = +25\text{ }^\circ\text{C}$, unless otherwise specified.

Table 5. Electrical Specifications

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Low-side Driver Section Power Supply						
Start-up threshold	$V_{VCC(ST)}$	V_{VCC} rising RRW40120-002 option	6.7	7.3	7.7	V
		V_{VCC} rising RRW40120-102 option	-	8.7	-	V
Under-voltage lockout threshold	$V_{VCC(UVL)}$	V_{VCC} falling RRW40120-002 option	6	6.5	7	V
		V_{VCC} falling RRW40120-102 option	-	8	8.5	V
Quiescent VCC supply current	I_{QCC}	$V_{VCC} = V_{BS} = 10\text{ V}$, $H_{IN} = L_{IN} = 0\text{ V}$	-	100	-	μA
Start-up current	$I_{VCC(ST)}$	$V_{VCC} = 5\text{ V}$, VB pin floats	-	-	10	μA
High-side Driver Section Power Supply						
V_{BS} supply start-up threshold	$V_{BS(ST)}$	RRW40120-002 option	6.7	7.3	7.7	V
		RRW40120-102 option	-	8	-	V
V_{BS} supply under-voltage lockout threshold	$V_{BS(UVL)}$	RRW40120-002 option	6	6.5	7	V
		RRW40120-102 option	-	7.5	8	V
Quiescent V_{BS} supply current	I_{QBS}	$V_{VCC} = V_{BS} = 10\text{ V}$, $H_{IN} = L_{IN} = 0\text{ V}$,	-	30	-	μA
High-side leakage current	I_{LK}	$V_B = H_G = V_S = 600\text{ V}$, $V_{VCC} = V_{HIN} = L_{IN} = 0\text{ V}$	-	-	10	μA
Input Section						
Logic high threshold for HIN/LIN pin	V_{IN+}		2.0	2.2	2.5	V
Logic low threshold HIN/LIN pin	V_{IN-}		0.9	1.1	1.5	V
HIN/LIN pin input bias current	I_{IN+}	$V_{HIN}/L_{IN} = 5\text{ V}$	-	12	18	μA
Clamped voltage at HIN and LIN pin	V_{IN_CLP}	@25 μA sinking current ¹	-	5.3	-	V
Output Driver Section						
HS peak sourcing current for turn-on	$I_{O+(HS)}$	25 $^\circ\text{C}$, $V_{BS} = 12\text{ V}$, $V_{HG} = 0\text{ V}$, V_{VS} referenced RRW40120-002 option ¹	-	150	-	mA
		25 $^\circ\text{C}$, $V_{BS} = 12\text{ V}$, $V_{HG} = 0\text{ V}$, V_{VS} referenced RRW40120-102 option ¹	-	1.2	-	A
HS peak sinking current for turn-off	$I_{O-(HS)}$	25 $^\circ\text{C}$, $V_{BS} = 12\text{ V}$, $V_{HG} = 12\text{ V}$, V_{VS} referenced RRW40120-002 option ¹	-	1	-	A
		25 $^\circ\text{C}$, $V_{BS} = 12\text{ V}$, $V_{HG} = 12\text{ V}$, V_{VS} referenced RRW40120-102 option ¹	-	1.5	-	A

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
LS peak sourcing current for turn-on	$I_{O+(LS)}$	25 °C, $V_{VCC} = 12\text{ V}$, $V_{LG} = 0\text{ V}$ RRW40120-002 option ¹	-	150	-	mA
		25 °C, $V_{VCC} = 12\text{ V}$, $V_{LG} = 0\text{ V}$ RRW40120-102 option ¹	-	1.2	-	A
LS peak sinking current for turn-off	$I_{O-(LS)}$	25 °C, $V_{VCC} = 12\text{ V}$, $V_{LG} = 12\text{ V}$ RRW40120-002 option ¹	-	1	-	A
		25 °C, $V_{VCC} = 12\text{ V}$, $V_{LG} = 12\text{ V}$ RRW40120-102 option ¹	-	1.5	-	A
Drive pin default pull down resistance	R_{PD}	$V_O = 1\text{ V}$	-	30	-	k Ω
Dynamic Characteristics						
Driving rise time	t_{R_M}	$V_{BS} = V_{VCC} = 12\text{ V}$, $C_{LOAD} = 1\text{ nF}$, 10% ~ 90%	-	50	-	ns
Driving fall time	t_{F_M}	$V_O = 12\text{ V}$, $C_{LOAD} = 1\text{ nF}$, 90%~ 10%	-	10	-	ns
High-side driver turn-on propagation delay	T_{ON_DHS}	$V_{BS} = 12\text{ V}$, $C_{LOAD} = 10\text{ pF}$ time between 10% of rising edge	-	50	-	ns
High-side driver turn-off propagation delay	T_{OFF_DHS}	$V_O = 12\text{ V}$, $C_{LOAD} = 10\text{ pF}$, time between 10% of falling edge	-	50	-	ns
Low-side driver turn-on propagation delay	T_{ON_DLS}	$V_{VCC} = 12\text{ V}$, $C_{LOAD} = 10\text{ pF}$, time between 10% of rising edge	-	50	-	ns
Low-side driver turn-off propagation delay	T_{OFF_DLS}	$V_O = 12\text{ V}$, $C_{LOAD} = 10\text{ pF}$, time between 10% of falling edge	-	50	-	ns
Delay matching time (HS and LS turn-on/off)	T_{DM}	Same as above	-	-	20	ns

1. These parameters are not 100% tested. They are guaranteed by design.

4. Functional Description

4.1 Pin Detail

4.1.1 Pins 1, 2, 3, 4, 11 – NC

Not connected.

4.1.2 Pin 5 – HIN

Logic input for the high-side driver.

4.1.3 Pin 6 – LIN

Logic input for the low-side driver.

4.1.4 Pin 7 – GND

Signal ground.

4.1.5 Pin 8 – VCC

Power supply for the device during normal operation. The device starts up when V_{VCC} reaches start-up threshold and shuts down when V_{VCC} drops to under voltage-lockout (UVLO) threshold. A decoupling capacitor of 0.1 μF or so should be connected across VCC and GND.

4.1.6 Pin 9 – PGND

Low-side supply return.

4.1.7 Pin 10 – LG

Low-side gate driver output.

4.1.8 Pin 12 – VS

High-side power supply return.

4.1.9 Pin 13 – HG

High-side gate drive output.

4.1.10 Pin 14 – VB

High-side power supply. Bypass this pin to VS pin with a suitable capacitor to sustain bootstrap circuit operation, typically 10 times larger than gate capacitance.

4.2 Power Supply and Undervoltage Lockout Protection

The RRW40120 is supplied by V_{VCC} and V_{BS} . V_{VCC} supplies logic circuit and low-side output buffer. V_{BS} supplies high-side output buffer through a bootstrap capacitor C_{BS} between VB and VS pin, which is charged up by V_{VCC} through the external bootstrap diode.

The RRW40120 has internal UVLO protection feature on both V_{VCC} and V_{BS} power supplies. It ensures the device drives external power devices only when the gate supply voltage is sufficient for power devices to avoid excessive conduction losses.

When V_{VCC} drops below the $V_{VCC(UVL)}$ threshold, the UVLO circuit sets both LG and HG to be low, and shutdown the device. When V_{VCC} reaches $V_{VCC(ST)}$ again, the device returns to normal operation and set LG and HG based on inputs.

When V_{BS} drops below the $V_{BS(UVL)}$ threshold, the UVLO circuit sets HG to be low. V_{BS} reaches $V_{BS(ST)}$ again, the device sets HG based on HIN.

Both the V_{CC} and V_{BS} UVLO circuits have hysteresis to prevent chatter due to ground noise in the power supply and to keep normal operation if there is a small drop in the power supply.

4.3 Logic Inputs

The RRW40120 has two logic inputs:

- HIN: high-side driver input
- LIN: low-side driver input.

The logic inputs are CMOS/TTL compatible for easy interfacing with various controllers and microcontrollers. Both logic inputs have internal 650 k Ω pull-down resistors, as shown in the block diagrams, which guarantee the input logic state is held in the low state whenever any of the input pins are in the floating condition.

Figure 4 shows the input signal to the RRW40120 and the corresponding logic state.




Figure 4. Input Logic State

4.4 Interlocking

The RRW40120 has interlocking function, which guarantees that when inputs HIN and LIN are both high, both outputs LG and HG stay low.

Table 6 shows the input/output truth table of RRW40120.

Table 6. Input/Output Truth Table

Input		Output	
HIN	LIN	HG	LG
L	L	L	L
L	H	L	H
H	L	H	L
H	H	L	L

4.5 Switching Timing Relationships

Figure 5 shows the timing relationships between the input and output signals, including the definition of T_{ON_DHS} , T_{OFF_DHS} , T_{ON_DLS} , and T_{OFF_DLS} .




Figure 5. Input/Output Timing Relationships

5. Package Outline Drawing

The package outline drawing is accessible from the Renesas website:

<https://www.renesas.com/en/document/psc/14-soicn-865-x-390-x-175-mm-body-127-mm-pitch>

The package information is the most current data available and is subject to change without revision of this document.

6. Ordering Information

Table 7. Ordering Information

Part Number	Driver Output Voltage	LS Start-up Threshold	LS UVLO Threshold	HS Start-up Threshold	HS UVLO Threshold	Peak Source Current with 12V Supply	Peak Sink Current with 12V Supply	Package Description	Carrier Type
RRW40120-002	HS: V_{VCC} , LS: V_{BS}	7.3 V	6.5 V	7.3 V	6.5 V	150 mA	1 A	SOIC-14	Tape and Reel ¹
RRW40120-102	HS: V_{VCC} , LS: V_{BS}	8.7 V	8 V	8 V	7.5 V	1.2 A	1.5 A	SOIC-14	Tape and Reel ¹

1. Tape and Reel packing quantity is 2500/reel. Minimum packing quantity is 2500.

7. Revision History

Revision	Date	Description
1.00	Sep 29, 2026	Initial release.