

RC32312, RC32308

FemtoClock™ 3 Jitter Attenuator and Multi-Frequency Clock Synthesizer

The RC32312/RC32308 is an ultra-low phase noise jitter attenuator, multi-frequency synthesizer, synchronous Ethernet synchronizer, and digitally controlled oscillator (DCO). This flexible, low-power device outputs clocks with 25fs RMS jitter supporting 112Gbps and 224Gbps SerDes.

Applications

- Jitter attenuation for:
 - · 112Gbps and 224Gbps SerDes
 - 100 / 200 / 400 / 800 / 1600 Gbps Ethernet PHYs
- Synchronous Ethernet timing cards and line cards
- Switches and routers
- Medical imaging
- Test and measurement

Features

- Jitter 25fs RMS, 12kHz to 20MHz with 4MHz HPF
- Output frequency range:
 - · 4kHz to 1GHz for differential outputs
 - 4kHz to 250MHz for single-ended outputs
- Up to 12 HCSL (AC-LVPECL) or LVDS outputs with independent integer dividers; differential outputs can be configured as two single-ended outputs

- Up to four clock inputs that can each be configured as differential or as two single-ended inputs
- Input frequency range:
 - 1kHz to 1GHz for differential inputs
 - · 1kHz to 250MHz for single-ended inputs
- Compliant to ITU-T G.8262 and G.8262.1
- · Hitless reference switching, manual or automatic
- DPLL input-to-output phase variation ≤ 500ps
- DCO frequency resolution < 10⁻¹³
- Factory programmable internal OTP
- RC32312
 - · 4 inputs and 12 outputs
 - 9 × 9 mm, 64-VFQFPN
- RC32308
 - · 3 inputs and 8 outputs
 - 7 × 7 mm. 48-VFQFPN
- Operating voltage: 1.8V
 - Serial ports support 1.8V or 3.3V
- Operating temperature:
 - · -40°C to 85°C ambient
 - -40°C to 105°C board




Figure 1. Typical Wireline Infrastructure Use Case




Figure 2. RC32312 Block Diagram




Figure 3. RC32308 Block Diagram

Contents

1.	Pin Ir	formation	. 7
	1.1	Pin Assignments	. 7
	1.2	Pin Descriptions	. 7
2.	Spec	ifications	10
	2.1	Absolute Maximum Ratings	
	2.2	Thermal Resistance	
	2.3	Recommended Operating Conditions	
	2.4	APLL Phase Jitter	
	2.5	FOD Phase Jitter	
	2.6	Power Supply Noise Rejection	
	2.7	Crystal Oscillator Input and APLL AC/DC Electrical Characteristics	
	2.8	Recommended Crystal Characteristics	
	2.9	Clock Input (CLKIN/nCLKIN) AC/DC Characteristics	
	2.10	Output Frequencies and Start-Up Time	
	2.11	Phase and Frequency Uncertainty	
	2.12		
		LVCMOS Output AC/DC Characteristics	
	2.14	LVDS Output AC/DC Characteristics	
	2.15	HCSL Output AC/DC Characteristics	
	2.16	Power Supply Current	
	2.17	GPIO and Serial Port DC Electrical Characteristics	
	2.18	CMOS GPIO and Serial Port Common Electrical Characteristics	
	2.19	I ² C Bus Slave Timing Diagram	
	2.20	I ² C Bus Slave Timing Characteristics	
	2.21	I ² C Bus AC/DC Electrical Characteristics	
		SPI Slave Timing Diagrams	
		SPI Slave Timing Characteristics	
3.		tional Description	
٥.	3.1	Overview	
	3.1	Device Frequency Reference	
	3.3	Analog PLL	
	3.4	Integer Output Dividers.	
	3.5	Fractional Output Dividers	
	3.6	Divider Synchronization	
	3.7	Digital PLL	
	5.1	3.7.1 DPLL Free-run State	
		3.7.2 DPLL Acquire State	
		3.7.3 DPLL Normal State	
		3.7.4 DPLL Holdover State.	
		3.7.5 DPLL Hitless Switch State	
	3.8	DPLL External Feedback	
	3.9	DPLL Reference Switching.	
	0.0	3.9.1 Hitless Reference Switching	
		3.9.2 Aligned Reference Switching	
	3.10	Clock Output Enable.	
	3.11	Reference Monitors	
	3.12	Status and Control	
	_		
4.	• • •	cations Information	
	4.1	Power Considerations	
	4.2	Power-On Reset and Reset Controller	
	4.3	Recommendations for Unused Input and Output Pins	
		4.3.1 CLKIN/nCLKIN Pins	26

RC32312, RC32308 Datasheet

		4.3.2	LVCMOS Control Pins	26
		4.3.3	LVCMOS Output Pins	
		4.3.4	Differential Output Pins	
	4.4	Overdr	riving the Crystal Interface	
	4.5		ntial Output Termination	
		4.5.1	Direct-Coupled HCSL Terminations	
		4.5.2	Direct-Coupled LVDS Termination	. 28
		4.5.3	AC-Coupled Differential Termination	. 28
		4.5.4	AC-Coupled LVPECL (AC-LVPECL) Termination	. 29
5.	Pack	age Out	tline Drawingstline Drawings	. 30
6.	Devi	ce ID Re	egister	. 30
7.	Mark	ing Diag	gram	. 30
8.	Orde	ering Info	ormation	. 30
9.	Revi	sion His	story	. 31

Figures

Figure 1. Typical Wireline Infrastructure Use Case	1
Figure 2. RC32312 Block Diagram	2
Figure 3. RC32308 Block Diagram	2
Figure 4. I ² C Bus Slave Timing Diagram	
Figure 5. SPI Slave Timing Diagrams	
Figure 6. Master Reset Sequence Initiation	25
Figure 7. LVCMOS Driver to Crystal Input Interface	26
Figure 8. LVPECL Driver to Crystal Input Interface	26
Figure 9. Internal Termination Resistors for Differential Drivers	27
Figure 10. HCSL Internal Termination	27
Figure 11. HCSL External Termination	28
Figure 12. LVDS Termination	28
Figure 13. AC-Coupled Differential Termination	29
Figure 14. AC-LVPECL Termination for LVPECL Receiver with Internal Termination Resistors and Biasing	29

RC32312, RC32308 Datasheet

Tables

Table 1. Pin Descriptions	. 7
Table 2. Input Characteristics	. 9
Table 3. Absolute Maximum Ratings	. 10
Table 4. Thermal Resistance	. 10
Table 5. Recommended Operating Conditions	. 11
Table 6. APLL Phase Jitter	. 11
Table 7. FOD Phase Jitter	. 11
Table 8. Power Supply Noise Rejection	. 12
Table 9. Crystal Oscillator Input and Analog PLL AC/DC Characteristics	. 12
Table 10. Recommended Crystal Characteristics	. 13
Table 11. Clock Input (CLKIN/nCLKIN) AC/DC Characteristics	. 13
Table 12. Output Frequencies and Start-Up Time	. 14
Table 13. Phase and Frequency Uncertainty	. 14
Table 14. Output-to-Output and Input-to-Output Skew	. 15
Table 15. LVCMOS Output AC/DC Characteristics	. 15
Table 16. LVDS Output AC/DC Characteristics	. 16
Table 17. HCSL Output AC/DC Characteristics	
Table 18. Power Supply Current	
Table 19. GPIO and Serial Port DC Electrical Characteristics	
Table 20. CMOS GPIO Common Electrical Characteristics	
Table 21. I ² C Bus Slave Timing Characteristics	
Table 22. I ² C Bus AC/DC Electrical Characteristics	
Table 23. SPI Slave Timing Characteristics	
Table 24. Recommended Free-Running Freguency Accuracy by Application	. 22

1. Pin Information

1.1 Pin Assignments

Top View

(9 × 9 mm, 0.5mm lead pitch) (7 × 7 mm, 0.5mm lead pitch) nOUT0 nOUT2 OUT0 noUT1 OUT1 OUT2 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 no UT 0 V_{DD_}FOD(no UT1 48 V_{DD04} V_{DD_VCO} 1 47 OUT4 LOCK 2 48 47 46 45 44 43 42 41 40 39 38 37 46 nOUT4 V_{DDXO_DCD} 3 36 V_{DDO5} 45 GPI06 XIN 4 35 OUT5 LOCK 2 XOUT 5 44 V_{DD O5} 34 nOUT5 3 V_{DDXO} DCD 43 OUT5 nCS A0 6 XIN 4 33 GPIO1 42 nOUT5 SDO A1 7 XOUT 5 32 GPIO2 41 GPIO1 V_{DD D33_SERIAL} 8 RC32312 6 nCS_A0 RC32308 31 nOUT6 (GND ePAD) 40 GPIO2 9 V_{DDD33 DIA} SDO_A1 7 30 OUT6 (GND ePAD) 10 39 nOUT6 V_{DD} CLK 29 V_{DD 06} 8 CLKIN2 11 38 OUT6 V_{DDD33_DIA} 9 28 GPIO3 37 nCLKIN2 12 V_{DDO6} V_{DD_CLK} 10 27 nOUT7 36 GPIO3 CLKIN1 13 CLKIN1 11 26 OUT7 35 nOUT7 nCLKIN1 14 nCLKIN1 12 25 V_{DD07} CLKIN0 15 34 OUT7 13 14 15 16 17 18 19 20 21 22 23 24 nCLKIN0 16 33 V_{DD07} V_{DD09_FOD2} CLKIN3 nCLKIN3 eTUO_n OUT9 SCL_SLCK VDD 08_FOD1
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 OUT11 nOUT 10 OUT10 nouT9 OUT9 nOUT8 OUT8 nCLKIN3 V_{DD009}

Top View

1.2 Pin Descriptions

Table 1. Pin Descriptions

Pin Name	Pin N	umber	Time	Description			
Pin Name	RC32312	RC32308	Туре	Description			
XIN	4	4	I	Crystal oscillator / xCXO input.			
XOUT	5	5	0	Crystal oscillator output.			
CLKIN0	15	13	I				
nCLKIN0	16	14	I				
CLKIN1	13	11	1				
nCLKIN1	14	12	1	Clock reference input, differential pair / single-ended.			
CLKIN2	11	-	I	CLKINx indicates the positive pin of a differential pair. nCLKINx indicates the negative pin of differential pair.			
nCLKIN2	12	-	1				
CLKIN3	19	17	1				
nCLKIN3	20	18	1				
OUT0	60	45	0				
nOUT0	59	44	0				
OUT1	58	43	0				
nOUT1	57	42	0	Clock output, differential pair / single ended. LVDS, HCSL, or LVCMOS.			
OUT2	54	-	0	OUTx indicates the positive pin of a differential pair. nOUTx indicates the negative pin of a differential pair.			
nOUT2	53	-	0	7			
OUT3	52	39	0				
nOUT3	51	38	0				

Table 1. Pin Descriptions (Cont.)

Pin Name	Pin N	umber	Type	Description		
riii Naiile	RC32312	RC32308	Туре	Description		
OUT4	47	-	0			
nOUT4	46	-	0			
OUT5	43	35	0			
nOUT5	42	34	0	Clock output, differential pair / single ended. LVDS, HCSL, or LVCMOS OUTx indicates the positive pin of a differential pair.		
OUT6	38	30	0	nOUTx indicates the positive pin of a differential pair.		
nOUT6	39	31	0	7		
OUT7	34	26	0			
nOUT7	35	27	0			
OUT8	31	23	0			
nOUT8	30	22	0			
OUT9	29	21	0			
nOUT9	28	20	0	Clock output, differential pair / single ended. LVDS, HCSL, or LVCMO		
OUT10	25	-	0	OUTx indicates the positive pin of a differential pair. nOUTx indicates the negative pin of a differential pair.		
nOUT10	24	-	0			
OUT11	23	-	0			
nOUT11	22	-	0			
nMR	64	48	I	Active-low master reset. The V_{DDO0} pin must be powered to ensure proper operation.		
nCS_A0	6	6	I	I2C mode: address bit 0. SPI mode: active-low chip select.		
SCL_SCLK	17	15	I/O	I ² C Mode: I ² C interface bi-directional clock. SPI Mode: serial clock.		
SDA_SDIO	18	16	I/O	I ² C mode: I ² C interface bi-directional serial data. SPI 3-wire mode: bi-directional serial data. SPI 4-wire mode: input serial data.		
SDO_A1	7	7	I/O	I ² C mode: address bit 1. SPI 3-wire mode: unused. SPI 4-wire mode: output serial data.		
GPIO0	62	47	I/O			
GPIO1	41	33	I/O			
GPIO2	40	32	I/O			
GPIO3	36	28	I/O	General purpose input/output.		
GPIO4	63	-	I/O			
GPIO5	49	-	I/O			
GPIO6	45	-	I/O			
LOCK	2	2	0	Lock indicator. This pin is GPIO8 with gpio_func default = 0x1B (APLI lock).		
V _{DD_CLK}	10	10	Power	Power supply for CLKINx buffers, dividers, muxes, and the TDC. 1.8\ is supported.		
V _{DD_VCO}	1	1	Power	Power supply for the VCO. 1.8V is supported.		
V _{DDD33_DIA}	9	9	Power	Power supply for digital core, digital in FODs, and digital in the APLL. 1.8V and 3.3V are supported. 1.8V is recommended for lowest power consumption during normal operation.		
V _{DDD33_SERIAL}	8	8	Power	Power supply for serial port. 1.8V and 3.3V are supported.		
V _{DDO0}	61	46	Power	Power supply for OUT0/nOUT0, IOD0, GPIO0, GPIO4, and nMR. 1.8 is supported.		
V _{DDO1_FOD0}	56	-	Power	Power supply for OUT1/nOUT1, IOD1, and FOD0. 1.8V is supported.		
V _{DDO1}	-	41	Power	Power supply for OUT1/nOUT1 and IOD1. 1.8V is supported.		
V _{DD_FOD0}	_	40	Power	Power supply for FOD0. 1.8V is supported.		

Table 1. Pin Descriptions (Cont.)

Pin Name	Pin Number		Time	Description		
Pin Name	RC32312	RC32308	Type	Description		
V _{DDO2}	55	-	Power	Power supply for OUT2/nOUT2 and IOD2. 1.8V is supported.		
V _{DDO3}	50	37	Power	Power supply for OUT3/nOUT3, IOD3, and GPIO5. 1.8V is supported.		
V _{DDO4}	48	-	Power	Power supply for OUT4/nOUT4, IOD4, and GPIO6. 1.8V is supported.		
V _{DDO5}	44	36	Power	Power supply for OUT5/nOUT5, IOD5 and GPIO1. 1.8V is supported.		
V _{DDO6}	37	29	Power	Power supply for OUT6/nOUT6, IOD6, and GPIO2. 1.8V is supported.		
V _{DDO7} 33 25		Power	Power supply for OUT7/nOUT7, IOD7, and GPIO3. 1.8V is supported.			
V _{DDO8_FOD1}	32	24	Power	Power supply for OUT8/nOUT8, IOD8, and FOD1. 1.8V is supported.		
V _{DDO9}	27	-	Power	Power supply for OUT9/nOUT9 and IOD9. 1.8V is supported.		
V _{DDO9_} FOD2	-	19	Power	Power supply for OUT9/nOUT9, IOD9, FOD2, and FOD calibration. For the RC32308, the V _{DDO9_FOD2} pin must be powered if "any" of the FODs are used. 1.8V is supported.		
V _{DDO10_FOD2}	26	-	Power	Power supply for OUT10/nOUT10, IOD10, FOD2, and FOD calibration. For the RC32312, the V _{DDO10_FOD2} pin must be powered if "any" of the FODs are used. 1.8V is supported.		
V _{DDO11}	21	-	Power	Power supply for OUT11/nOUT11 and IOD11. 1.8V is supported.		
V _{DDXO_DCD}	3	3	Power	Power supply for the analog reference and the LOCK output. 1.8V is supported.		
V _{SS}	ePad	ePad	Power	Device ePad. Must be connected to ground.		

Table 2. Input Characteristics

Symbol	Pa	rameter	Condition	Minimum	Typical	Maximum	Unit
		CLKIN/nCLKIN	-	-	3	-	
C _{IN}	Input capacitance	nMR, nCS_A0, SDO_A1, GPIOx, SCL_SCLK, SDA_SDIO	-	-	4	-	pF
		nMR	-	-	98	-	
R _{PULLUP}	Input pull-up resistor	nCS_A0, SDO_A1, GPIOx	-	-	53	-	kΩ
R _{PULLDOWN}	Input pull-down resistor	nCS_A0, SDO_A1, GPIOx	-	-	53	-	kΩ

2. Specifications

2.1 Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings

Symbol	Parameter	Condition	Minimum	Maximum	Unit	
V _{DD33}	Supply Voltage with Respect to Ground	V _{DDD33_Serial} , V _{DDD33_DIA}	-0.5	3.63	V	
V _{DD18}	Supply Voltage with Respect to Ground	V _{DD_CLK} , V _{DDXO_DCD} , V _{DD_VCO} , V _{DD05_FOD0} , V _{DD06_FOD1} , V _{DD09_FOD2}	-0.5	1.89	V	
V _{IN}		XIN [1]	-0.5	1.32		
		GPIOx used as inputs, nMR [2]	-0.5	V _{DDOx} + 0.3		
	Input Voltage	CLKINx	-0.5	V _{DD_CLK} + 0.3	V	
		nCS_A0, SDO_A1, SCL_SCLK, SDA_SDIO	-0.5	3.63		
		GPIOx used as inputs, nMR	-	±25		
I _{IN}	Input Current	CLKINx	-	±50	mA	
'IN		nCS_A0, SDO_A1, SCL_SCLK, SDA_SDIO	-	±25	110 (
		OUTx, nOUTx	-	30		
	Output Current - Continuous	LOCK, SDO_A1, SCL_SCLK, SDA_SDIO	-	25	mA	
		GPIOx used as outputs	-	25		
I _{OUT}		OUTx, nOUTx	-	60		
	Output Current - Surge	LOCK, SDO_A1, SCL_SCLK, SDA_SDIO	-	50	mA	
		GPIOx used as outputs	-	- 50		
T _J	Maximum Junction Temperature	-	-	150	°C	
T _S	Storage Temperature	Storage Temperature	-65	150	°C	
-	Human Body Model (Tested per JESD22-A114 (JS-001) Classification)	-	-	2000	V	
-	Charged Device Model (Tested per JESD22-C101 Classification)	-	-	250	V	

^{1.} This limit only applies when XIN is overdriven by an external oscillator. No limit is implied when connected directly to a crystal.

2.2 Thermal Resistance

Table 4. Thermal Resistance

Package	Symbol	Conditions [1]	Typical Value	Unit
	Θ _{JC}	Junction to case	17.5	
NDG48	Θ _{JB}	Junction to base	1.0	°C/W
	Θ _{JA0}	Junction to air, still air	20.0	
	Θ _{JC}	Junction to case	13.1	
NDG64	Θ _{JB}	Junction to base	1.0	°C/W
	Θ _{JA0}	Junction to air, still air	20.0	

^{1.} ePad soldered to board.

^{2.} V_{DDOx} refers to the supply powering the GPIO or nMR. For V_{DD} pin mapping, see Pin Assignments.

2.3 Recommended Operating Conditions

Table 5. Recommended Operating Conditions [1][2]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
T _J	Maximum Junction Temperature	-	-	-	125	°C
T _A	Ambient Operating Temperature	-	-40	-	85	°C
V	Supply Voltage with Respect to Ground	V _{DD} pins with 1.8V supply	1.71	1.8	1.89	V
V_{DDx}		V _{DD} pins with 3.3V supply	3.135	3.3	3.465	V
t _{PU}	Power up time for all V _{DD} to reach minimum specified voltage	Power ramps must be monotonic	-	-	10	ms

^{1.} All electrical characteristics are specified over Recommended Operating Conditions unless noted otherwise.

2.4 APLL Phase Jitter

Table 6. APLL Phase Jitter [1][2][3][4]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
t _{JIT} (Φ)	Random Phase Jitter (12kHz to 20MHz), OUT[11:0] differential, APLL configured as synthesizer, XIN = 62.5MHz, VCO = 10.625GHz	156.25MHz	-	51	60	fs RMS
		312.5MHz	-	47	56	
t(Φ)	Random Phase Jitter (12kHz to 20MHz), OUT[11:0] differential, APLL steered by DPLL, BW = 25Hz, CLKIN = 25MHz, XIN = 63MHz, VCO = 10.625GHz ^[5]	156.25MHz	-	63	85	fs RMS
ι _{JIT} (Φ)		312.5MHz	-	60	93	13 1 (1010

^{1.} The device will meet specifications after thermal equilibrium has been reached.

2.5 FOD Phase Jitter

Table 7. FOD Phase Jitter [1][2][3][4]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
		106.25MHz	-	100	165	
	Random Phase Jitter (12kHz to 20MHz), OUT[3:0] and OUT[11:8] differential, APLL configured as a synthesizer, XIN = 60MHz, VCO = 10.86GHz	212.5MHz	-	82	97	
t (d)		425MHz	-	75	101	fs RMS
t _{JIT} (Φ)		156.25MHz	-	100	165	IS KIVIS
		312.5MHz	-	79	115	
		625MHz	-	68	97	
	Random Phase Jitter (12kHz to 20MHz), OUT[3:0] and OUT[11:8] differential, APLL steered by DPLL, BW = 25Hz, CLKIN = 25MHz, FOD configured as synthesizer / DCO, XIN = 60MHz, VCO = 10.15625GHz [5]	156.25MHz	-	89	105	
t _{JIT} (Φ)		312.5MHz	-	78	97	fs RMS
		625MHz	-	73	89	

^{2.} All conditions in this table must be met to guarantee device functionality and performance.

^{2.} Characterized using a Rohde and Schwarz SMA100 overdriving the crystal interface.

^{3.} Measured after the APLL has locked and settled.

^{4.} All outputs enabled and generating clocks with the same frequency sourced from the APLL via integer output dividers.

^{5.} Measured after the DPLL has locked and settled using a jitter free and wander-free reference to the DPLL.

- 1. The device will meet specifications after thermal equilibrium has been reached.
- 2. Characterized using a Rohde and Schwarz SMA100 overdriving the crystal interface.
- 3. Measured after the APLL has locked and settled.
- 4. All outputs enabled and generating clocks with the same frequency sourced from the same FOD.
- 5. Measured after the DPLL has locked and settled using a jitter free and wander-free reference to the DPLL.

2.6 Power Supply Noise Rejection

Table 8. Power Supply Noise Rejection [1]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
		f _{NOISE} = 10kHz	-	-125	-	
		f _{NOISE} = 25kHz	-	-127	-	
	Power supply rejection ratio V _{DDx} = 1.8V ^{[2][3][4]}	f _{NOISE} = 50kHz	-	-117	-	
PSNR		f _{NOISE} = 100kHz	-	-99	-	dBc
		f _{NOISE} = 250kHz	-	-92	-	
		f _{NOISE} = 500kHz	-	-80	-	
		f _{NOISE} = 1MHz	-	-81	-	

- 1. The device will meet specifications after thermal equilibrium is reached.
- 2. 100mV peak-to-peak sine wave applied to any V_{DDO} , excluding V_{DDO} of the output being measured and excluding V_{DD_VCO} .
- 3. Relative to 156.25MHz carrier frequency.
- 4. Measured on any differential output.

2.7 Crystal Oscillator Input and APLL AC/DC Electrical Characteristics

Table 9. Crystal Oscillator Input and Analog PLL AC/DC Characteristics

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
-	Mode of oscillation	-		Fundamental		-
	Input Frequency	Using a crystal with APLL in Integer mode [1]	25	-	80	MHz
		Over-driving crystal interface, with APLL in Integer mode ^[1]	25	-	150	IVII IZ
f _{IN}		Using a crystal, with APLL not in Integer mode [2]	25		73	
		Over-driving crystal interface, with APLL not in Integer mode [2]	25		63	
V _{BIAS}	Bias point for XIN	Over-driving XIN input	-	0.6	-	V
V _{IVS}	Input voltage swing for XIN	Over-driving XIN input	0.6	-	1.2	V
	Internal crystal oscillator tuning	xobuf_digicap_x1 = 0x0 xobuf_digcap_x2 = 0x0	-	8	-	pF
C _T	capacitance	xobuf_digicap_x1 = 0xF xobuf_digcap_x2 = 0xF	-	11.5 ^[3]	-	þΓ
f _{VCO}	Analog PLL VCO Operating Frequency		9.7		10.75	GHz
F _{TOL}	Frequency Tolerance [4][5][6][7]	-40°C to 85°C	-450	-	450	PPM

- 1. APLL configured with integer_mode = 0x1. Note this configuration does not permit the APLL to be steered by the DPLL/DCO.
- 2. APLL configured with integer_mode = 0x0, apll_fb_div_frac $\neq 0x0$.
- 3. Capacitance increases by 0.25pF for each step of both xobuf_digicap_x1 and xobuf_digicap_x2.
- 4. F_{TOL} refers to the frequency accuracy of the <u>Device Frequency Reference</u>, either a crystal connected between XIN and XOUT, or an oscillator connected to XIN and overdriving the crystal interface. The APLL can reliably lock to a frequency reference that meets the F_{TOI} limits.
- 5. Inclusive of initial tolerance at 25°C, temperature stability, and aging.



- 6. The APLL frequency steering range (±F_{STEER}) available for a DPLL or DCO to digitally steer the APLL is determined by the following expression: F_{STEER} = |F_{TOL}| |F_{ACC}|; where F_{ACC} is the frequency accuracy of the device frequency reference. For example, if the frequency accuracy of the Device Frequency Reference is ±100PPM. then the APLL frequency steering range will be ±350PPM.
- 7. The frequency accuracy of the device frequency reference should be chosen to meet the free-running frequency requirements of the application, and to allow sufficient frequency steering range for a DPLL or DCO to lock the APLL to its reference and to track reference noise. For more information, see Device Frequency Reference.

2.8 Recommended Crystal Characteristics

Table 10. Recommended Crystal Characteristics

Symbol	Parameter ^[1]	Condition	Minimum	Typical	Maximum	Unit
ESR	Equivalent Series Resistance	8pF ≤ C _L ≤ 12pF	-	-	50	Ω
C _O	Shunt Capacitance	-	-	-	4	pF
C _L	Load Capacitance	-	-	8	12	pF
Drive	Drive Level [2]	C _L = 8pF	-	-	160	\^/
Dilve	Drive Level 1-3	C _L = 12pF	C _L = 12pF 290	290	μW	
F _{TOL}	Frequency Tolerance	-	See F _{TOL} in Table 9 and Device Frequency Reference			-

- 1. Specified by the crystal manufacturer.
- 2. Refers to power delivered by the oscillator circuit and dissipated in the crystal. The crystal must tolerate this drive level.

2.9 Clock Input (CLKIN/nCLKIN) AC/DC Characteristics

Table 11. Clock Input (CLKIN/nCLKIN) AC/DC Characteristics

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
V _{IPP}	Differential input peak-to-peak voltage [1]	-	0.15	-	1.20	V
V	Differential input common mode voltage [2]	PMOS buffer (HCSL) input	V _{I(PP)} / 2	0.35	V _{DD_CLK} - 1.2	V
V_{CMR}		NMOS buffer (LVDS) input	0.7	-	V _{DD_CLK} - V _{I(PP)}	v
	Input frequency	Differential input	-	-	1000	MHz
F_{IN}	input inequality	Single-ended input	-	-	150	IVITIZ
F _{PD}	DPLL phase detector frequency [3]	- 0.001 - 3		33	MHz	
	Differential input high current, CLKIN	\/ -\/	-	-	5	
I _{IH}	Differential input high current, nCLKIN	$V_{IN} = V_{DD_CLK (max)}$	-	-	5	μA
	Differential input low current, CLKIN	\/ -0\/	-5	-	-	
I _{IL}	Differential input low current, nCLKIN	V _{IN} = 0V	-5	-	-	μA
V _{IH}	Input high voltage	V _{DD_CLK} = V _{DD_CLK (max)}	0.65 × V _{DD_CLK}	_		V
V_{IL}	Input low voltage	V _{DD_CLK} = V _{DD_CLK (max)}	-0.3	-	0.35 × V _{DD_CLK}	V
I _{IH}	Input high current	$V_{IN} = V_{DD_CLK (max)}$	-	-	5	μΑ
I _{IL}	Input low current	V _{IN} = 0V	-5	-	-	μΑ

- 1. Single-ended value.
- 2. Common mode is defined as the cross-point.
- 3. Internal input dividers can be used to reduce the CLKIN/nCLKIN frequency to be within the valid range.

2.10 Output Frequencies and Start-Up Time

Table 12. Output Frequencies and Start-Up Time

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
f	fOUT Output Frequency for Clocks Sourced from the APLL	Differential Output	0.004	-	1000	MHz
IOUT		LVCMOS Output	0.004	-	250	IVII IZ
Δf _{OUT}	Output frequency tuning resolution	Fractional Output Divider	-	-	0.1	PPT
t _{Start-up}	Start-up time [1][2]	Synthesizer mode	-	-	9.9	ms

^{1.} Measured from when all power supplies have reached > 90% of nominal voltage to the first stable clock edge on the output. A stable clock is defined as one generated from a locked PLL (as appropriate for the configuration listed) with no further perturbations in frequency expected. Includes time needed to load a configuration from internal OTP.

2.11 Phase and Frequency Uncertainty

Table 13. Phase and Frequency Uncertainty [1][2]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
۸۰	Output phase change using hitless	DPLL reference frequency = 25MHz, DPLL bandwidth = 0.1Hz	-	15	65	nc
Δt _{HS}	reference switching	DPLL reference frequency = 8kHz, DPLL bandwidth = 0.1Hz		150	910	ps
Δf_{HO}	Initial frequency offset entering holdover	Using holdover filter with 1mHz bandwidth and allowing settling time of 1 hour	-	0.2	0.7	PPB
Δt_{HO}	Initial Phase Shift entering Holdover	Using LOS monitor to disqualify	-	6	30	ps

^{1.} The device will meet specifications after thermal equilibrium has been reached.

^{2.} Start-up time will depend on the actual configuration used. For more information, please contact Renesas Technical Support.

^{2.} Measured after the DPLL has locked and settled using a jitter free and wander-free reference.

2.12 Output-to-Output and Input-to-Output Skew

Table 14. Output-to-Output and Input-to-Output Skew [1][2][3]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
		Any two outputs within the same output bank	-	20	50	ps
	Output-to-output skew differential outputs [4][5]	Any two outputs across all output banks from the same APLL or FOD source	-	40	70	ps
+		Any two outputs across all output banks from different APLL or FOD sources	-	50	80	ps
t _{sk}	Output-to-output skew LVCMOS outputs [4][5]	Any two outputs within the same output bank	-	40	70	ps
		Any two outputs across all output banks from the same APLL or FOD source	-	60	90	ps
		Any two outputs across all output banks from different APLL or FOD sources	-	80	100	ps
۸t	Output-to-output skew temperature variation [4]	Single device, at a fixed voltage, over temperature	-	0.30	2	ps/°C
Δt _{SK}	Output-to-output skew variation outputs [4]	riation outputs Single device, over process, temperature, and voltage - 2	4	ps		
t _{PD}	Input-to-output delay differential inputs and differential outputs [6][7]	DPLL path to any output	1.15	1.35	1.55	ns
Δt _{PD}	Input-to-output delay variation [6][7]	Fixed voltage, over temperature	-	1.2	2.0	ps/°C

- 1. The device will meet specifications after thermal equilibrium has been reached.
- 2. Output bank 1 refers to OUT[3:0], output bank 2 refers to OUT[7:4], and output bank 3 refers to OUT[11:8].
- 3. Measured across the full operating temperature range.
- 4. Defined as the time between the rising edges of two outputs of the same frequency, configuration, loading, and supply voltage.
- 5. This parameter is defined in accordance with JEDEC Standard 65.
- 6. Input-to-output delay is defined as the time between the rising edge of a reference clock at CLKINx and the associated rising edge of an output clock at OUTx that is locked to the reference by the DPLL. The reference clock and the output clock must have the same frequency and the reference input dividers must be bypassed.
- 7. Measured after the DPLL has locked and settled using a jitter free and wander-free reference to the DPLL.

2.13 LVCMOS Output AC/DC Characteristics

Table 15. LVCMOS Output AC/DC Characteristics [1]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
V _{OH}	Output high voltage [2]	I _{OH} = -2mA	V _{DDO} - 0.45	-	-	V
V _{OL}	Output low voltage [2]	I _{OL} = 2mA	-	-	0.45	V
V _{OH}	Output high voltage ^[2]	I _{OH} = -100μA	V _{DDO} - 0.2	-	-	V
V _{OL}	Output low voltage [2]	I _{OL} = 100μA	-	-	0.2	V
I _{OZ}	Output leakage current	Outputs tri-stated	-5	-	5	μΑ
Z _{OUTDC}	DC output impedance	At 25°C	-	46	-	Ω
t _R /t _F	Rise/Fall time 20% to 80%	-	133	200	310	ps
t _{DC}	Output duty cycle	-	45	50	55	%

- 1. Measured with outputs terminated with 50Ω to $V_{DDO}/2$.
- 2. These values are compliant with JESD8-7A.



2.14 LVDS Output AC/DC Characteristics

Table 16. LVDS Output AC/DC Characteristics [1]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
\/	Output voltage swing [2]	out_cnf_lvds_amp = 0x0	156	377	526	mV
V _{OD}		out_cnf_lvds_amp = 0x1	336	456	594	mV
		out_lvds_cm_voltage = 0x1	775	900	1025	
V_{OS}	Offset voltage	out_lvds_cm_voltage = 0x2	875	1000	1125	mV
		out_lvds_cm_voltage = 0x3	975	1100	1225	
ΔV _{OS}	Change in V _{OS} between complimentary output states	-	5	20	50	mV
+ /+	Rise/fall time	out_cnf_lvds_amp = 0x0	73	125	190	no
t _R /t _F	20% to 80%	out_cnf_lvds_amp = 0x1	80	135	200	ps
t _{DC}	Output duty cycle	-	45	50	55	%

^{1.} Outputs terminated with 100Ω across OUTx and nOUTx.

2.15 HCSL Output AC/DC Characteristics

Table 17. HCSL Output AC/DC Characteristics [1]

Symbol	Р	arameter	Condition	Minimum	Typical	Maximum	Unit
			out_cnf_hcsl_swing = 0x0	177	213	248	mV
			out_cnf_hcsl_swing = 0x1	227	266	305	mV
			out_cnf_hcsl_swing = 0x2	271	321	370	mV
			out_cnf_hcsl_swing = 0x3	314	374	433	mV
			out_cnf_hcsl_swing = 0x4	358	430	500	mV
			out_cnf_hcsl_swing = 0x5	401	482	564	mV
			out_cnf_hcsl_swing = 0x6	447	537	626	mV
V [2]	Output voltage	HCSL Mode (Amplitude boost off)	out_cnf_hcsl_swing = 0x7	495	589	683	mV
V _{OVS} ^[2]	swing		out_cnf_hcsl_swing = 0x8	550	641	733	mV
			out_cnf_hcsl_swing = 0x9	608	692	777	mV
			out_cnf_hcsl_swing = 0xA	657	742	827	mV
			out_cnf_hcsl_swing = 0xB	713	789	865	mV
			out_cnf_hcsl_swing = 0xC	752	834	915	mV
			out_cnf_hcsl_swing = 0xD	767	875	983	mV
			out_cnf_hcsl_swing = 0xE	778	913	1047	mV
			out_cnf_hcsl_swing = 0xF	789	946	1102	mV
		HCSL Mode (Amplitude boost on)	out_cnf_hcsl_swing = 0xF	812	1085	1359	mV
t _R /t _F	Rise/fall time 20% to 80%	out_cnf_hcsl_swing = A	out_cnf_hcsl_swing = Any		161	225	ps
t _{DC}	Output duty cycle			47	50	52	%

^{1.} Outputs terminated with 50Ω to GND on each OUTx and nOUTx pin.

^{2.} Single-ended measurement.

^{2.} Peak-to-peak output voltage swing on each OUTx and nOUTx pin.

2.16 Power Supply Current

Table 18. Power Supply Current [1]

Symbol	Parameter		Condition	Typical	Maximum	Unit
		Dividers, muxes	and TDC	13	19	
I _{DD_CLK}	Supply current for V _{DD_CLK}	Per single-ende	d input	1	2	mA
		Per differential i	nput	2	4	
I _{DDD33_SERIAL}	Supply current for V _{DDD33_SERIAL}		-	0.5	1	mA
I _{DDXO_DCD}	Supply current for V _{DDXO_DCO}	V _{DDXO_DCD} = 1.89V		45	86	mA
I _{DD_VCO}	Supply current for V _{DD_VCO}	V _{DD_VCO} = 1.89V		230	260	mA
		V _{DDD33_DIA} = 1.89V or 3.465V All FODs off		52	69	
		IDD_FODDIGBASE				
I _{DDD33_DIA}	Supply current for V _{DDD33_DIA}	V _{DDD33_DIA} = 1. Current adder for I _{DD_PERFODDIG}	.89V or 3.465V or one FOD at 120MHz	7	11	mA
		V _{DDD33_DIA} = 1.	89V or 3.465V or one FOD per 100MHz over	1	2	
		I _{DD_FODDIGPERN}	ИНZ			
		V _{DDOx_FODx} = 1 Current adder w		0.02	0.1	
	Supply current adder for VDD01_F0D0, VDD_F0D0, VDD08_F0D1, VDD09_F0D2, VDD010_F0D2	IDD_FODBASE		34	38	
I _{DD_FODxADD} ^[2]		V _{DDOx_FODx} = 1.89V Current adder for FOD per 100MHz over 120MHz.		0.9	1.3	mA
		I _{DD_FODPERMHZ}				
	Supply current adder for VDD09_FOD2, VDD010_FOD2	V _{DDOx_FODx} = 1.89V Current adder for FOD calibration with any FOD on.		7.7	8.8	
			out_cnf_hcsl_swing = 0x0	20	29	
			out_cnf_hcsl_swing = 0x1	21	31	
			out_cnf_hcsl_swing = 0x2	22	33	
			out_cnf_hcsl_swing = 0x3	23	34	
			out_cnf_hcsl_swing = 0x4	24	36	
			out_cnf_hcsl_swing = 0x5	25	38	
			out_cnf_hcsl_swing = 0x6	26	39	
. [0]		HCSL mode	out_cnf_hcsl_swing = 0x7	27	40	
I _{DDOx} [3]	Supply current for V _{DDOx}	(Amplitude boost off)	out_cnf_hcsl_swing = 0x8	28	41	mA
			out_cnf_hcsl_swing = 0x9	29	41	
			out_cnf_hcsl_swing = 0xA	30	41	
			out_cnf_hcsl_swing = 0xB	31	41	
			out_cnf_hcsl_swing = 0xC	32	41	
			out_cnf_hcsl_swing = 0xD	33	42	
			out_cnf_hcsl_swing = 0xE	34	45	
			out_cnf_hcsl_swing = 0xF	35	47	

Symbol	Parameter		Condition	Typical	Maximum	Unit
I _{DDOx} [3]	Supply current for V _{DDOx}	HCSL mode (Amplitude boost on)	out_cnf_hcsl_swing = 0xF	42	59	mA
ı [3]	I _{DDOx} [3] Supply current for V _{DDOx} LVD:	LVDS mode	out_cnf_lvds_amp = 0x0	18	30	mA
DDOx 1-3		LVD3 mode	out_cnf_lvds_amp = 0x1	27	35	IIIA
. [3]	Cumply current for \/	LVCMOS mode One output Two outputs	One output	26	33	mA
DDOx 1-3	I _{DDOx} [3] Supply current for V _{DDOx} LVC		35	42	ША	
		Output powered down [4][5][6] ply current for V _{DDOx} Output Hi-Z		4	7	
I _{DDOx} [3]	Supply current for V _{DDOx}			14	19	mA
	Output disabled			14	19	

- 1. Internal dynamic switching current at maximum f_{OUT} is included, unless otherwise noted.
- Added to supply current for V_{DDO1_FOD0}, V_{DD_FOD0}, V_{DDO8_FOD1}, V_{DDO9_FOD2}, V_{DDO10_FOD2} according to the conditions for the FOD supplied by the pin.
- 3. Values do not include $I_{DD_FODxADD}$.
- 4. OUT[11:0] are powered down by setting: out_en_bias = 0x0, out_dis_state = 0x3, and out_driver_en = 0x0.
- 5. IOD[3:0] and IOD[11:8] are powered down by setting: iod_apll_vco_fanout_en = 0x0, iod_mux_sel = 0x7, and iod_enable = 0x0.
- 6. IOD[7:4] are powered down by setting: iod_apll_vco_fanout_en = 0x0 and iod_enable = 0x0.

2.17 GPIO and Serial Port DC Electrical Characteristics

Table 19. GPIO and Serial Port DC Electrical Characteristics [1][2][3][4]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
V _{IH}	Input high voltage	-	0.77 × V _{DDx}	-	V _{DDx} + 0.3	V
V _{IL}	Input low voltage	-	-0.3	-	0.31 × V _{DDx}	V
V _{OH}	Output high voltage	I _{OH} = -2mA	V _{DDx} - 0.45	-	V _{DDx} + 0.3	V
V _{OL}	Output low voltage	I _{OL} = 2mA	-	-	0.45	V
V _{OH}	Output high voltage	I _{OH} = -100μA	V _{DDx} - 0.2	-	V _{DDX} + 0.3	V
V _{OL}	Output low voltage	I _{OL} = 100μA	-	-	0.2	V

- 1. Applies to GPIOx, nMR, nCS_A0, SCL_SCLK, SCA_SDIO, and SDO_A1.
- 2. Input specifications refer to pins acting as inputs, output specifications refer to pins acting as outputs.
- 3. V_{DDx} refers to the V_{DDOx} or V_{DDD33} SERIAL supply powering the GPIO or serial port (see Pin Assignments).
- 4. Values are compliant with JESD8-7A.

2.18 CMOS GPIO and Serial Port Common Electrical Characteristics

Table 20. CMOS GPIO Common Electrical Characteristics [1][2][3]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
I _{IL}	Input leakage current	Does not include input pull- up/pull-down resistor current. V _{IL} = 0V, V _{IH} = V _{DDX}	-15	-	15	μΑ
R _P	Pull-up/pull-down resistor	If enabled	-	53	-	kΩ

- 1. Applies to GPIOx, nMR, nCS_A0, SCL_SCLK, SCA_SDIO, and SDO_A1.
- 2. Input specifications refer to pins acting as inputs, output specifications refer to pins acting as outputs.
- 3. V_{DDx} refers to the V_{DDOx} or V_{DDD33_SERIAL} supply powering the GPIO or serial port (see Pin Assignments).



2.19 I²C Bus Slave Timing Diagram




Figure 4. I²C Bus Slave Timing Diagram

2.20 I²C Bus Slave Timing Characteristics

Table 21. I²C Bus Slave Timing Characteristics

Symbol	Parameter	Condition	Minimum	Maximum	Unit
f _{SCL}	SCL clock frequency	-	10	1000	kHz
t _{HD:STA}	Hold time after (REPEATED) START Condition	-	0.26	-	μs
t _{LOW}	Clock low period	-	0.5	-	μs
t _{HIGH}	Clock high period	-	0.26	-	μs
t _{SU:STA}	REPEATED START Condition setup time	-	0.26	-	μs
t _{HD:DAT}	Data hold time	-	0	-	ns
t _{SU:DAT}	Data setup time	-	50	-	ns
t _{SU:STO}	STOP condition setup time	-	0.26	-	μs
t _{BUF}	Bus free time between STOP and START Condition	-	0.5	-	μs
t _{SPIKE}	Noise spike suppression time [1]	i2c_spike_fltr = 0x3	-	50	ns

^{1.} Device rejects noise spikes of a duration up to the maximum specified value.

2.21 I²C Bus AC/DC Electrical Characteristics


Table 22. I²C Bus AC/DC Electrical Characteristics [1]

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
V_{IH}	High-level input voltage for SCL_SCLK and SDA_nCS	-	0.8 × V _{DDD33}	-	-	V
V _{IL}	Low-level input voltage for SCL_SCLK and SDA_nCS	-	-	-	0.3 × V _{DDD33}	V
V _{HYS}	Hysteresis of Schmitt trigger inputs	-	0.05 × V _{DDD33}	-	-	V
V _{OL}	Low-level output voltage for SCL_SCLK and SDA_nCS	I _{OL} = 2mA	-	-	0.4	V
I _{IN}	Input leakage current per pin	-	[2]	-	[2]	μA

^{1.} VOH is governed by the VPUP, the voltage rail to which the pull-up resistors are connected.

^{2.} See CMOS GPI/GPIO Common Electrical Characteristics in Table 20.

2.22 SPI Slave Timing Diagrams






Figure 5. SPI Slave Timing Diagrams

2.23 SPI Slave Timing Characteristics

Table 23. SPI Slave Timing Characteristics

Symbol	Parameter	Minimum	Typical	Maximum	Unit
f _{MAX}	Maximum operating frequency	0.1	-	20	MHz
t _{PWH}	SCLK pulse width high	14	-	-	ns
t _{PWL}	SCLK pulse width low	14	-	-	ns
t _{SU1}	nCS setup time to SCLK rising or falling edge	10	-	-	ns
t _{HD1}	nCS hold time from SCLK rising or falling edge	2	-	-	ns
t _{SU2}	SDIO setup time to SCLK rising or falling edge	4	-	-	ns
t _{HD2}	SDIO hold time from SCLK rising or falling edge	3	-	-	ns
t _{D1}	Read data valid time from SCLK rising or falling edge	4.7	-	7.4	ns
t _{D2}	SDIO read data Hi-Z time from CS high [1]	0	-	14.5	ns

^{1.} This is the time until the device releases the signal. Rise time to any specific voltage is dependent on pull-up resistor strength and PCB trace loading.

3. Functional Description

3.1 Overview

The RC32312/RC32308 is an ultra-low phase noise jitter attenuator, multi-frequency synthesizer, synchronous Ethernet synchronizer, and digitally controlled oscillator (DCO). This flexible, low-power device outputs clocks with 50fs RMS (12kHz to 20MHz) jitter supporting SerDes operating at rates up to 112Gbps and 25fs RMS (12kHz to 20MHz with 4MHz high pass filter) supporting SerDes operating at 224Gbps.

The RC32312 has four differential clock inputs and 12 differential clock outputs, see Figure 2. The RC32308 has three differential clock inputs and eight differential clock outputs, see Figure 3. Both devices provide a digital PLL (DPLL) with an ultra-low phase noise analog PLL (APLL) based clock synthesizer and three fractional output divider (FOD) based clock synthesizers.

The differential clock inputs can each be configured as two single-ended inputs. The clock inputs can operate at frequencies up to 1GHz for differential and 250MHz for single-ended. The differential outputs can be configured as LVDS or HCSL (AC-LVPECL). When configured for LVDS or HCSL (AC-LVPECL), the differential outputs can operate at frequencies up to 1GHz. Each differential output can be configured as two LVCMOS outputs that can operate at frequencies up to 250MHz.

3.2 Device Frequency Reference

The RC32312, RC32308 requires a device frequency reference. The frequency reference must support the phase noise, frequency accuracy, and frequency stability requirements of the intended application.

The frequency reference can be implemented using an external crystal resonator connected between the XIN and XOUT pins and the device oscillator circuitry. Alternatively, an external oscillator can be connected to the XIN pin to overdrive the internal oscillator circuitry.

If a crystal resonator is used for the frequency reference, the resonant frequency must be from 25MHz to 80MHz. If an external oscillator is used, it must provide a low-phase noise clock with frequency from 25MHz to 150MHz. For frequency reference requirements, see Table 9 and Table 10.

For all applications, the phase noise of the frequency reference, after filtering by the APLL, is the minimum phase noise that will appear on all clocks output by the device.

For DPLL applications, the accuracy of the frequency reference determines the frequency accuracy of the reference monitors and free-running clocks. The stability of the frequency reference determines the holdover stability of the DPLL and it affects the lowest filtering bandwidth the DPLL can support.

For DCO and synthesizer applications, the accuracy of the frequency reference determines the frequency accuracy of the free-running clocks. For DCO applications, the stability of the frequency reference determines the stability of the DCO clocks when a source of synchronization is not available, and it affects the lowest filtering bandwidth that a filtering algorithm can support.

The accuracy of the frequency reference should be chosen to meet the free-running frequency accuracy requirements of the application (see Table 24 for examples) and to allow sufficient APLL frequency steering range for a DPLL or DCO to lock the APLL to its reference and to track reference noise.

The available APLL frequency steering range ($\pm F_{STEER}$) is determined by the following expression: $F_{STEER} = |F_{TOL}| - |F_{ACC}|$; where F_{ACC} is the accuracy of the frequency reference. For the value of F_{TOL} and for additional details, see Table 9.

Table 24. Recommended Free-Running Frequency Accuracy by Application

Application	Recommended Free-Running Frequency Accuracy (PPM)
PCIe Free-running clock synthesizer	±100
Most Ethernet types Jitter attenuator or free-running clock synthesizer	±100
800GBASE-xR8, 10GBASE-T Jitter attenuator or free-running clock synthesizer	±50
100GBASE-ZR, 10GBASE-W Jitter attenuator or free-running clock synthesizer	±20
ITU-T G.8262, G.8262.1 SEC, EEC, OEC, eSEC, eOEC	±4.6
ITU-T G.8273.2, G.8273.3 T-BC, T-TSC, T-BC-A, T-TSC-A, T-BC-P, T-TSC-P	±4.6

3.3 Analog PLL

The internal APLL locks to the device oscillator and synthesizes an ultra-low phase noise clock of virtually any frequency between 9.70GHz and 10.75GHz.

The APLL is the primary synthesizer for the DPLL and its fractional frequency offset (FFO) can be steered by the DPLL. When the DPLL is locked to a reference, the APLL output clock and its derivatives have the same long-term frequency accuracy as the reference.

The APLL output clock is pre-divided by 2 and is available to the integer output dividers (IOD). The pre-divided APLL clock is available directly to IOD[7:4]; it is also available via cross-connect to IOD[3:0] and IOD[11:8]. The undivided APLL clock is supplied to FOD[2:0].

3.4 Integer Output Dividers

Each IOD divides its input clock by a programmable 21-bit integer value.

3.5 Fractional Output Dividers

The FODs divide the APLL clock to synthesize low phase noise clocks with programmable frequencies from 120MHz to 700MHz. The FODs are capable of integer division, rational division (i.e., M/N), and fractional division with 1 part per trillion frequency resolution. The FOD output clocks are available, via cross-connect, to IOD[3:0] and IOD[11:8].

When configured for fractional division, the FODs can operate as DCOs with steering range of ±244PPM. The FODs can be configured to cancel frequency adjustments made by the DPLL to the APLL via the Combo Bus so that their output frequencies are virtually unaffected by the DPLL.

3.6 Divider Synchronization

The DPLL feedback divider is synchronized with the IODs. The rising edges of clocks from these dividers will be aligned for every Nth rising edge of the APLL clock, where N is the lowest common multiple of the accumulated divide ratios along the paths from the APLL to the divider outputs.

Consider the following example: The DPLL is locked to a 1kHz input reference and the APLL is operating at 10GHz. The pre-divider supplies a 5GHz clock to IOD1, IOD2 and the DPLL feedback divider. IOD1 uses a divide ratio of 40 to produce a 125MHz clock, IOD2 uses a divide ratio of 625,000 to produce an 8kHz clock, and the DPLL feedback divider uses a divide ratio of 5,000,000 to produce 1kHz at the DPLL phase detector. In this example, the lowest common multiple of the divisors along the three paths is 10,000,000. Therefore, the outputs of IOD1 and IOD2 will be aligned with the input reference once for every 10,000,000 edges of the 10GHz clock. In



other words, the 1kHz reference, the 8kHz and the 125MHz clocks will be aligned for every edge of the 1kHz input reference (excluding the effects of reference noise and DPLL filtering).

3.7 Digital PLL

Up to four of the clock inputs can be selected as inputs for the reference monitors and the DPLL reference selection multiplexer. The DPLL can lock to reference frequencies between 1kHz and 33MHz; clock inputs with frequencies above 33MHz must be divided using the internal reference dividers. The DPLL steers the APLL using digital frequency control words via the Combo Bus. The DPLL supports programmable filtering bandwidths between 0.05Hz and 1kHz.

The DPLL operates in five states: Free-run, Acquire, Normal, Holdover, and Hitless Switch.

In DCO mode, the DPLL does not lock to an input reference and its frequency is steered by external software instead.

3.7.1 DPLL Free-run State

In the Free-run state, the DPLL does not generate frequency control words and the APLL synthesizes clocks based on the frequency reference.

3.7.2 DPLL Acquire State

In the Acquire state, the DPLL tracks the selected qualified reference with the acquisition bandwidth and damping factor settings until the DPLL declares lock. The acquisition bandwidth and damping factor can be configured to accelerate the locking process. When the DPLL achieves lock it automatically transitions to the Normal state.

3.7.3 DPLL Normal State

In the Normal state, the DPLL tracks the selected reference with the normal locking bandwidth and damping factor settings. The normal bandwidth and damping factor can be configured to meet the filtering requirements of the intended application. In the Normal state the long-term FFO of the APLL output clocks is the same as the long-term FFO of the reference and no phase slips will occur.

3.7.4 DPLL Holdover State

In the Holdover state, the DPLL outputs digital frequency control words based on data acquired while in the Normal state so that the APLL outputs an accurate frequency when a reference is not provided to the DPLL. While the DPLL is in the Holdover state, the APLL generates clocks based on the frequency reference and DPLL holdover data.

3.7.5 DPLL Hitless Switch State

In the Hitless Switch state, the DPLL enters Holdover and measures the phase offset between the selected reference and the DPLL feedback clock. The measured phase offset is stored by the DPLL and is used to minimize the phase transient at the output of the DPLL when it locks to the new reference.

3.8 DPLL External Feedback

In some applications it is useful to use an external feedback path from the APLL to the DPLL. The DPLL reference selection multiplexer can select one of the external references for use as the feedback clock for the DPLL. When external feedback is used, the feedback clock must have the same frequency as the selected DPLL reference.

3.9 DPLL Reference Switching

The active reference for the DPLL is determined by forced selection or by automatic selection based on user-programmed priorities, locking allowances, reference monitors, revertive and non-revertive settings, and GPIO LOS inputs.

The DPLL will act to close phase differences between the selected reference and the feedback clock. A step change in the phase difference can occur when a new reference is selected while the DPLL is in the Acquire state



or the Normal state; or when the DPLL exits the Holdover state and enters the Acquire state. The resulting phase transient is filtered by the DPLL loop filter and the phase slope limiter; and there will not be any sudden phase steps or glitches on the device outputs.

3.9.1 Hitless Reference Switching

Hitless reference switching causes the DPLL to ignore the phase difference between the newly selected reference and the DPLL feedback clock; the DPLL will track the FFO of the newly selected reference.

When hitless reference switching is enabled – and the DPLL is the Acquire state or the Normal state, and the selected reference is changed – the DPLL enters the Holdover state and measures the phase offset between the newly selected reference and the DPLL feedback clock. The measured phase offset is stored and is subtracted from later phase offsets measured by the DPLL phase detector. The DPLL then enters the Acquire state.

When the DPLL is in the Holdover state due to a reference failure or any other reason, hitless reference switching can be used when entering the Acquire state.

3.9.2 Aligned Reference Switching

Hitless reference switching does not allow a deterministic phase relationship to exist between the DPLL reference and its output clocks. When a deterministic phase relationship is needed, hitless reference switching should not be enabled so that the DPLL can align its output clocks with the DPLL reference.

3.10 Clock Output Enable

The RC32312, RC32308 enables and disables clock outputs synchronously to ensure there are no runt pulses during clock output enable and disable operations.

Clock output enables can be controlled by software using the global_oe and out_driver_en register fields. Alternatively, GPIOs can be assigned the clock output enable function using the oe_source_sel and gpio_func register fields. For more information, see the RC32312, RC32308 Programming Guide.

When a GPIO is assigned an output enable function it should be configured with gpio_resync = 0x0 and gpio_deglitch_bypass = 0x1; this disables GPIO resynchronization and bypasses the GPIO deglitcher ensuring lowest latency. When so configured, the maximum time delay from the time the voltage level on a GPIO input changes state until the clock output is enabled or disabled is 14ns plus 4 periods of the output clock.

3.11 Reference Monitors

The references can be continually monitored for loss of signal and for frequency offset per user programmed thresholds.

3.12 Status and Control

All control and status registers are accessed through a 1MHz I²C or 20MHz SPI slave microprocessor interface. The device can automatically load a configuration from internal one time programmable (OTP) memory. Alternatively, the I²C master interface can automatically load a configuration from an external EEPROM after reset.

Note: For registers information, contact Renesas Technical Support.



4. Applications Information

4.1 Power Considerations


There are no power supply sequencing requirements; however, if V_{DDOx} or V_{DD_CLK} reach 90% of V_{DD} nominal after the later of V_{DD_VCO} or V_{DDD33_DIA} then a soft reset or a master reset must be initiated to ensure the input dividers and output dividers are synchronized.

For power and current consumption calculations, see the Renesas IC Toolbox (RICBox) software tool.

4.2 Power-On Reset and Reset Controller

Upon power-up, an internal power-on reset (POR) signal is asserted 5ms after both the V_{DDXO_DCD} and V_{DDD33_DIA} supplies reach 90% of V_{DD} nominal. The first master reset sequence is initiated when POR is asserted and the voltage level on the nMR pin is high.

After the first master reset sequence is initiated, another master reset sequence can be initiated by taking the voltage level on the nMR pin low and then high while POR remains asserted (see Figure 6). To ensure a master reset sequence is initiated, the voltage level on the nMR pin must be held low for at least 20ns before transitioning high. To ensure deterministic behavior, voltage level transitions on the nMR pin must be monotonic between minimum V_{IH} and maximum V_{IL} (see Table 19).



Notes:

- Requires 1 from logical nMR for the first master reset sequence
- Requires 0 to 1 transition from logical nMR after the first master reset sequence has been initiated

Figure 6. Master Reset Sequence Initiation

The nMR pin has an internal pull-up that can be left to float, or it can optionally be externally pulled high or low. If nMR is high when the internal POR is asserted, the reset controller will initiate a master reset sequence. If nMR is low when the internal POR is asserted, the reset controller will not initiate a master reset sequence until nMR is taken high.

During the master reset sequence, all clock outputs are optionally disabled depending on the value of the out startup register field. Disabled outputs behave according to the associated out dis state register field.

The serial ports are accessible when the device_ready_sts register bit is set to 0x1. Any GPIO can be configured to indicate the state of the device_ready_sts register bit by setting the associated gpio_func register field to 0x18. When a reset sequence completes, the rst_done_sts register bit is set to 0x1.

When a configuration is loaded from EEPROM, the voltage level on the nMR pin must be held high from the time a master reset sequence is initiated until after the EEPROM transactions have completed, as indicated when the device_ready_sts register bit is set to 0x1.

4.3 Recommendations for Unused Input and Output Pins

4.3.1 CLKIN/nCLKIN Pins

Unused CLKIN/nCLKIN pins should be left to float. Renesas recommends that CLKIN/nCLKIN inputs that are connected but not used should not be driven with active signals.

4.3.2 LVCMOS Control Pins

LVCMOS control pins have internal pull-up resistors. Additional $1k\Omega$ pull-up resistors can be added but are not required.

4.3.3 LVCMOS Output Pins

Unused LVCMOS outputs must be left to float; Renesas recommends that no trace should be attached. Unused LVCMOS outputs should be configured to a high-impedance state to prevent noise generation.

4.3.4 Differential Output Pins

Unused differential outputs must be left to float; Renesas recommends that no trace should be attached. Both sides of a differential output pair should be either left to float or terminated.

4.4 Overdriving the Crystal Interface

When overdriving the crystal interface, the XOUT pin is left to float and the XIN input is overdriven by an AC coupled LVCMOS driver, or by one side of an AC coupled differential driver. The XIN pin is internally biased to 0.6V. The voltage swing on XIN should be between 0.5V peak-to-peak and 1.2V peak-to-peak, and the slew rate should not be less than 0.6V/ns.

Figure 7 shows an LVCMOS driver overdriving the XIN pin. For this implementation, the voltage swing at XIN will equal $V_{DD} \times R_1 / (R_O + R_S + R_1)$. The values of V_{DD} , R_S , and R_1 should be selected so that the voltage swing at XIN is below 1.2V peak-to-peak.




Figure 7. LVCMOS Driver to Crystal Input Interface

Figure 8 shows one side of an LVPECL driver overdriving the XIN pin.




Figure 8. LVPECL Driver to Crystal Input Interface

4.5 Differential Output Termination

The RC32312, RC32308 programmable differential clock outputs support HCSL and LVDS. Receivers that support HCSL or LVDS can be direct-coupled with RC32312, RC32308 outputs. Differential receiver types other than HCSL or LVDS can be AC-coupled.

The RC32312, RC32308 HCSL clock outputs support selectable internal termination resistors as shown in Figure 9. The value of resistors R_{O1} and R_{O2} is 50Ω .




Figure 9. Internal Termination Resistors for Differential Drivers

Note: Some receivers are equipped with internal terminations that can include the following: trace termination, voltage biasing, and AC-coupling. Consult with the receiver specifications to determine if the termination components shown in this section are needed.

4.5.1 Direct-Coupled HCSL Terminations

For HCSL receivers, RC32312, RC32308 clock outputs should be configured for HCSL, and the devices should be direct-coupled. The RC32312, RC32308 supports a wide range of programmable HCSL voltage swing options.

Figure 10 shows an HCSL driver direct-coupled with an HCSL receiver and configured for internal termination. The RC32312, RC32308 supports source termination, with internal 50Ω resistors to ground at the transmitter. Resistor R₁ is optional and is used to improve impedance matching. If R₁ is used, it will reduce the amplitude at the receiver by 50% – this can be mitigated by adjusting the output amplitude of the driver.




Figure 10. HCSL Internal Termination

Figure 11 shows an HCSL driver direct-coupled with an HCSL receiver and configured for external termination. If the HCSL receiver has an internal 100Ω termination resistor then it will reduce the signal amplitude at the receiver by 50% – this can be mitigated by adjusting the output amplitude of the driver.




Figure 11. HCSL External Termination

For alternative termination schemes, see HCSL Terminations in *Quick Guide - Output Terminations* located on the RC32312/RC32308 product page, or contact Renesas for support.

4.5.2 Direct-Coupled LVDS Termination

For LVDS receivers, RC32312, RC32308 clock outputs should be configured for LVDS, and should be direct-coupled. The RC32312, RC32308 supports several programmable LVDS voltage swing and common mode options.

Figure 12 shows an LVDS driver direct-coupled with an LVDS receiver. The recommended value for the termination resistor (R_1) is between 90Ω and 132Ω . The actual value should be selected to match the differential impedance (Z_0) of the transmission line. To avoid transmission-line reflection issues, R_1 should be surface-mounted and placed as close to the receiver as practical.

For alternative termination schemes, see LVDS Terminations in *Quick Guide - Output Terminations* located on the RC32312/RC32308 product page, or contact Renesas for support.




Figure 12. LVDS Termination

4.5.3 AC-Coupled Differential Termination

For AC-coupled differential terminations, the RC32312, RC32308 clock outputs should be configured for HCSL and the HCSL driver should be configured with a voltage swing appropriate for the receiver. The RC32312, RC32308 supports several programmable HCSL voltage swing options.

Figure 13 shows an HCSL driver configured for internal termination and AC-coupled with a differential receiver with external termination resistors and biasing. Resistors R_1 , R_2 , R_3 , and R_4 should be selected to provide the appropriate bias voltage for the receiver. Consult receiver specifications for input swing and bias requirements. An optional resistor (R_5) can be used to improve impedance matching. If R_5 is used, it will reduce the amplitude at the receiver by 50%; this can be mitigated by adjusting the output amplitude of the driver.




Figure 13. AC-Coupled Differential Termination

For more information on AC-coupling, see Renesas application note AN-953, Quick Guide - Output Terminations.

4.5.4 AC-Coupled LVPECL (AC-LVPECL) Termination

AC-coupling should be used for LVPECL receivers. For AC-coupled LVPECL (AC-LVPECL) terminations, the RC32312, RC32308 clock outputs should be configured for HCSL. The RC32312, RC32308 supports several programmable HCSL voltage swing options and it should be configured as appropriate for the receiver and termination scheme. Consult receiver specifications for input swing and bias requirements.

Figure 14 shows an HCSL driver configured for internal termination driving an AC-LVPECL receiver with internal termination resistors and biasing.




Figure 14. AC-LVPECL Termination for LVPECL Receiver with Internal Termination Resistors and Biasing

For more information on AC-coupling, see Renesas application note AN-953, Quick Guide - Output Terminations.


5. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

6. Device ID Register

Device	Device_ID (Base Address 0x02)
RC32308	0xC5C1
RC32312	0xC5C2

7. Marking Diagram



- Lines 1 and 2 are the part number.
- Line 3:
 - "#" denotes the stepping number.
 - "YYWW" denotes the last two digits of the year and the work week the part was assembled.
 - "\$" denotes the mark code.



- Lines 1 and 2 are the part number.
- Line 3:
 - "#" denotes the stepping number.
 - "YYWW" denotes the last two digits of the year and the work week the part was assembled.
 - "\$" denotes the mark code.

8. Ordering Information

Part Number [1]	Package Description	Carrier Type	Temperature Range
RC32308AxxxGNE#KB0	48-VFQFPN, 7 × 7 mm	Таре	-40 to +85°C
RC32308AxxxGNE#BB0	48-VFQFPN, 7 × 7 mm	Tray	-40 to +63 C
RC32312AxxxGN1#KB0	64-VFQFPN, 9 × 9 mm	Таре	-40 to +85°C
RC32312AxxxGN1#BB0	64-VFQFPN, 9 × 9 mm	Tray	-40 to 765 C

^{1.} Replace "xxx" in the part number with the desired pre-programmed configuration code provided by Renesas in response to a custom configuration request or use "000" for unprogrammed parts.



9. Revision History

Revision	Date	Description
1.14	Dec 19, 2024	Changed the maximum time delay number in Clock Output Enable to 14ns from 13ns.
1.13	Dec 13, 2024	Added Clock Output Enable.
1.12	Oct 11, 2024	 Updated footnote 2 in Table 16. Complete other minor changes.
1.11	Aug 27, 2024	 Updated the minimum and maximum values for "Load Capacitance" in Table 10. Also added a footnote to the parameter. Updated the footnote associated with "Drive Level" in Table 10.
1.10	Jul 9, 2024	Updated Table 23.
1.09	Jul 5, 2024	 Updated the description of V_{DDO9_FOD2} and V_{DDO10_FOD2} in Table 1. Updated the following specification tables: Table 9, Table 10, Table 17, Table 18, Table 21, and Table 23. Updated Device Frequency Reference. Updated AC-Coupled Differential Termination. Added AC-Coupled LVPECL (AC-LVPECL) Termination. Completed other minor changes.
1.08	May 17, 2024	 Updated the nMR, nCS_A0, SCL_SCLK, SDA_SDIO, and SDO_A1 pins in Table 1. Updated Table 19 and Table 20.
1.07	Apr 5, 2024	Completed minor changes.
1.06	Mar 28, 2024	Updated Figure 3 and Figure 5.
1.05	Mar 15, 2024	 Updated the nMR, nCS_A0, SCL_SCLK, SDA_SDIO and SDO_A1 pins in Table 1. Updated footnote 1 in Table 20. Updated Power-On Reset and Reset Controller section. Updated footnotes 3 and 4 and added footnote 5 in Table 18. Moved Soft Reset section to the RC32312, RC32308 Programming Guide. Completed other minor changes.
1.04	Feb 28, 2024	 Updated the description of the LOCK pin in Table 1 Updated the frequency tolerance values in Table 10. Updated footnotes 1 and 2 in Table 17. Updated Power Considerations. Added two new sections, Power-On Reset and Reset Controller and Soft Reset. Updated the slew rate in Overdriving the Crystal Interface.
1.03	Jan 22, 2024	 Updated Table 5 and Table 18. Updated the second paragraph of Overdriving the Crystal Interface.
1.02	Dec 6, 2023	 Updated Table 9 and Table 10. Updated the second paragraph of Overdriving the Crystal Interface.
1.01	Nov 21, 2023	 Updated the footnotes in Table 6. Reformatted Table 7 and updated its footnotes. Updated the footnotes in Table 8. Separated Table 9 into Table 9 and Table 10. Updated Table 11 and its footnotes. Updated the footnotes in Table 12 to Table 14. Updated Table 15 to Table 18 and their footnotes.
1.00	Oct 20, 2023	Initial release.


Package Outline Drawing



PSC-4203-01 NLG48P1

48-VFQFPN 7.0 x 7.0 x 0.85 mm Body, 0.5mm Pitch


Rev.04, Date Created: Mar 21, 2025







Package Code: NLG64P2 64-VFQFPN 9.0 x 9.0 x 0.9 mm Body, 0.50mm Pitch PSC-4147-02, Revision: 03, Date Created: Jun 23, 2022



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.