

Ultra low power 64 MHz Arm® Cortex®-M23 core, up to 64-KB code flash memory, 8-KB SRAM, 12-bit A/D Converter, High Speed Analog Comparator, Safety features.

Features

■ Arm Cortex-M23 Core

- Armv8-M architecture
- Maximum operating frequency: 64 MHz
- Arm Memory Protection Unit (Arm MPU) with 8 regions
- Debug and Trace: DWT, FPB, CoreSight™ MTB-M23
- CoreSight Debug Port: SW-DP

■ Memory

- Up to 64-KB code flash memory
- 2-KB data flash memory (100,000 program/erase (P/E) cycles)
- 8-KB SRAM
- Memory protection units (MPU)
- 128-bit unique ID

■ Connectivity

- Serial Communications Interface (SCI) × 4
 - Asynchronous interfaces
 - 8-bit clock synchronous interface
 - Simple IIC
 - Simple SPI
 - Smart card interface
- Serial Peripheral Interface (SPI) × 1
- I²C bus interface (IIC) × 1

■ Analog

- 12-Bit A/D Converter (ADC12) with 3 sample-and-hold circuits
- Temperature Sensor (TSN)
- High Speed Analog Comparator (ACMPHS) × 2

■ Timers

- General PWM Timer 16-bit (GPT16) × 4
- 32-bit Low Power Asynchronous General Purpose Timer (AGTW) × 2
- Watchdog Timer (WDT)

■ Safety

- SRAM parity error check
- Flash area protection
- ADC self-diagnosis function
- Clock Frequency Accuracy Measurement Circuit (CAC)
- Cyclic Redundancy Check (CRC) calculator
- Data Operation Circuit (DOC)
- Port Output Enable for GPT (POEG)
- Independent Watchdog Timer (IWDT)
- GPIO readback level detection
- Register write protection
- Main oscillator stop detection
- Illegal memory access detection

■ System and Power Management

- Low power modes
- Event Link Controller (ELC)
- Data Transfer Controller (DTC)
- Key Interrupt Function (KINT)
- Power-on reset
- Low Voltage Detection (LVD) with voltage settings

■ Multiple Clock Sources

- Main clock oscillator (MOSC) (1 to 20 MHz)
- High-speed on-chip oscillator (HOCO) (24/32/48/64 MHz)
- Middle-speed on-chip oscillator (MOCO) (8 MHz)
- Low-speed on-chip oscillator (LOCO) (32.768 kHz)
- Clock trim function for HOCO/MOCO/LOCO
- IWDT-dedicated on-chip oscillator (15 kHz)
- Clock out support

■ Up to 40 pins for general I/O ports

- 5-V tolerance, open drain, input pull-up, switchable driving ability

■ Operating Voltage

- VCC: 1.6 to 5.5 V

■ Operating Temperature and Packages

- Ta = -40°C to +105°C
 - 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch)
 - 48-pin HWQFN (7 mm × 7 mm, 0.5 mm pitch)
 - 32-pin LQFP (7 mm × 7 mm, 0.8 mm pitch)
 - 32-pin HWQFN (5 mm × 5 mm, 0.5 mm pitch)
 - 24-pin HWQFN (4 mm × 4 mm, 0.5 mm pitch)
- Ta = -40°C to +125°C
 - 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch)
 - 48-pin HWQFN (7 mm × 7 mm, 0.5 mm pitch)
 - 32-pin LQFP (7 mm × 7 mm, 0.8 mm pitch)
 - 32-pin HWQFN (5 mm × 5 mm, 0.5 mm pitch)
 - 24-pin HWQFN (4 mm × 4 mm, 0.5 mm pitch)

1. Overview

The MCU integrates multiple series of software- and pin-compatible Arm[®]-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability.

The MCU in this series incorporates an energy-efficient Arm Cortex[®]-M23 32-bit core, that is particularly well suited for cost-sensitive and low-power applications, with the following features:

- Up to 64-KB code flash memory
- 8-KB SRAM
- 12-bit A/D Converter (ADC12)

1.1 Function Outline

Table 1.1 Arm core

Feature	Functional description
Arm Cortex-M23 core	<ul style="list-style-type: none"> • Maximum operating frequency: up to 64 MHz • Arm Cortex-M23 core: <ul style="list-style-type: none"> – Revision: r1p0-00rel0 – Armv8-M architecture profile – Single-cycle integer multiplier – 19-cycle integer divider • Arm Memory Protection Unit (Arm MPU): <ul style="list-style-type: none"> – Armv8 Protected Memory System Architecture – 8 protect regions • SysTick timer: <ul style="list-style-type: none"> – Driven by SYSTICCLK (LOCO) or ICLK

Table 1.2 Memory

Feature	Functional description
Code flash memory	Maximum 64-KB of code flash memory.
Data flash memory	2-KB of data flash memory.
Option-setting memory	The option-setting memory determines the state of the MCU after a reset.
SRAM	On-chip high-speed SRAM with parity bit.

Table 1.3 System (1 of 2)

Feature	Functional description
Operating modes	Two operating modes: <ul style="list-style-type: none"> • Single-chip mode • SCI boot mode
Resets	The MCU provides 12 resets (RES pin reset, power-on reset, independent watchdog timer reset, watchdog timer reset, voltage monitor 0/1/2 resets, SRAM parity error reset, bus master/slave MPU error resets, CPU stack pointer error reset, software reset).
Low Voltage Detection (LVD)	The Low Voltage Detection (LVD) module monitors the voltage level input to the VCC pin. The detection level can be selected by register settings. The LVD module consists of three separate voltage level detectors (LVD0, LVD1, LVD2). LVD0, LVD1, and LVD2 measure the voltage level input to the VCC pin. LVD registers allow your application to configure detection of VCC changes at various voltage thresholds.
Clocks	<ul style="list-style-type: none"> • Main clock oscillator (MOSC) • High-speed on-chip oscillator (HOCO) • Middle-speed on-chip oscillator (MOCO) • Low-speed on-chip oscillator (LOCO) • IWDT-dedicated on-chip oscillator • Clock out support

Table 1.3 System (2 of 2)

Feature	Functional description
Clock Frequency Accuracy Measurement Circuit (CAC)	The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock selected as the measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated.
Interrupt Controller Unit (ICU)	The Interrupt Controller Unit (ICU) controls which event signals are linked to the Nested Vector Interrupt Controller (NVIC), and the Data Transfer Controller (DTC) modules. The ICU also controls non-maskable interrupts.
Key Interrupt Function (KINT)	The key interrupt function (KINT) generates the key interrupt by detecting rising or falling edge on the key interrupt input pins.
Low power modes	Power consumption can be reduced in multiple ways, including setting clock dividers, stopping modules, selecting power control mode in normal operation, and transitioning to low power modes.
Register write protection	The register write protection function protects important registers from being overwritten due to software errors. The registers to be protected are set with the Protect Register (PRCR).
Memory Protection Unit (MPU)	The MCU has four Memory Protection Units (MPUs) and a CPU stack pointer monitor function are provided.
Watchdog Timer (WDT)	The Watchdog Timer (WDT) is a 14-bit down counter that can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh the WDT. In addition, the WDT can be used to generate a non-maskable interrupt or an underflow interrupt or watchdog timer reset.
Independent Watchdog Timer (IWDT)	The Independent Watchdog Timer (IWDT) consists of a 14-bit down counter that must be serviced periodically to prevent counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-maskable interrupt or an underflow interrupt. Because the timer operates with an independent, dedicated clock source, it is particularly useful in returning the MCU to a known state as a fail-safe mechanism when the system runs out of control. The IWDT can be triggered automatically by a reset, underflow, refresh error, or a refresh of the count value in the registers.

Table 1.4 Event link

Feature	Functional description
Event Link Controller (ELC)	The Event Link Controller (ELC) uses the event requests generated by various peripheral modules as source signals to connect them to different modules, allowing direct link between the modules without CPU intervention.

Table 1.5 Direct memory access

Feature	Functional description
Data Transfer Controller (DTC)	A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request.

Table 1.6 Timers

Feature	Functional description
General PWM Timer (GPT)	The General PWM Timer (GPT) is a 16-bit timer with $GPT16 \times 4$ channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer.
Port Output Enable for GPT (POEG)	The POEG issues requests to stop output from output pins of the general PWM timer (GPT).
Low power Asynchronous General Purpose Timer (AGTW)	The Low Power Asynchronous General Purpose Timer (AGTW) is a 32-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events. This timer consists of a reload register and a down counter. The reload register and the down counter are allocated to the same address, and can be accessed with the AGTW register.

Table 1.7 Communication interfaces

Feature	Functional description
Serial Communications Interface (SCI)	<p>The Serial Communications Interface (SCI) × 4 channels have asynchronous and synchronous serial interfaces:</p> <ul style="list-style-type: none"> • Asynchronous interfaces (UART and Asynchronous Communications Interface Adapter (ACIA)) • 8-bit clock synchronous interface • Simple IIC (master-only) • Simple SPI • Smart card interface <p>The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. SCIn (n = 0) has FIFO buffers to enable continuous and full-duplex communication, and the data transfer speed can be configured independently using an on-chip baud rate generator.</p>
I ² C bus interface (IIC)	The I ² C bus interface (IIC) has 1 channel. The IIC module conforms with and provides a subset of the NXP I ² C (Inter-Integrated Circuit) bus interface functions.
Serial Peripheral Interface (SPI)	The Serial Peripheral Interface (SPI) has 1 channel. The SPI provides high-speed full-duplex synchronous serial communications with multiple processors and peripheral devices.

Table 1.8 Analog

Feature	Functional description
12-bit A/D Converter (ADC12)	A 12-bit successive approximation A/D converter is provided. Up to 13 analog input channels are selectable. Temperature sensor output and internal reference voltage are selectable for conversion.
Temperature Sensor (TSN)	The on-chip Temperature Sensor (TSN) determines and monitors the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is fairly linear. The output voltage is provided to the ADC12 for conversion and can be further used by the end application.
High-Speed Analog Comparator (ACMPHS)	The High-Speed Analog Comparator (ACMPHS) compares a reference input voltage with an analog input voltage. Comparator channels ACMPHS0 and ACMPHS1 are independent of each other. The comparison result of the reference input voltage and analog input voltage can be read by software. The comparison result can also be output externally. The reference input voltage can be selected from an input to the CMPREFi (i = 0, 1) pin, input to the CMPIN0j (j = 0, 1, 2) pin or the internal reference voltage (V _{ref}) generated internally in the MCU.

Table 1.9 Data processing

Feature	Functional description
Cyclic Redundancy Check (CRC) calculator	The Cyclic Redundancy Check (CRC) generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC-generation polynomials are available. The snoop function allows CRC to monitor the access to specific addresses. This function is useful in applications that require CRC code to be generated automatically in certain events, such as monitoring writes to the serial transmit buffer and reads from the serial receive buffer.
Data Operation Circuit (DOC)	The Data Operation Circuit (DOC) compares, adds, and subtracts 16-bit data. When a selected condition applies, 16-bit data is compared and an interrupt can be generated.

Table 1.10 I/O ports

Feature	Functional description
I/O ports	<ul style="list-style-type: none">● I/O ports for the 48-pin LQFP/HWQFN<ul style="list-style-type: none">– I/O pins: 39– Input pins: 1– Pull-up resistors: 39– N-ch open-drain outputs: 28– 5-V tolerance: 2● I/O ports for the 32-pin LQFP/HWQFN<ul style="list-style-type: none">– I/O pins: 25– Input pins: 1– Pull-up resistors: 25– N-ch open-drain outputs: 17● I/O ports for the 24-pin HWQFN<ul style="list-style-type: none">– I/O pins: 17– Input pins: 1– Pull-up resistors: 17– N-ch open-drain outputs: 10

1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset. Some individual devices within the group have a subset of the features.




Figure 1.1 Block diagram

1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity and package type. Table 1.11 shows a list of products.




Figure 1.2 Part numbering scheme

Table 1.11 Product list

Product part number	Package code	Code flash	Data flash	SRAM	Operating temperature
R7FA2T1073CFL	PLQP0048KB-B	64	2	8	-40 to +105 °C
R7FA2T1073CFJ	PLQP0032GB-A				
R7FA2T1073CNH	PWQN0032KE-A				
R7FA2T1073CNE	PWQN0048KC-A				
R7FA2T1073CNK	PWQN0024KG-A				
R7FA2T1074CFL	PLQP0048KB-B				-40 to +125 °C
R7FA2T1074CFJ	PLQP0032GB-A				
R7FA2T1074CNH	PWQN0032KE-A				
R7FA2T1074CNE	PWQN0048KC-A				
R7FA2T1074CNK	PWQN0024KG-A				

1.4 Function Comparison

Table 1.12 Function comparison

Parts number		R7FA2T107xxFL	R7FA2T107xxNE	R7FA2T107xxFJ	R7FA2T107xxNH	R7FA2T107xxCNK
Pin count		48		32		24
Package		LQFP	WQFN	LQFP	WQFN	WQFN
Code flash memory		64 KB				
Data flash memory		2 KB				
SRAM		8 KB				
System	CPU clock	64 MHz				
	ICU	Yes				
	KINT	5		4		
Event control	ELC	Yes				
DMA	DTC	Yes				
Timers	GPT (POEG)	2				
	GPT16	4				
	AGTW	2				
	WDT/IWDT	Yes				
Communication	SCI	4				
	IIC	1				
	SPI	1				
Analog	ADC12	13		10		9
	ACMPHS	2				
	TSN	Yes				
Data processing	CRC	Yes				
	DOC	Yes				
I/O ports	I/O pins	39		25		17
	Input pins	1				
	Pull-up resistors	39		25		17
	N-ch open-drain outputs	28		17		10
	5-V tolerance	2		0		0

1.5 Pin Functions

Table 1.13 Pin functions (1 of 3)

Function	Signal	I/O	Description
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply. Connect this pin to VSS by a 0.1- μ F capacitor. Place the capacitor close to the pin.
	VCL	I/O	Connect this pin to the VSS pin by the smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin.
	EXTAL	Input	
	CLKOUT	Output	Clock output pin
Operating mode control	MD	Input	Pin for setting the operating mode. The signal level on this pin must not be changed during operation mode transition on release from the reset state.
System control	RES	Input	Reset signal input pin. The MCU enters the reset state when this signal goes low.
CAC	CACREF	Input	Measurement reference clock input pin
On-chip debug	SWDIO	I/O	Serial wire debug data input/output pin
	SWCLK	Input	Serial wire clock pin
Interrupt	NMI	Input	Non-maskable interrupt request pin
	IRQ0 to IRQ7	Input	Maskable interrupt request pins
GPT16	GTETRG, GTETRGB	Input	External trigger input pins
	GTADSM0	Output	A/D conversion start request monitor 0 output pin
	GTADSM1	Output	A/D conversion start request monitor 1 output pin
	GTIOcA, GTIOcB	I/O	Input capture, output compare, or PWM output pins
	GTCPPOk	Output	Toggle output synchronized with PWM period
	GTIU	Input	Hall sensor input pin U
	GTIV	Input	Hall sensor input pin V
	GTIW	Input	Hall sensor input pin W
	GTOUUP	Output	3-phase PWM output for BLDC motor control (positive U phase)
	GTOULO	Output	3-phase PWM output for BLDC motor control (negative U phase)
	GTOVUP	Output	3-phase PWM output for BLDC motor control (positive V phase)
	GTOVLO	Output	3-phase PWM output for BLDC motor control (negative V phase)
	GTOWUP	Output	3-phase PWM output for BLDC motor control (positive W phase)
	GTOWLO	Output	3-phase PWM output for BLDC motor control (negative W phase)
AGTW	AGTEE0, AGTEE1	Input	External event input enable signals
	AGTIO0, AGTIO1	I/O	External event input and pulse output pins
	AGTO0	Output	Pulse output pins
	AGTOA0, AGTOA1	Output	Output compare match A output pins
	AGTOB0	Output	Output compare match B output pins

Table 1.13 Pin functions (2 of 3)

Function	Signal	I/O	Description
SCI	SCKn (n = 0 to 2, 9)	I/O	Input/output pins for the clock (clock synchronous mode)
	RXDn (n = 0 to 2, 9)	Input	Input pins for received data (asynchronous mode/clock synchronous mode)
	TXDn (n = 0 to 2, 9)	Output	Output pins for transmitted data (asynchronous mode/clock synchronous mode)
	CTS _n _RTS _n (n = 0 to 2, 9)	I/O	Input/output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active-low.
	SCLn (n = 0 to 2, 9)	I/O	Input/output pins for the IIC clock (simple IIC mode)
	SDAn (n = 0 to 2, 9)	I/O	Input/output pins for the IIC data (simple IIC mode)
	SCKn (n = 0 to 2, 9)	I/O	Input/output pins for the clock (simple SPI mode)
	MISO _n (n = 0 to 2, 9)	I/O	Input/output pins for slave transmission of data (simple SPI mode)
	MOSI _n (n = 0 to 2, 9)	I/O	Input/output pins for master transmission of data (simple SPI mode)
	SS _n (n = 0 to 2, 9)	Input	Chip-select input pins (simple SPI mode), active-low
IIC	SCLn (n = 0)	I/O	Input/output pins for the clock
	SDAn (n = 0)	I/O	Input/output pins for data
SPI	RSPCKA	I/O	Clock input/output pin
	SSLA0	I/O	Input or output pin for slave selection
	SSLA1	Output	Output pins for slave selection
	MOSIA	I/O	Input or output pins for data output from the master
	MISOA	I/O	Input or output pins for data output from the slave
Analog power supply	AVCC0	Input	Analog power supply pin for the ADC12
	AVSS0	Input	Analog ground pin for the ADC12
	VREFH0	Input	Analog reference voltage supply pin for the ADC12. Connect this pin to AVCC0 when not using the ADC12.
	VREFL0	Input	Analog reference ground pin for the ADC12. Connect this pin to AVSS0 when not using the ADC12.
ADC12	AN000 to AN002 (3ch S/H), AN005 to AN010, AN019 to AN022	Input	Input pins for the analog signals to be processed by the A/D converter.
	ADTRG0_A, ADTRG0_B	Input	Input pin for the external trigger signals that start the A/D conversion, active-low.
KINT	KR00 to KR04	Input	Key interrupt input pins
I/O ports	P000 to P002, P010 to P015	I/O	General-purpose input/output pins
	P100 to P104, P108 to P112	I/O	General-purpose input/output pins
	P200	Input	General-purpose input pin
	P201, P206 to P208, P212, P213	I/O	General-purpose input/output pins
	P300 to P302	I/O	General-purpose input/output pins
	P400 to P403, P407 to P409	I/O	General-purpose input/output pins
	P500	I/O	General-purpose input/output pins
	P913 to P915	I/O	General-purpose input/output pins

Table 1.13 Pin functions (3 of 3)

Function	Signal	I/O	Description
ACMPHS	CMPIN0n (n = 1, 2, 3), CMPIN1	Input	Reference and Analog voltage input pin
	CMPREFn (n = 0, 1)	Input	Reference and Analog voltage input pin
	VCOUT	Output	ACMPHS0 and ACMPHS1 compare outputs are bundled on the VCOUT pin

1.6 Pin Assignments

Figure 1.3 to Figure 1.5 show the pin assignments from the top view.




Figure 1.3 Pin assignment for LQFP/QFN 48-pin (top view)





Figure 1.4 Pin assignment for LQFP/QFN 32-pin (top view)



Note: For the product in a QFN package, solder the exposed die pad onto a plated area of the PCB that has no electrical connections.

Figure 1.5 Pin assignment for QFN 24-pin (top view)

1.7 Pin Lists

Table 1.14 Pin list (1 of 2)

Pin number			Power, System, Clock, Debug, CAC	I/O ports	Timers			Communication interfaces			Analog		HMI
LQFP/QFN 48-pin	LQFP/QFN 32-pin	LQFP/QFN 24-pin			AGTW	GPT_Ops, POEG	GPT	SCI	IIC	SPI	ADC	ACMPHS	Interrupt
1	—	—	CACREF_C	P400	AGTIO1_C	—	GTIOC3A_B	SCK0_B/ SCK1_B	SCL0_A	—	—	—	IRQ0_A
2	—	—		P401	—	GTETRG_A_B	GTIOC3B_B	CTS0_RTS0_B/ SS0_B	SDA0_A	—	—	—	IRQ5_C
3	1	1	VCL		—	—	—	—	—	—	—	—	—
4	2	—		P402	—	—	GTADSM0	—	—	—	—	—	—
5	3	—		P403	—	—	GTADSM1	—	—	—	—	—	—
6	4	2	VSS		—	—	—	—	—	—	—	—	—
7	5	3	XTAL	P213	—	GTOUUP_A	GTIOC0A_A	—	—	—	—	—	IRQ2_B
8	6	4	EXTAL	P212	AGTEE1_A	GTOULO_A	GTIOC0B_A	—	—	—	—	—	IRQ7_C
9	7	5	VCC		—	—	—	—	—	—	—	—	—
10	—	—		P409	—	GTIV_B	—	—	—	—	—	—	IRQ6_B
11	—	—		P408	—	GTIW_B	—	CTS1_RTS1_D/ SS1_D	SCL0_C	—	—	—	IRQ7_B
12	8	6		P407	AGTIO0_C	GTOULO_B/ GTCPP00	GTIOC0B_B	CTS0_RTS0_D/ SS0_D	SDA0_B	—	ADTRG0_B	CMPREF1	—
13	—	—		P915	—	—	—	—	—	—	—	—	—
14	9	—		P914	AGTOA1_A	GTOVUP_A	GTIOC1A_A	—	—	—	—	—	—
15	10	—		P913	AGTIO1_F	GTOVLO_A	GTIOC1B_A	—	—	—	—	—	—
16	11	—		P208	AGTOB0_A	GTOUUP_B	GTIOC0A_B	—	—	—	—	—	—
17	12	—		P207	—	—	—	—	—	—	—	—	—
18	—	—		P206	—	GTIU_B	—	TXD0_C/ MOSI0_C/ SDA0_C	—	—	—	—	IRQ0_B
19	13	7	RES		—	—	—	—	—	—	—	—	—
20	14	8	MD	P201	—	—	—	—	—	—	—	—	—
21	15	9		P200	—	—	—	—	—	—	—	—	NMI
22	—	—		P302	—	GTETRG_A_D	—	TXD2_A/ MOSI2_A/ SDA2_A	—	—	—	—	IRQ5_A
23	—	—		P301	AGTIO0_D	GTETRGB_A	—	RXD2_A/ MISO2_A/ SCL2_A/ CTS9_RTS9_D/ SS9_D	—	—	—	—	IRQ6_A
24	16	10	SWCLK	P300	—	GTETRG_A_C/ GTCPP01	GTIOC3A_A	TXD1/MOSI1/ SDA1	—	—	—	—	IRQ5_B
25	17	11	SWDIO	P108	AGTEE1_B	GTETRGB_C/ GTCPP02	GTIOC3B_A	RXD1/MISO1/ SCL1/ CTS9_RTS9_B/ SS9_B	—	—	—	—	IRQ6_C
26	18	12	CLKOUT_B	P109	AGTOA1_B	GTOUUP_A	GTIOC2A_B	SCK1_E/ TXD9_B/ MOSI9_B/ SDA9_B	—	—	—	—	—
27	19	13	VCOUT	P110	AGTIO1_A	GTOVLO_A	GTIOC2B_B	CTS2_RTS2_B/ SS2_B/ RXD9_B/ MISO9_B/ SCL9_B	—	—	—	—	IRQ3_A
28	—	—		P111	AGTOA0	—	GTIOC1A_C	SCK2_B/ SCK9_B	—	—	—	—	IRQ4_A
29	20	—		P112	AGTOB0	—	GTIOC1B_C	SCK1_D	—	—	—	—	—
30	—	—	VCC		—	—	—	—	—	—	—	—	—
31	—	—	VSS		—	—	—	—	—	—	—	—	—
32	—	—		P104	—	GTETRGB_B	—	RXD0_C/ MISO0_C/ SCL0_C	—	SSLA1_A	—	—	KRM04/IRQ1_B
33	21	14		P103	—	GTOUUP_B/ GTCPP03	GTIOC2A_A	CTS0_RTS0_A/ SS0_A/ RXD2_D/ MISO2_D/ SCL2_D	—	SSLA0_A	AN019	CMPIN1	KRM03/IRQ4_B

Table 1.14 Pin list (2 of 2)

Pin number			Power, System, Clock, Debug, CAC	I/O ports	Timers			Communication interfaces			Analog		HMI
LQFP/QFN 48-pin	LQFP/QFN 32-pin	LQFP/QFN 24-pin			AGTW	GPT_Ops, PDEG	GPT	SCI	IIC	SPI	ADC	ACMPHS	Interrupt
34	22	15		P102	AGT00	GTOWLO_B	GTIOC2B_A	SCK0_A/ TXD2_D/ MOSI2_D/ SDA2_D	—	RSPCKA_A	ADTRG0_A/ AN020	CMPREF0	KRM02/IRQ1_A
35	23	16		P101	AGTEE0	GTOVUP_B	GTIOC1A_B	TXD0_A/ MOSI0_A/ SDA0_A/ CTS1_RTS1_A/ SS1_A	SDA0_C	MOSIA_A	AN021	—	KRM01/IRQ2_A
36	24	17		P100	AGTIO0_A	GTOVLO_B	GTIOC1B_B	RXD0_A/ MISO0_A/ SCL0_A/ SCK1_A	SCL0_D	MISOA_A	AN022	—	KRM00/IRQ0_C
37	—	—		P500	—	GTETRG_A	GTIOC2A_C	—	—	—	—	—	—
38	25	18		P015	—	GTIU_A	—	—	—	—	AN002 (3ch S/H)	CMPIN01	IRQ2_C
39	26	19		P014	—	GTIV_A	—	—	—	—	AN001 (3ch S/H)	CMPIN02	IRQ3_B
40	27	20		P013	—	GTIW_A	—	—	—	—	AN000 (3ch S/H)	CMPIN03	IRQ1_C
41	28	—		P012	—	—	—	—	—	—	AN007	—	—
42	29	21	AVCC0	AVCC0	—	—	—	—	—	—	—	—	—
43	30	22	AVSS0	AVSS0	—	—	—	—	—	—	—	—	—
44	31	23	VREFL0	P011	—	—	—	—	—	—	AN006	—	—
45	32	24	VREFH0	P010	—	—	—	—	—	—	AN005	—	—
46	—	—		P002	—	—	—	—	—	—	AN010	—	—
47	—	—		P001	—	—	—	—	—	—	AN009	—	IRQ7_A
48	—	—		P000	—	—	—	—	—	—	AN008	—	—

Note: Several pin names have the added suffix of _A, _B, _C, _D, _E and _F. The suffix can be ignored when assigning functionality.

2. Electrical Characteristics

Unless otherwise specified, the electrical characteristics of the MCU are defined under the following conditions:

$$VCC^{*1} = AVCC0 = 1.6 \text{ to } 5.5 \text{ V, } VREFH0 = 1.6 \text{ V to } AVCC0$$

$$VSS = AVSS0 = VREFL0 = 0 \text{ V, } T_a = T_{opr}$$

Note 1. The typical condition is set to $VCC = 3.3 \text{ V}$.

Figure 2.1 shows the timing conditions.




Figure 2.1 Input or output timing measurement conditions

The measurement conditions of the timing specifications for each peripheral are recommended for the best peripheral operation. However, make sure to adjust driving abilities for each pin to meet the conditions of your system.

Each function pin used for the same function must select the same drive ability. If the I/O drive ability of each function pin is mixed, the AC characteristics of each function are not guaranteed.

2.1 Absolute Maximum Ratings

Table 2.1 Absolute maximum ratings (1 of 2)

Parameter	Symbol	Value	Unit	
Power supply voltage	VCC	-0.5 to +6.5	V	
Input voltage	5V-tolerant ports ^{*1}	V_{in}	-0.3 to +6.5	V
	P000 to P002, P010 to P015	V_{in}	-0.3 to AVCC0 + 0.3	V
	Others	V_{in}	-0.3 to VCC + 0.3	V
Reference power supply voltage	VREFH0	-0.3 to +6.5	V	
Analog power supply voltage	AVCC0	-0.5 to +6.5	V	
Analog input voltage	When AN000 to AN002, AN005 to AN010 are used	V_{AN}	-0.3 to AVCC0 + 0.3	V
	When AN019 to AN022 are used		-0.3 to VCC + 0.3	V
Operating temperature ^{*2 *3 *4}	T_{opr}	-40 to +105 -40 to +125	°C	

Table 2.1 Absolute maximum ratings (2 of 2)

Parameter	Symbol	Value	Unit
Storage temperature	T_{stg}	-55 to +140	°C

Note 1. Ports P400, P401 are 5V-tolerant.

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up might cause malfunction and the abnormal current that passes in the device at this time might cause degradation of internal elements.

Note 2. See [section 2.2.1. Tj/Ta Definition](#).

Note 3. Contact Renesas Electronics sales office for information on derating operation under $T_a = +105^{\circ}\text{C}$ to $+125^{\circ}\text{C}$. Derating is the systematic reduction of load for improved reliability.

Note 4. The upper limit of the operating temperature is 105°C or 125°C , depending on the product.

Caution: Permanent damage to the MCU may result if absolute maximum ratings are exceeded.

To preclude any malfunctions due to noise interference, insert capacitors with high frequency characteristics between the VCC and VSS pins, between the AVCC0 and AVSS0 pins, and between the VREFH0 and VREFL0 pins when VREFH0 is selected as the high potential reference voltage for the ADC12. Place capacitors of the following value as close as possible to every power supply pin and use the shortest and heaviest possible traces:

- VCC and VSS: about 0.1 μF
- AVCC0 and AVSS0: about 0.1 μF
- VREFH0 and VREFL0: about 0.1 μF

Also, connect capacitors as stabilization capacitance.

Connect the VCL pin to a VSS pin by a 4.7 μF capacitor. Each capacitor must be placed close to the pin.

Table 2.2 Recommended operating conditions

Parameter	Symbol	Min	Typ	Max	Unit	
Power supply voltages	VCC ^{*1 *2}	1.6	—	5.5	V	
	VSS	—	0	—	V	
Analog power supply voltages	AVCC0 ^{*1 *2}	1.6	—	5.5	V	
	AVSS0	—	0	—	V	
	VREFH0	When used as ADC12 Reference	1.6	—	AVCC0	V
	VREFL0		—	0	—	V

Note 1. Use AVCC0 and VCC under the following conditions:
AVCC0 = VCC

Note 2. When powering on the VCC and AVCC0 pins, power them on at the same time or the VCC pin first and then the AVCC0 pins. When powering off the VCC and AVCC0 pins, power them off at the same time or the AVCC0 pin first and then the VCC pins.

2.2 DC Characteristics

2.2.1 Tj/Ta Definition

Table 2.3 DC characteristics

Conditions: Products with operating temperature (T_a) -40 to $+125^{\circ}\text{C}$

Parameter	Symbol	Typ	Max	Unit	Test conditions
Permissible junction temperature	T_j	—	140	°C	High-speed mode Middle-speed mode Low-speed mode Subosc-speed mode
			125 ^{*1}		

Note: Make sure that $T_j = T_a + \theta_{ja} \times \text{total power consumption (W)}$, where total power consumption = $(V_{CC} - V_{OH}) \times \Sigma I_{OH} + V_{OL} \times \Sigma I_{OL} + I_{CCmax} \times V_{CC}$.

Note 1. The upper limit of operating temperature is 105°C or 125°C , depending on the product. If the part number shows the operation temperature at 105°C , then the maximum value of T_j is 125°C , otherwise it is 140°C .

2.2.2 I/O V_{IH} , V_{IL} **Table 2.4** I/O V_{IH} , V_{IL} Conditions: $V_{CC} = AV_{CC0} = 1.6$ to 5.5 V

Parameter	Ports & Functions	Symbol	Min	Max	Unit	Test Conditions		
Input voltage	Input ports pins P000 to P002, P010 to P015	V_{IH}	$AV_{CC0} \times 0.8$	—	V	—		
		V_{IL}	—	$AV_{CC0} \times 0.2$				
	Input ports pins except for P000 to P002, P010 to P015	V_{IH}	$V_{CC} \times 0.8$	—			—	
		V_{IL}	—	$V_{CC} \times 0.2$				
	EXTAL	V_{IH}	$V_{CC} \times 0.8$	—			—	
		V_{IL}	—	$V_{CC} \times 0.2$				
	5V-tolerant ports*3	V_{IH}	$V_{CC} \times 0.8$	5.8			—	
		V_{IL}	—	$V_{CC} \times 0.2$				
	RES, NMI, IRQ*4	V_{IH}	$V_{CC} \times 0.8$	—			—	
		V_{IL}	—	$V_{CC} \times 0.2$				
		ΔV_T *6	$V_{CC} \times 0.10$	—				—
			$V_{CC} \times 0.05$	—				
	Peripheral functions*5	IIC (except for SMBus)*1	V_{IH}	$V_{CC} \times 0.7$		5.8*7	—	
			V_{IL}	—		$V_{CC} \times 0.3$		
			ΔV_T *6	$V_{CC} \times 0.10$		—		—
				$V_{CC} \times 0.05$		—		
		IIC (SMBus)*2	V_{IH}	2.2		—		—
			V_{IL}	2.0		—		
			V_{IL}	—		0.8		
			V_{IL}	—		0.5		
Other peripheral functions		V_{IH}	$V_{CC} \times 0.8$	—	—			
		V_{IL}	—	$V_{CC} \times 0.2$				
		ΔV_T *6	$V_{CC} \times 0.10$	—		—		
			$V_{CC} \times 0.05$	—				
					$V_{CC} = 2.7$ to 5.5 V			
					$V_{CC} = 1.6$ to 2.7 V			
					$V_{CC} = 2.7$ to 5.5 V			
					$V_{CC} = 1.6$ to 2.7 V			
					$V_{CC} = 3.6$ to 5.5 V			
					$V_{CC} = 2.7$ to 3.6 V			
					$V_{CC} = 3.6$ to 5.5 V			
					$V_{CC} = 2.7$ to 3.6 V			
					$V_{CC} = 2.7$ to 5.5 V			
					$V_{CC} = 1.6$ to 2.7 V			

Note 1. SCL0_A, SDA0_A, SDA0_B (total 3 pins)

Note 2. SCL0_A, SCL0_C, SDA0_A, SDA0_B, SCL0_D, SDA0_C (total 6 pins)

Note 3. P400, P401 (total 2 pins)

Note 4. PmnPFS.ISEL = 1.

Note 5. PmnPFS.PMR = 1.

Note 6. This is the hysteresis characteristic of the Schmitt Trigger circuit.

Note 7. SDA0_B max spec is V_{CC} .2.2.3 I/O I_{OH} , I_{OL} **Table 2.5** I/O I_{OH} , I_{OL} (1 of 4)Conditions: $V_{CC} = AV_{CC0} = 1.6$ to 5.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Permissible output current (max value per pin)	Ports P000 to P002, P010 to P015, P212, P213, P400, P401, P407	I_{OH}	—	—	-4.0	mA
		I_{OL}	—	—	8.0	mA
	Other output pins*1	I_{OH}	—	—	-4.0	mA
		I_{OL}	—	—	20.0	mA

Table 2.5 I/O I_{OH}, I_{OL} (2 of 4)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions	
Permissible output current (max value total pins) ^{*2}	48 pin products	Total of ports P000 to P002, P010 to P015	$\Sigma I_{OH} (max)$	—	—	-30	mA	AVCC0 = 2.7 to 5.5 V
				—	—	-8		AVCC0 = 1.8 to 2.7 V
				—	—	-4		AVCC0 = 1.6 to 1.8 V
			$\Sigma I_{OL} (max)$	—	—	50		AVCC0 = 2.7 to 5.5 V
				—	—	4		AVCC0 = 1.8 to 2.7 V
				—	—	2		AVCC0 = 1.6 to 1.8 V
		Total of ports P212, P213	$\Sigma I_{OH} (max)$	—	—	-8	mA	VCC = 2.7 to 5.5 V
				—	—	-2		VCC = 1.8 to 2.7 V
				—	—	-1		VCC = 1.6 to 1.8 V
			$\Sigma I_{OL} (max)$	—	—	16.0		VCC = 2.7 to 5.5 V
				—	—	1.2		VCC = 1.8 to 2.7 V
				—	—	0.6		VCC = 1.6 to 1.8 V
	Total of ports P206 to P208, P400 to P403, P407 to P409, P913 to P915	$\Sigma I_{OH} (max)$	—	—	-30	mA	VCC = 2.7 to 5.5 V	
			—	—	-8		VCC = 1.8 to 2.7 V	
			—	—	-4		VCC = 1.6 to 1.8 V	
		$\Sigma I_{OL} (max)$	—	—	50		VCC = 2.7 to 5.5 V	
			—	—	4		VCC = 1.8 to 2.7 V	
			—	—	2		VCC = 1.6 to 1.8 V	
	Total of ports P100 to P104, P108 to P112, P201, P300 to P302, P500	$\Sigma I_{OH} (max)$	—	—	-30	mA	VCC = 2.7 to 5.5 V	
			—	—	-8		VCC = 1.8 to 2.7 V	
			—	—	-4		VCC = 1.6 to 1.8 V	
		$\Sigma I_{OL} (max)$	—	—	50		VCC = 2.7 to 5.5 V	
			—	—	4		VCC = 1.8 to 2.7 V	
			—	—	2		VCC = 1.6 to 1.8 V	
Total of all output pin	$\Sigma I_{OH} (max)$	—	—	-60	mA	—		
	$\Sigma I_{OL} (max)$	—	—	100		—		

Table 2.5 I/O I_{OH}, I_{OL} (3 of 4)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions		
Permissible output current (max value total pins) ^{*2}	32 pin products	Total of ports P010 to P015	$\Sigma I_{OH} (max)$	—	—	-24	mA	AVCC0 = 2.7 to 5.5 V	
				—	—	-6		AVCC0 = 1.8 to 2.7 V	
				—	—	-3		AVCC0 = 1.6 to 1.8 V	
			$\Sigma I_{OL} (max)$	—	—	48		AVCC0 = 2.7 to 5.5 V	
				—	—	3.6		AVCC0 = 1.8 to 2.7 V	
				—	—	1.8		AVCC0 = 1.6 to 1.8 V	
		Total of ports P212, P213	$\Sigma I_{OH} (max)$	—	—	-8	mA	VCC = 2.7 to 5.5 V	
				—	—	-2		VCC = 1.8 to 2.7 V	
				—	—	-1		VCC = 1.6 to 1.8 V	
				$\Sigma I_{OL} (max)$	—	—	16.0		VCC = 2.7 to 5.5 V
					—	—	1.2		VCC = 1.8 to 2.7 V
					—	—	0.6		VCC = 1.6 to 1.8 V
	Total of other output ports	$\Sigma I_{OH} (max)$	—	—	-30	mA	VCC = 4.0 to 5.5 V		
			—	—	-20		VCC = 2.7 to 4.0 V		
			—	—	-12		VCC = 1.8 to 2.7 V		
			—	—	-6		VCC = 1.6 to 1.8 V		
			$\Sigma I_{OL} (max)$	—	—	50		VCC = 4.0 to 5.5 V	
				—	—	20		VCC = 2.7 to 4.0 V	
				—	—	8		VCC = 1.8 to 2.7 V	
				—	—	4		VCC = 1.6 to 1.8 V	
	Total of all output pin	$\Sigma I_{OH} (max)$	—	—	-54	mA	—		
$\Sigma I_{OL} (max)$		—	—	98	—				

Table 2.5 I/O I_{OH}, I_{OL} (4 of 4)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions	
Permissible output current (max value total pins)* ²	24 pin products	Total of ports P010, P011, P013, P014, P015	ΣI _{OH} (max)	—	—	-20	mA	AVCC0 = 2.7 to 5.5 V
				—	—	-5		AVCC0 = 1.8 to 2.7 V
				—	—	-2.5		AVCC0 = 1.6 to 1.8 V
		Total of ports P212, P213	ΣI _{OH} (max)	—	—	40	mA	AVCC0 = 2.7 to 5.5 V
				—	—	3		AVCC0 = 1.8 to 2.7 V
				—	—	1.5		AVCC0 = 1.6 to 1.8 V
		Total of other output ports	ΣI _{OH} (max)	—	—	-8	mA	VCC = 2.7 to 5.5 V
				—	—	-2		VCC = 1.8 to 2.7 V
				—	—	-1		VCC = 1.6 to 1.8 V
			ΣI _{OL} (max)	—	—	16.0	mA	VCC = 2.7 to 5.5 V
				—	—	1.2		VCC = 1.8 to 2.7 V
				—	—	0.6		VCC = 1.6 to 1.8 V
	Total of all output pin	ΣI _{OH} (max)	—	—	-30	mA	VCC = 4.0 to 5.5 V	
			—	—	-20		VCC = 2.7 to 4.0 V	
			—	—	-12		VCC = 1.8 to 2.7 V	
			—	—	-6		VCC = 1.6 to 1.8 V	
		ΣI _{OL} (max)	—	—	50	mA	VCC = 4.0 to 5.5 V	
			—	—	20		VCC = 2.7 to 4.0 V	
			—	—	8		VCC = 1.8 to 2.7 V	
			—	—	4		VCC = 1.6 to 1.8 V	
Total of all output pin	ΣI _{OH} (max)	—	—	-50	mA	—		
	ΣI _{OL} (max)	—	—	90		—		

Note 1. Ports except for P200 are input.

Note 2. Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

$$\text{Total output current of pins} = (I_{OH} \times 0.7) / (n \times 0.01)$$

<Example> Where n = 80% and I_{OH} = -30.0 mA

$$\text{Total output current of pins} = (-30.0 \times 0.7) / (80 \times 0.01) \cong -26.2 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

Caution: To protect the reliability of the MCU, the output current values should not exceed the values in [Table 2.5](#).

2.2.4 I/O V_{OH}, V_{OL}, and Other Characteristics

Table 2.6 I/O V_{OH}, V_{OL} (1)

Conditions: VCC = AVCC0 = 4.0 to 5.5 V

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Output voltage	Ports P000 to P002, P010 to P015	V _{OH}	AVCC0 - 0.8	—	—	V	I _{OH} = -4.0 mA
	Output pins except for P000 to P002 and P010 to P015* ¹	V _{OH}	VCC - 0.8	—	—		I _{OH} = -4.0 mA
	Ports P000 to P002, P010 to P015	V _{OL}	—	—	0.8		I _{OL} = 8.0 mA
	Ports P212, P213, P400, P401, P407	V _{OL}	—	—	0.8		I _{OL} = 8.0 mA
	Output pins except for P000 to P002, P010 to P015, P212, P213, P400, P401, and P407* ¹	V _{OL}	—	—	1.2		I _{OL} = 20.0 mA

Note 1. Ports except for P200 are input.

Table 2.7 I/O V_{OH} , V_{OL} (2)Conditions: $V_{CC} = AV_{CC0} = 2.7$ to 4.0 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Output voltage	Ports P000 to P002, P010 to P015	V_{OH}	—	—	V	$I_{OH} = -4.0$ mA
	Output pins except for P000 to P002 and P010 to P015*1	V_{OH}	—	—		$I_{OH} = -4.0$ mA
	Ports P000 to P002, P010 to P015	V_{OL}	—	0.8		$I_{OL} = 8.0$ mA
	Output pins except for P000 to P002 and P010 to P015*1	V_{OL}	—	0.8		$I_{OL} = 8.0$ mA

Note 1. Ports except for P200 are input.

Table 2.8 I/O V_{OH} , V_{OL} (3)Conditions: $V_{CC} = AV_{CC0} = 1.6$ to 2.7 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	
Output voltage	Ports P000 to P002, P010 to P015	V_{OH}	—	—	V	$I_{OH} = -1.0$ mA $AV_{CC0} = 1.8$ to 2.7 V	
		V_{OH}	—	—		$I_{OH} = -0.5$ mA $AV_{CC0} = 1.6$ to 1.8 V	
	Output pins except for P000 to P002 and P010 to P015*1	V_{OH}	—	—		$I_{OH} = -1.0$ mA $V_{CC} = 1.8$ to 2.7 V	
		V_{OH}	—	—		$I_{OH} = -0.5$ mA $V_{CC} = 1.6$ to 1.8 V	
	Ports P000 to P002, P010 to P015	V_{OL}	—	—		0.4	$I_{OL} = 0.6$ mA $AV_{CC0} = 1.8$ to 2.7 V
		V_{OL}	—	—		0.4	$I_{OL} = 0.3$ mA $AV_{CC0} = 1.6$ to 1.8 V
	Output pins except for P000 to P002 and P010 to P015*1	V_{OL}	—	—		0.4	$I_{OL} = 0.6$ mA $V_{CC} = 1.8$ to 2.7 V
		V_{OL}	—	—		0.4	$I_{OL} = 0.3$ mA $V_{CC} = 1.6$ to 1.8 V

Note 1. Ports except for P200 are input.

Table 2.9 I/O other characteristicsConditions: $V_{CC} = AV_{CC0} = 1.6$ to 5.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	RES, ports P200	$ I_{in} $	—	1.0	μ A	$V_{in} = 0$ V $V_{in} = V_{CC}$
Three-state leakage current (off state)	5V-tolerant ports*1	$ I_{TSI} $	—	1.0	μ A	$V_{in} = 0$ V $V_{in} = 5.8$ V
	Other ports (except for P200, and 5V-tolerant ports)	$ I_{TSI} $	—	1.0		$V_{in} = 0$ V $V_{in} = V_{CC}$
Input pull-up resistor	All ports (except for P200)	R_U	10	20	100	k Ω $V_{in} = 0$ V
Input capacitance	P200	C_{in}	—	—	30	pF $V_{in} = 0$ V $f = 1$ MHz $T_a = 25^\circ$ C
	Other input pins	C_{in}	—	—	15	

Note 1. P400, P401 (total 2 pins)

2.2.5 Operating and Standby Current

Table 2.10 Operating and standby current (1) (1 of 2)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter					Symbol	Typ ^{*10}	Max	Unit	Test Conditions	
Supply current ^{*1}	High-speed mode ^{*2}	Normal mode	All peripheral clocks disabled, CoreMark code executing from flash ^{*5}	ICLK = 64 MHz	I _{CC}	6.80	—	mA	*7 *11	
				ICLK = 48 MHz		5.20	—		*7 *11	
				ICLK = 32 MHz		3.60	—		*7	
				ICLK = 16 MHz		2.15	—			
				ICLK = 8 MHz		1.40	—			
		All peripheral clocks enabled, code executing from flash ^{*5}	ICLK = 64 MHz	—		13.9	*9 *11			
			Sleep mode	All peripheral clocks disabled ^{*5}		ICLK = 64 MHz	1.50		—	*7
						ICLK = 48 MHz	1.20		—	*7
						ICLK = 32 MHz	0.95		—	*7
						ICLK = 16 MHz	0.70		—	
	ICLK = 8 MHz	0.60			—					
	All peripheral clocks enabled ^{*5}	ICLK = 64 MHz	5.65	—	*9					
		ICLK = 48 MHz	4.30	—	*9					
		ICLK = 32 MHz	3.65	—	*8					
		ICLK = 16 MHz	2.10	—						
		ICLK = 8 MHz	1.30	—						
	Increase during BGO operation ^{*6}						2.1	—		—

Table 2.10 Operating and standby current (1) (2 of 2)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter					Symbol	Typ ^{*10}	Max	Unit	Test Conditions		
Supply current ^{*1}	Middle-speed mode ^{*2}	Normal mode	All peripheral clocks disabled, CoreMark code executing from flash ^{*5}	ICLK = 24 MHz	I _{CC}	2.75	—	mA	*7		
				ICLK = 4 MHz		0.90	—				
			All peripheral clocks enabled, code executing from flash ^{*5}	ICLK = 24 MHz		—	6.6		*8		
		Sleep mode	All peripheral clocks disabled ^{*5}	ICLK = 24 MHz		0.75	—		*7		
				ICLK = 4 MHz		0.55	—				
			All peripheral clocks enabled ^{*5}	ICLK = 24 MHz		2.80	—		*8		
	ICLK = 4 MHz			0.90		—					
	Increase during BGO operation ^{*6}						1.80	—	—		
	Low-speed mode ^{*3}	Normal mode	All peripheral clocks disabled, CoreMark code executing from flash ^{*5}	ICLK = 2 MHz		0.35	—	mA	*7		
			All peripheral clocks enabled, code executing from flash ^{*5}	ICLK = 2 MHz		—	1.7		*8		
		Sleep mode	All peripheral clocks disabled ^{*5}	ICLK = 2 MHz		0.13	—		*7		
			All peripheral clocks enabled ^{*5}	ICLK = 2 MHz		0.30	—		*8		
		Suboscspeed mode ^{*4}	Normal mode	All peripheral clocks enabled, code executing from flash ^{*5}		ICLK = 32.768 kHz	—		341	μA	*8
			Sleep mode	All peripheral clocks disabled ^{*5}		ICLK = 32.768 kHz	1.60		—		*8
	All peripheral clocks enabled ^{*5}	ICLK = 32.768 kHz		4.15	—	*8					

Note 1. Supply current is the total current flowing into VCC. Supply current values apply when internal pull-up MOSs are in the off state and these values do not include output charge/discharge current from any of the pins.

Note 2. The clock source is HOCO.

Note 3. The clock source is MOCO.

Note 4. The clock source is LOCO.

Note 5. This does not include BGO operation.

Note 6. This is the increase for programming or erasure of the flash memory for data storage during program execution.

Note 7. PCLKB and PCLKD are set to divided by 64.

Note 8. PCLKB and PCLKD are the same frequency as that of ICLK.

Note 9. PCLKB are set to be divided by 2 and PCLKD is the same frequency as that of ICLK.

Note 10. VCC = 3.3 V.

Note 11. The prefetch buffer is operating.

Table 2.11 Operating and standby current (2)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter					Symbol	Typ ^{*3}	Max	Unit	Test conditions
Supply current ^{*1}	Software Standby mode ^{*2}	Peripheral modules stop	All SRAMs (0x2000_4000 to 0x2000_5FFF) are on	T _a = 25°C	I _{CC}	0.40	4.4	μA	—
				T _a = 55°C		1.10	11		
				T _a = 85°C		3.85	33		
				T _a = 105°C		8.80	71		
				T _a = 125°C		19.1	159		

Note 1. Supply current is the total current flowing into VCC. Supply current values apply when internal pull-up MOSs are in the off state and these values do not include output charge/discharge current from any of the pins.

Note 2. The IWDT and LVD are not operating.

Note 3. VCC = 3.3 V.

Table 2.12 Operating and standby current (3)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Analog power supply current	During 12-bit A/D conversion (at high-speed A/D conversion mode)	I _{AVCC0}	—	—	1.44	mA	—
	During 12-bit A/D conversion (at high-speed A/D conversion mode) with S/H (2.7 V to 5.5V)		—	—	5.00	mA	—
	During 12-bit A/D conversion (at low-power A/D conversion mode)		—	—	0.78	mA	—
	Waiting for 12-bit A/D conversion (all units)*1		—	—	1.0	μA	—
Reference power supply current	During 12-bit A/D conversion	I _{REFH0}	—	—	120	μA	—
	Waiting for 12-bit A/D conversion		—	—	60	nA	—
Temperature Sensor (TSN) operating current		I _{TNS}	—	95	—	μA	—
High-Speed Analog Comparator (ACMPHS) operating current per channel		I _{CMPHS}	—	100	—	μA	—

Note 1. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD16 (ADC120 module-stop bit) is in the module-stop state.

2.2.6 VCC Rise, Fall Gradient, and Ripple Frequency

Table 2.13 Rise and fall gradient characteristics

Conditions: VCC = AVCC0 = 0 to 5.5 V

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Power-on VCC rising gradient	Voltage monitor 0 reset disabled at startup	SrVCC	0.02	—	2	ms/V	—
	Voltage monitor 0 reset enabled at startup*1 *2				—		
	SCI boot mode*2				2		

Note 1. When OFS1.LVDAS = 0.

Note 2. At boot mode, the reset from voltage monitor 0 is disabled regardless of the value of OFS1.LVDAS bit.

Table 2.14 Rising and falling gradient and ripple frequency characteristics

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

The ripple voltage must meet the allowable ripple frequency $f_{r(VCC)}$ within the range between the VCC upper limit (5.5 V) and lower limit (1.6 V).

When the VCC change exceeds $VCC \pm 10\%$, the allowable voltage change rising and falling gradient $dt/dVCC$ must be met.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Allowable ripple frequency	$f_{r(VCC)}$	—	—	10	kHz	Figure 2.2 $V_r(VCC) \leq VCC \times 0.2$
		—	—	1	MHz	Figure 2.2 $V_r(VCC) \leq VCC \times 0.08$
		—	—	10	MHz	Figure 2.2 $V_r(VCC) \leq VCC \times 0.06$
Allowable voltage change rising and falling gradient	$dt/dVCC$	1.0	—	—	ms/V	When VCC change exceeds $VCC \pm 10\%$




Figure 2.2 Ripple waveform

2.3 AC Characteristics

2.3.1 Frequency

Table 2.15 Operation frequency in high-speed operating mode

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

Parameter		Symbol	Min	Typ	Max ^{*4}	Unit	
Operation frequency	System clock (ICLK) ^{*1*2}	f	1.8 to 5.5 V	0.032768	—	64	MHz
	Peripheral module clock (PCLKB)		1.8 to 5.5 V	—	—	32	
	Peripheral module clock (PCLKD) ^{*3}		1.8 to 5.5 V	—	—	64	

Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory. When using ICLK for programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.

Note 4. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see Table 2.19.

Table 2.16 Operation frequency in middle-speed mode

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter		Symbol	Min	Typ	Max ^{*4}	Unit	
Operation frequency	System clock (ICLK) ^{*1*2}	f	1.8 to 5.5 V	0.032768	—	24	MHz
			1.6 to 1.8 V	0.032768	—	4	
	Peripheral module clock (PCLKB)		1.8 to 5.5 V	—	—	24	
			1.6 to 1.8 V	—	—	4	
	Peripheral module clock (PCLKD) ^{*3}		1.8 to 5.5 V	—	—	24	
			1.6 to 1.8 V	—	—	4	

Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory. When using ICLK for programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of ICLK must be ± 1.0% while programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.

Note 4. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see Table 2.19.

Table 2.17 Operation frequency in low-speed mode

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter			Symbol	Min	Typ	Max ^{*4}	Unit
Operation frequency	System clock (ICLK) ^{*1*2}	1.6 to 5.5 V	f	0.032768	—	2	MHz
	Peripheral module clock (PCLKB)	1.6 to 5.5 V		—	—	2	
	Peripheral module clock (PCLKD) ^{*3}	1.6 to 5.5 V		—	—	2	

Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory.

Note 2. The frequency accuracy of ICLK must be $\pm 1.0\%$ while programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.

Note 4. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see [Table 2.19](#).**Table 2.18 Operation frequency in Subosc-speed mode**

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter			Symbol	Min	Typ	Max	Unit
Operation frequency	System clock (ICLK) ^{*1}	1.6 to 5.5 V	f	27.8528	32.768	37.6832	kHz
	Peripheral module clock (PCLKB)	1.6 to 5.5 V		—	—	37.6832	
	Peripheral module clock (PCLKD) ^{*2}	1.6 to 5.5 V		—	—	37.6832	

Note 1. Programming and erasing the flash memory is not possible.

Note 2. The ADC12 cannot be used.

2.3.2 Clock Timing

Table 2.19 Clock timing (1 of 2)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
EXTAL external clock input cycle time	t_{Xcyc}	50	—	—	ns	Figure 2.3
EXTAL external clock input high pulse width	t_{XH}	20	—	—	ns	
EXTAL external clock input low pulse width	t_{XL}	20	—	—	ns	
EXTAL external clock rising time	t_{Xr}	—	—	5	ns	
EXTAL external clock falling time	t_{Xf}	—	—	5	ns	
EXTAL external clock input wait time ^{*1}	t_{EXWT}	0.3	—	—	μ s	—
EXTAL external clock input frequency	f_{EXTAL}	—	—	20	MHz	1.8 \leq VCC \leq 5.5
		—	—	4		1.6 \leq VCC < 1.8
Main clock oscillator oscillation frequency	f_{MAIN}	1	—	20	MHz	1.8 \leq VCC \leq 5.5
		1	—	4		1.6 \leq VCC < 1.8
LOCO clock oscillation frequency	f_{LOCO}	27.8528	32.768	37.6832	kHz	—
LOCO clock oscillation stabilization time	t_{LOCO}	—	—	100	μ s	Figure 2.4
IWDT-dedicated clock oscillation frequency	f_{ILOCO}	12.75	15	17.25	kHz	—
MOCO clock oscillation frequency	f_{MOCO}	6.8	8	9.2	MHz	—
MOCO clock oscillation stabilization time	t_{MOCO}	—	—	1	μ s	—
HOCO clock oscillation frequency ^{*4}	f_{HOCO24}	23.76	24	24.24	MHz	Ta = -40 to 105°C 1.6 \leq VCC \leq 5.5
	f_{HOCO32}	31.68	32	32.32		Ta = -40 to 105°C 1.6 \leq VCC \leq 5.5
	f_{HOCO48}	47.52	48	48.48		Ta = -40 to 105°C 1.6 \leq VCC \leq 5.5
	f_{HOCO64}	63.36	64	64.64		Ta = -40 to 105°C 1.6 \leq VCC \leq 5.5

Table 2.19 Clock timing (2 of 2)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
HOCO clock oscillation stabilization time*2 *3	t_{HOCO24} t_{HOCO32} t_{HOCO48} t_{HOCO64}	—	6.7	7.7	μs	Figure 2.5

Note 1. Time until the clock can be used after the Main Clock Oscillator stop bit (MOSCCR.MOSTP) is set to 0 (operating) when the external clock is stable.

Note 2. This is a characteristic when the HOCOCCR.HCSTP bit is set to 0 (oscillation) in the MOCO stop state. When the HOCOCCR.HCSTP bit is set to 0 (oscillation) during MOCO oscillation, this specification is shortened by 1 μs .

Note 3. Check OSCSF.HOCOSF to confirm whether stabilization time has elapsed.

Note 4. Accuracy at production test.




Figure 2.3 EXTAL external clock input timing




Figure 2.4 LOCO clock oscillator start timing




Figure 2.5 HOCO clock oscillation start timing (started by setting the HOCOCCR.HCSTP bit)

2.3.3 Reset Timing

Table 2.20 Reset timing

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
RES pulse width	At power-on	t_{RESWP}	10	—	—	ms	Figure 2.6
	Not at power-on	t_{RESW}	30	—	—	μ s	Figure 2.7
Wait time after RES cancellation (at power-on)	LVD0 enabled*1	t_{RESWT}	—	0.9	—	ms	Figure 2.6
	LVD0 disabled*2		—	0.2	—		
Wait time after RES cancellation (during powered-on state)	LVD0 enabled*1	t_{RESWT2}	—	0.9	—	ms	Figure 2.7
	LVD0 disabled*2		—	0.2	—		
Wait time after internal reset cancellation (Watchdog timer reset, SRAM parity error reset, bus master MPU error reset, bus slave MPU error reset, stack pointer error reset, software reset)	LVD0 enabled*1	t_{RESWT3}	—	0.9	—	ms	Figure 2.8
	LVD0 disabled*2		—	0.15	—		

Note 1. When OFS1.LVDAS = 0.

Note 2. When OFS1.LVDAS = 1.




Figure 2.6 Reset input timing at power-on




Figure 2.7 Reset input timing (1)




Figure 2.8 Reset input timing (2)

2.3.4 Wakeup Time

Table 2.21 Timing of recovery from low power modes (1)

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions	
Recovery time from Software Standby mode ^{*1}	High-speed mode	Crystal resonator connected to main clock oscillator	System clock source is main clock oscillator (20 MHz) ^{*2}	t_{SBYMC}	—	2	3	ms
		External clock input to main clock oscillator	System clock source is main clock oscillator (20 MHz) ^{*3}	t_{SBYEX}	—	2.4	3.1	μ s
			System clock source is HOCO (HOCO clock is 32 MHz) ^{*4}	t_{SBYHO}	—	7.4	9.1	μ s
			System clock source is HOCO (HOCO clock is 48 MHz) ^{*5}	t_{SBYHO}	—	7.3	8.9	μ s
			System clock source is HOCO (HOCO clock is 64 MHz) ^{*6}	t_{SBYHO}	—	7.3	8.8	μ s
			System clock source is MOCO (8 MHz)	t_{SBYMO}	—	4	5	μ s

Figure 2.9

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.

Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.

Note 4. The system clock is 32 MHz.

Note 5. The system clock is 48 MHz.

Note 6. The system clock is 64 MHz.

Table 2.22 Timing of recovery from low power modes (2)

Parameter				Symbol	Min	Typ	Max	Unit	Test conditions
Recovery time from Software Standby mode*1	Middle-speed mode	Crystal resonator connected to main clock oscillator	System clock source is main clock oscillator (20 MHz)*2	t _{SBYMC}	—	2	3	ms	Figure 2.9
		External clock input to main clock oscillator	System clock source is main clock oscillator (20 MHz)*3 VCC = 1.8 V to 5.5 V	t _{SBYEX}	—	2.4	3.1	μs	
			System clock source is main clock oscillator (4 MHz)*3 VCC = 1.6 V to 1.8 V						
		System clock source is HOCO*4	VCC = 1.8 V to 5.5 V*4	t _{SBYHO}	—	7.7	9.4	μs	
			VCC = 1.6 V to 1.8 V						
		System clock source is MOCO (8 MHz)	VCC = 1.8 V to 5.5 V	t _{SBYMO}	—	4	5	μs	
VCC = 1.6 V to 1.8 V									

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.

Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.

Note 4. The system clock is 24 MHz.

Table 2.23 Timing of recovery from low power modes (3)

Parameter				Symbol	Min	Typ	Max	Unit	Test conditions
Recovery time from Software Standby mode*1	Low-speed mode	Crystal resonator connected to main clock oscillator	System clock source is main clock oscillator (2 MHz)*2	t _{SBYMC}	—	2	3	ms	Figure 2.9
		External clock input to main clock oscillator	System clock source is main clock oscillator (2 MHz)*3	t _{SBYEX}	—	14.5	16	μs	
			System clock source is MOCO (8 MHz)						
				t _{SBYMO}	—	12	15	μs	

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.

Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.

Table 2.24 Timing of recovery from low power modes (4)

Parameter			Symbol	Min	Typ	Max	Unit	Test conditions
Recovery time from Software Standby mode*1	Subosc-speed mode	System clock source is LOCO (32.768 kHz)	t _{SBYLO}	—	0.85	1.2	ms	Figure 2.9

Note 1. LOCO itself continues oscillating in Software Standby mode during Subosc-speed mode.




Figure 2.9 Software Standby mode cancellation timing

Table 2.25 Timing of recovery from low power modes (5)

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Recovery time from Software Standby mode to Snooze mode	High-speed mode System clock source is HOCO	t_{SNZ}	—	6.6	8.1	μs	Figure 2.10
	Middle-speed mode System clock source is HOCO (24 MHz) VCC = 1.8 V to 5.5 V	t_{SNZ}	—	6.7	8.2	μs	
	Middle-speed mode System clock source is HOCO (24 MHz) VCC = 1.6 V to 1.8 V	t_{SNZ}	—	10.8	12.9	μs	
	Low-speed mode System clock source is MOCO (2 MHz)	t_{SNZ}	—	6.7	8.0	μs	




Figure 2.10 Recovery timing from Software Standby mode to Snooze mode

2.3.5 NMI and IRQ Noise Filter

Table 2.26 NMI and IRQ noise filter

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	
NMI pulse width	t_{NMIW}	200	—	—	ns	NMI digital filter disabled	$t_{Pcyc} \times 2 \leq 200$ ns
		$t_{Pcyc} \times 2^{*1}$	—	—			$t_{Pcyc} \times 2 > 200$ ns
		200	—	—		NMI digital filter enabled	$t_{NMICK} \times 3 \leq 200$ ns
		$t_{NMICK} \times 3.5^{*2}$	—	—			$t_{NMICK} \times 3 > 200$ ns
IRQ pulse width	t_{IRQW}	200	—	—	ns	IRQ digital filter disabled	$t_{Pcyc} \times 2 \leq 200$ ns
		$t_{Pcyc} \times 2^{*1}$	—	—			$t_{Pcyc} \times 2 > 200$ ns
		200	—	—		IRQ digital filter enabled	$t_{IRQCK} \times 3 \leq 200$ ns
		$t_{IRQCK} \times 3.5^{*3}$	—	—			$t_{IRQCK} \times 3 > 200$ ns

- Note: 200 ns minimum in Software Standby mode.
- Note: If the clock source is being switched it is needed to add 4 clock cycle of switched source.
- Note 1. t_{Pcyc} indicates the PCLKB cycle.
- Note 2. t_{NMICK} indicates the cycle of the NMI digital filter sampling clock.
- Note 3. t_{IRQCK} indicates the cycle of the IRQi digital filter sampling clock (i = 0 to 7).




Figure 2.11 NMI interrupt input timing




Figure 2.12 IRQ interrupt input timing

2.3.6 I/O Ports, POEG, GPT, AGTW, KINT, and ADC12 Trigger Timing

Table 2.27 I/O Ports, POEG, GPT, AGTW, KINT, and ADC12 trigger timing (1 of 3)

Parameter			Symbol	Min	Typ	Max	Unit	Test conditions
I/O Ports	Input data pulse width	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{PRW}	3	—	—	t_{Pcyc}	Figure 2.13
		$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$		4	—			
		$1.6\text{ V} \leq \text{VCC} < 2.4\text{ V}$		5	—			

Table 2.27 I/O Ports, POEG, GPT, AGTW, KINT, and ADC12 trigger timing (2 of 3)

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions	
POEG	GTETRn input pulse width	t_{POEW}	1.5	—	—	t_{Pcyc}	Figure 2.14	
	Output disable time	Input level detection of the GTETRn pin (via flag)	t_{POEGDI}	—	—	$3PCLK_B + 0.34$	μs	Figure 2.15 When the digital noise filter is not in use (POEGn.NFEN = 0 (n = A to D))
		Detection of the output stopping signal from GPT (deadtime error, simultaneous high output, or simultaneous low output)	t_{POEGDE}	—	—	0.5	μs	Figure 2.16
		Edge detection signal from a comparator	t_{POEGDC}	—	—	$3PCLK_B + 0.5$	μs	Figure 2.17 The time is that when the noise filter for ACMPS is not in use (COMPFI0.CiFCK[1:0] = 00) and excludes the time for detection by ACMPS.
		Register setting	t_{POEGDS}	—	—	$1PCLK_B + 0.3$	μs	Figure 2.18 Time for access to the register is not included.
		Oscillation stop detection*2	$t_{POEGDOS}$	—	≤ 1	—	μs	Figure 2.19
		Input level detection of the GTETRn pin (direct path)	$t_{POEGDDI}$	—	—	$2PCLK_B + 1PCLK_D + 0.34$	μs	Figure 2.20
		Level detection signal from a comparator	$t_{POEGDDC}$	—	—	$1PCLK_D + 0.3$	μs	Figure 2.21 The time is that when the noise filter for ACMPS is not in use (COMPFI0.CiFCK[1:0] = 00) and excludes the time for detection by ACMPS.

Table 2.27 I/O Ports, POEG, GPT, AGTW, KINT, and ADC12 trigger timing (3 of 3)

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions	
GPT	Input capture pulse width	Single edge	t_{GTICW}	1.5	—	—	t_{pDcyc}	Figure 2.22
		Dual edge		2.5	—	—		
	GTIOCxY output skew (x = 0 to 3, Y = A or B)		t_{GTISK}	—	—	4	ns	Figure 2.23
	GTIOCxY output skew (x = 0 to 3, Y = A or B)			—	—	6		
	OPS output skew GTOUUP, GTOULO, GTOVUP, GTOVLO, GTOWUP, GTOWLO		t_{GTOSK}	—	—	5	ns	Figure 2.24
External trigger input pulse width	Synchronous clock	Single-edge setting	t_{GTEW}	1.5	—	—	t_{pCyc}	Figure 2.25
		Both-edge setting		2.5	—	—		
Timer clock pulse width	Synchronous clock	Single-edge setting	t_{GTCKWH} , t_{GTCKWL}	1.5	—	—	t_{pCyc}	Figure 2.26
		Both-edge setting		2.5	—	—		
GPT (PWM Delay Generation Circuit)	GTIOCxY_Z skew (x = 0 to 3, Y = A or B, Z = A to D)		t_{HRSK}^{*1}	—	—	4.0	ns	Figure 2.27
AGTW	AGTIO, AGTEE input cycle	$1.8\text{ V} \leq VCC \leq 5.5\text{ V}$	t_{ACYC}^{*1}	250	—	—	ns	Figure 2.28
		$1.6\text{ V} \leq VCC < 1.8\text{ V}$		2000	—	—	ns	
	AGTIO, AGTEE input high-level width, low-level width	$1.8\text{ V} \leq VCC \leq 5.5\text{ V}$	t_{ACKWH} , t_{ACKWL}	100	—	—	ns	Figure 2.28
		$1.6\text{ V} \leq VCC < 1.8\text{ V}$		800	—	—	ns	
	AGTIO, AGTO, AGTOA, AGTOB output cycle	$2.7\text{ V} \leq VCC \leq 5.5\text{ V}$	t_{ACYC2}	62.5	—	—	ns	
		$2.4\text{ V} \leq VCC < 2.7\text{ V}$		125	—	—	ns	
		$1.8\text{ V} \leq VCC < 2.4\text{ V}$		250	—	—	ns	
	$1.6\text{ V} \leq VCC < 1.8\text{ V}$		500	—	—	ns		
ADC12	12-bit A/D converter trigger input pulse width		t_{TRGW}	1.5	—	—	t_{pCyc}	Figure 2.29
KINT	KRn (n = 00 to 04) pulse width		t_{KR}	250	—	—	ns	Figure 2.30

Note 1. Constraints on input cycle: $t_{pCyc} \times 2$ (t_{pCyc} : PCLKB cycle) < t_{ACYC}

Note 2. Reference value




Figure 2.13 I/O ports input timing




Figure 2.14 POEG input trigger timing




Figure 2.15 Output disable time for POEG via detection flag in response to the input level detection of the GTETRn pin




Figure 2.16 Output disable time for POEG in response to detection of the output stopping signal from GPT




Figure 2.17 Output disable time for POEG in response to edge detection signal from ACPHPS




Figure 2.18 Output disable time for POEG in response to the register setting




Figure 2.19 Output disable time of POEG in response to the oscillation stop detection




Figure 2.20 Output disable time for POEG in direct response to the input level detection of the GTETRn pin




Figure 2.21 Output disable time for POEG in response to level detection signal from ACMPHS




Figure 2.22 GPT input capture timing




Figure 2.23 GPT output delay skew




Figure 2.24 GPT output delay skew for OPS




Figure 2.25 GPT external trigger input timing




Figure 2.26 GPT clock input timing




Figure 2.27 GPT (PDG) output delay skew




Figure 2.28 AGTW I/O timing




Figure 2.29 ADC12 trigger input timing




Figure 2.30 Key interrupt input timing

2.3.7 CAC Timing

Table 2.28 CAC timing

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
CAC CACREF input pulse width	$t_{P_{cyc}}^{*1} \leq t_{CAC}^{*2}$	t_{CACREF}	$4.5 \times t_{CAC} + 3 \times t_{P_{cyc}}$	—	—	ns
			$5 \times t_{CAC} + 6.5 \times t_{P_{cyc}}$	—	—	ns

Note 1. $t_{P_{cyc}}$: PCLKB cycle.

Note 2. t_{CAC} : CAC count clock source cycle.

2.3.8 SCI Timing

Table 2.29 SCI timing (1)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter				Symbol	Min	Max	Unit	Test conditions	
SCI	Input clock cycle	Asynchronous	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{Scyc}	125	—	ns	Figure 2.31	
			$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$		250	—			
			$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$		500	—			
			$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		1000	—			
		Clock synchronous	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$		187.5	—			
			$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$		375	—			
			$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$		750	—			
			$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		1500	—			
	Input clock pulse width				t_{SCKW}	0.4	0.6		t_{Scyc}
	Input clock rise time				t_{SCKr}	—	20		ns
	Input clock fall time				t_{SCKf}	—	20		ns
	Output clock cycle	Asynchronous	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{Scyc}	187.5	—	ns		
			$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$		375	—			
			$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$		750	—			
			$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		1500	—			
		Clock synchronous	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$		125	—			
$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$			250		—				
$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$			500		—				
$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$			1000		—				
Output clock pulse width				t_{SCKW}	0.4	0.6	t_{Scyc}		
Output clock rise time			$1.8\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{SCKr}	—	20	ns		
			$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		—	30			
Output clock fall time			$1.8\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{SCKf}	—	20	ns		
			$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		—	30			
Transmit data delay time (master)	Clock synchronous			t_{TXD}	—	40	ns		
					$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$	—		45	
Transmit data delay time (slave)	Clock synchronous			t_{TXD}	—	55	ns		
					$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$	—		60	
					$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$	—		100	
					$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$	—		125	
Receive data setup time (master)	Clock synchronous			t_{RXS}	45	—	ns		
					$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$	55		—	
					$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$	90		—	
					$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$	110		—	
Receive data setup time (slave)	Clock synchronous			t_{RXS}	40	—	ns		
					$1.6\text{ V} \leq \text{VCC} < 2.7\text{ V}$	45		—	
Receive data hold time (master)	Clock synchronous				t_{RXH}	5	—	ns	
Receive data hold time (slave)	Clock synchronous				t_{RXH}	40	—	ns	




Figure 2.31 SCK clock input timing




Figure 2.32 SCI input/output timing in clock synchronous mode

Table 2.30 SCI timing (2) (1 of 2)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter			Symbol	Min	Max	Unit*1	Test conditions	
Simple SPI	SCK clock cycle output (master)	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{SPcyc}	125	—	ns	Figure 2.33	
		$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$		250	—			
		$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$		500	—			
		$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		1000	—			
	SCK clock cycle input (slave)	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$		187.5	—			
		$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$		375	—			
		$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$		750	—			
		$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		1500	—			
	SCK clock high pulse width		t_{SPCKWH}	0.4	0.6	t_{SPcyc}		
	SCK clock low pulse width		t_{SPCKWL}	0.4	0.6	t_{SPcyc}		
	SCK clock rise and fall time		$1.8\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{SPCKr} t_{SPCKf}	—	20		ns
			$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		—	30		
Data input setup time	Master	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{SU}	45	—	ns	Figure 2.34 to Figure 2.37	
		$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$		55	—			
		$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$		80	—			
		$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		110	—			
	Slave	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$		40	—			
		$1.6\text{ V} \leq \text{VCC} < 2.7\text{ V}$		45	—			
Data input hold time	Master		t_{H}	33.3	—	ns		
	Slave			40	—			
SS input setup time		t_{LEAD}	1	—	t_{SPcyc}			
SS input hold time		t_{LAG}	1	—	t_{SPcyc}			
Data output delay time	Master	$1.8\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{OD}	—	40	ns		
		$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		—	50			
	Slave	$2.4\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$		—	65			
		$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$		—	100			
		$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		—	125			
Data output hold time	Master	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{OH}	-10	—	ns		
		$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$		-20	—			
		$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$		-30	—			
		$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		-40	—			
	Slave				-10		—	
	Data rise and fall time	Master		$1.8\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	$t_{\text{Dr}}, t_{\text{Df}}$		—	20
$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$			—	30				
Slave		$1.8\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	—	20				
		$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$	—	30				

Table 2.30 SCI timing (2) (2 of 2)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter		Symbol	Min	Max	Unit*1	Test conditions	
Simple SPI	Slave access time	2.4 V ≤ VCC ≤ 5.5 V	—	6	t _{Pcyc}	Figure 2.37	
		1.8 V ≤ VCC < 2.4 V	24 MHz ≤ PCLKB ≤ 32 MHz	—			7
			PCLKB < 24 MHz	—			6
		1.6 V ≤ VCC < 1.8 V	—	6			
	Slave output release time	2.4 V ≤ VCC ≤ 5.5 V	t _{REL}	—	6		t _{Pcyc}
		1.8 V ≤ VCC < 2.4 V	24 MHz ≤ PCLKB ≤ 32 MHz	—	7		
			PCLKB < 24 MHz	—	6		
		1.6 V ≤ VCC < 1.8 V	—	6			

Note 1. t_{Pcyc}: PCLKB cycle.




Figure 2.33 SCI simple SPI mode clock timing




Figure 2.34 SCI simple SPI mode timing (master, CKPH = 1)




Figure 2.35 SCI simple SPI mode timing (master, CKPH = 0)




Figure 2.36 SCI simple SPI mode timing (slave, CKPH = 1)




Figure 2.37 SCI simple SPI mode timing (slave, CKPH = 0)

Table 2.31 SCI timing (3)

Conditions: VCC = AVCC0 = 2.7 to 5.5 V

Parameter	Symbol	Min	Max	Unit	Test conditions	
Simple IIC (Standard mode)	SDA input rise time	t_{Sr}	—	1000	ns	Figure 2.38
	SDA input fall time	t_{Sf}	—	300	ns	
	SDA input spike pulse removal time	t_{SP}	0	$4 \times t_{IICcyc}^{*1}$	ns	
	Data input setup time	t_{SDAS}	250	—	ns	
	Data input hold time	t_{SDAH}	0	—	ns	
	SCL, SDA capacitive load	C_b^{*2}	—	400	pF	
Simple IIC (Fast mode)	SDA input rise time	t_{Sr}	—	300	ns	Figure 2.38
	SDA input fall time	t_{Sf}	—	300	ns	
	SDA input spike pulse removal time	t_{SP}	0	$4 \times t_{IICcyc}^{*1}$	ns	
	Data input setup time	t_{SDAS}	100	—	ns	
	Data input hold time	t_{SDAH}	0	—	ns	
	SCL, SDA capacitive load	C_b^{*2}	—	400	pF	

Note 1. t_{IICcyc} : Clock cycle selected by the SMR.CKS[1:0] bits.

Note 2. C_b indicates the total capacity of the bus line.




Figure 2.38 SCI simple IIC mode timing

2.3.9 SPI Timing

Table 2.32 SPI timing (1 of 3)

Parameter			Symbol	Min	Max	Unit*1	Test conditions	
SPI	RSPCK clock cycle	Master	t_{SPcyc}	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	62.5	—	ns	Figure 2.39 C = 30 pF
				$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$	125	—		
				$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$	250	—		
				$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$	500	—		
		Slave		$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	187.5	—		
				$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$	375	—		
				$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$	750	—		
				$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$	1500	—		
	RSPCK clock high pulse width	Master	t_{SPCKWH}	$(t_{SPcyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	—	ns	
		Slave			$3 \times t_{Pcyc}$			
	RSPCK clock low pulse width	Master	t_{SPCKWL}	$(t_{SPcyc} - t_{SPCKr} - t_{SPCKf}) / 2 - 3$	—	—	ns	
		Slave			$3 \times t_{Pcyc}$			
RSPCK clock rise and fall time	Output		t_{SPCKr} , t_{SPCKf}	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	—	10	ns	
				$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$	—	15		
				$1.8\text{ V} \leq \text{VCC} \leq 2.4\text{ V}$	—	20		
				$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$	—	30		
	Input			—	0.1	$\mu\text{s/V}$		

Table 2.32 SPI timing (2 of 3)

Parameter				Symbol	Min	Max	Unit*1	Test conditions	
SPI	Data input setup time	Master	2.7 V ≤ VCC ≤ 5.5 V		t _{SU}	10	—	ns	Figure 2.40 to Figure 2.45 C = 30 pF
			2.4 V ≤ VCC < 2.7 V	16 MHz < PCLKB ≤ 32 MHz		30	—		
				PCLKB ≤ 16 MHz		10	—		
		1.8 V ≤ VCC < 2.4 V	16 MHz < PCLKB ≤ 32 MHz			55	—		
			8 MHz < PCLKB ≤ 16 MHz			30	—		
			PCLKB ≤ 8 MHz			10	—		
	1.6 V ≤ VCC < 1.8 V		10	—					
	Slave	2.4 V ≤ VCC ≤ 5.5 V		10	—				
		1.8 V ≤ VCC < 2.4 V		15	—				
		1.6 V ≤ VCC < 1.8 V		20	—				
	Data input hold time	Master (RSPCK is PCLKB/2)		t _{HF}	0	—	ns		
		Master (RSPCK is not PCLKB/2)		t _H	t _{Pcyc}	—			
Slave		t _H	20	—					
SPI	SSL setup time	Master	1.8 V ≤ VCC ≤ 5.5 V		t _{LEAD}	-30 + N × t _{SPcyc} ^{*2}	—	ns	
			1.6 V ≤ VCC < 1.8 V			-50 + N × t _{SPcyc} ^{*2}	—		
		Slave		6 × t _{Pcyc}		—	ns		
	SSL hold time	Master		t _{LAG}	-30 + N × t _{SPcyc} ^{*3}	—	ns		
		Slave		6 × t _{Pcyc}	—	ns			
	Data output delay time	Master	2.7 V ≤ VCC ≤ 5.5 V		t _{OD}	—	14	ns	
2.4 V ≤ VCC < 2.7 V			—	20					
1.8 V ≤ VCC < 2.4 V			—	25					
1.6 V ≤ VCC < 1.8 V			—	30					
Slave		2.7 V ≤ VCC ≤ 5.5 V		—		50			
		2.4 V ≤ VCC < 2.7 V		—		60			
		1.8 V ≤ VCC < 2.4 V		—		85			
		1.6 V ≤ VCC < 1.8 V		—		110			
Data output hold time	Master		t _{OH}	0	—	ns			
	Slave			0	—				
Successive transmission delay time	Master		t _{TD}	t _{SPcyc} + 2 × t _{Pcyc}	8 × t _{SPcyc} + 2 × t _{Pcyc}	ns			
	Slave			6 × t _{Pcyc}	—				

Table 2.32 SPI timing (3 of 3)

Parameter		Symbol	Min	Max	Unit*1	Test conditions			
SPI	MOSI and MISO rise and fall time	Output	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{Dr}, t_{Df}	—	10	Figure 2.40 to Figure 2.45 C = 30 pF		
			$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$	—	15				
			$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$	—	20				
			$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$	—	30				
		Input		—	—	1		μs	
		SSL rise and fall time	Output	$2.7\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{SSLr}, t_{SSLf}	—		10	ns
				$2.4\text{ V} \leq \text{VCC} < 2.7\text{ V}$	—	15			
				$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$	—	20			
	$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$			—	30				
	Input		—	—	1	μs			
	Slave access time		$2.4\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{SA}	—	$2 \times t_{Pcyc} + 100$	ns	Figure 2.44 and Figure 2.45 C = 30 pF	
			$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$		—	$2 \times t_{Pcyc} + 140$			
$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$			—		$2 \times t_{Pcyc} + 180$				
Slave output release time		$2.4\text{ V} \leq \text{VCC} \leq 5.5\text{ V}$	t_{REL}	—	$2 \times t_{Pcyc} + 100$	ns			
		$1.8\text{ V} \leq \text{VCC} < 2.4\text{ V}$		—	$2 \times t_{Pcyc} + 140$				
		$1.6\text{ V} \leq \text{VCC} < 1.8\text{ V}$		—	$2 \times t_{Pcyc} + 180$				

Note 1. t_{Pcyc} : PCLKB cycle.

Note 2. N is set as an integer from 1 to 8 by the SPCKD register.

Note 3. N is set as an integer from 1 to 8 by the SSLND register.




Figure 2.39 SPI clock timing




Figure 2.40 SPI timing (master, CPHA = 0) (bit rate: PCLKB division ratio is set to any value other than 1/2)




Figure 2.41 SPI timing (master, CPHA = 0) (bit rate: PCLKB division ratio is set to 1/2)




Figure 2.42 SPI timing (master, CPHA = 1) (bit rate: PCLKB division ratio is set to any value other than 1/2)




Figure 2.43 SPI timing (master, CPHA = 1) (bit rate: PCLKB division ratio is set to 1/2)




Figure 2.44 SPI timing (slave, CPHA = 0)




Figure 2.45 SPI timing (slave, CPHA = 1)

2.3.10 IIC Timing

Table 2.33 IIC timing

Conditions: VCC = AVCC0 = 2.7 to 5.5 V

Parameter	Symbol	Min*1	Max	Unit	Test conditions	
IIC (standard mode, SMBus)	SCL input cycle time	t_{SCL}	$6 (12) \times t_{IICcyc} + 1300$	—	ns	Figure 2.46
	SCL input high pulse width	t_{SCLH}	$3 (6) \times t_{IICcyc} + 300$	—	ns	
	SCL input low pulse width	t_{SCLL}	$3 (6) \times t_{IICcyc} + 300$	—	ns	
	SCL, SDA input rise time	t_{Sr}	—	1000	ns	
	SCL, SDA input fall time	t_{Sf}	—	300	ns	
	SCL, SDA input spike pulse removal time	t_{SP}	0	$1 (4) \times t_{IICcyc}$	ns	
	SDA input bus free time (when wakeup function is disabled)	t_{BUF}	$3 (6) \times t_{IICcyc} + 300$	—	ns	
	SDA input bus free time (when wakeup function is enabled)	t_{BUF}	$3 (6) \times t_{IICcyc} + 4 \times t_{Pcyc} + 300$	—	ns	
	START condition input hold time (when wakeup function is disabled)	t_{STAH}	$t_{IICcyc} + 300$	—	ns	
	START condition input hold time (when wakeup function is enabled)	t_{STAH}	$1 (5) \times t_{IICcyc} + t_{Pcyc} + 300$	—	ns	
	Repeated START condition input setup time	t_{STAS}	1000	—	ns	
	STOP condition input setup time	t_{STOS}	1000	—	ns	
	Data input setup time	t_{SDAS}	$t_{IICcyc} + 50$	—	ns	
	Data input hold time	t_{SDAH}	0	—	ns	
	SCL, SDA capacitive load	C_b	—	400	pF	
IIC (Fast mode)	SCL input cycle time	t_{SCL}	$6 (12) \times t_{IICcyc} + 600$	—	ns	Figure 2.46
	SCL input high pulse width	t_{SCLH}	$3 (6) \times t_{IICcyc} + 300$	—	ns	
	SCL input low pulse width	t_{SCLL}	$3 (6) \times t_{IICcyc} + 300$	—	ns	
	SCL, SDA input rise time	t_{Sr}	—	300	ns	
	SCL, SDA input fall time	t_{Sf}	—	300	ns	
	SCL, SDA input spike pulse removal time	t_{SP}	0	$1 (4) \times t_{IICcyc}$	ns	
	SDA input bus free time (When wakeup function is disabled)	t_{BUF}	$3 (6) \times t_{IICcyc} + 300$	—	ns	
	SDA input bus free time (When wakeup function is enabled)	t_{BUF}	$3 (6) \times t_{IICcyc} + 4 \times t_{Pcyc} + 300$	—	ns	
	START condition input hold time (When wakeup function is disabled)	t_{STAH}	$t_{IICcyc} + 300$	—	ns	
	START condition input hold time (When wakeup function is enabled)	t_{STAH}	$1 (5) \times t_{IICcyc} + t_{Pcyc} + 300$	—	ns	
	Repeated START condition input setup time	t_{STAS}	300	—	ns	
	STOP condition input setup time	t_{STOS}	300	—	ns	
	Data input setup time	t_{SDAS}	$t_{IICcyc} + 50$	—	ns	
	Data input hold time	t_{SDAH}	0	—	ns	
	SCL, SDA capacitive load	C_b	—	400	pF	

Note: t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKB cycle

Note 1. Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.




Figure 2.46 I²C bus interface input/output timing

2.3.11 CLKOUT Timing

Table 2.34 CLKOUT timing

Parameter	Symbol	Min	Max	Unit	Test conditions	
CLKOUT pin output cycle*1	t _{Cyc}	2.7 V ≤ VCC ≤ 5.5 V	62.5	—	ns	Figure 2.47
		1.8 V ≤ VCC < 2.7 V	125	—		
		1.6 V ≤ VCC < 1.8 V	250	—		
CLKOUT pin high pulse width*2	t _{CH}	2.7 V ≤ VCC ≤ 5.5 V	15	—	ns	
		1.8 V ≤ VCC < 2.7 V	30	—		
		1.6 V ≤ VCC < 1.8 V	150	—		
CLKOUT pin low pulse width*2	t _{CL}	2.7 V ≤ VCC ≤ 5.5 V	15	—	ns	
		1.8 V ≤ VCC < 2.7 V	30	—		
		1.6 V ≤ VCC < 1.8 V	150	—		
CLKOUT pin output rise time	t _{Cr}	2.7 V ≤ VCC ≤ 5.5 V	—	12	ns	
		1.8 V ≤ VCC < 2.7 V	—	25		
		1.6 V ≤ VCC < 1.8 V	—	50		
CLKOUT pin output fall time	t _{Cf}	2.7 V ≤ VCC ≤ 5.5 V	—	12	ns	
		1.8 V ≤ VCC < 2.7 V	—	25		
		1.6 V ≤ VCC < 1.8 V	—	50		

Note 1. When the EXTAL external clock input or an oscillator is used with division by 1 (the CKOCR.CKOSSEL[2:0] bits are 011b and the CKOCR.CKODIV[2:0] bits are 000b) to output from CLKOUT, specifications in Table 2.34 should be satisfied with 45% to 55% of input duty cycle.

Note 2. When MOCO is selected as the clock output source (the CKOCR.CKOSSEL[2:0] bits are 001b), set the clock output division ratio to be divided by 2 (the CKOCR.CKODIV[2:0] bits are 001b).




Figure 2.47 CLKOUT output timing

2.4 ADC12 Characteristics




Figure 2.48 AVCC0 to VREFH0 voltage range

Table 2.35 A/D conversion characteristics (1) in high-speed A/D conversion mode (1 of 2)

Conditions: $V_{CC} = AVCC0 = VREFH0 = 4.5 \text{ to } 5.5 \text{ V}^5$, $V_{SS} = AVSS0 = VREFL0 = 0 \text{ V}$
 Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions
PCLKD (ADCLK) frequency	1	—	64	MHz	ADACSR.ADSAC = 0
			48	MHz	ADACSR.ADSAC = 1
Analog input capacitance ^{*2}	Cs	—	9^{*3}	pF	High-precision channel
			10^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	—	1.3^{*3}	kΩ	High-precision channel
			5.0^{*3}	kΩ	Normal-precision channel
Analog input voltage range	Ain	0	VREFH0	V	—
Resolution	—	—	12	Bit	—

Table 2.35 A/D conversion characteristics (1) in high-speed A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 4.5 to 5.5 V^{*5}, VSS = AVSS0 = VREFL0 = 0 V
Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Typ	Max	Unit	Test conditions
Conversion time ^{*1} (Operation at PCLKD = 64 MHz)	Permissible signal source impedance Max. = 0.3 kΩ	0.70 (0.211) ^{*4}	—	—	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x0D ADACSR.ADSAC = 0
		1.30 (0.406+0.211) ^{*4}	—	—	μs	High-precision channel dedicated sample-and-hold circuits in use (AN000 to AN002) ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x0D ADACSR.ADSAC = 0 ADSHCR.SSTSH[7:0] = 0x1A
		1.34 (0.852) ^{*4}	—	—	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x36 ADACSR.ADSAC = 0
Conversion time ^{*1} (Operation at PCLKD = 48 MHz)	Permissible signal source impedance Max. = 0.3 kΩ	0.67 (0.219) ^{*4}	—	—	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
		1.33 (0.417+0.219) ^{*4}	—	—	μs	High-precision channel dedicated sample-and-hold circuits in use (AN000 to AN002) ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1 ADSHCR.SSTSH[7:0] = 0x14
		1.29 (0.844) ^{*4}	—	—	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x28 ADACSR.ADSAC = 1
Offset error	—	—	±1.0	±4.5	LSB	High-precision channel
				±6.0	LSB	Other than specified
Full-scale error	—	—	±1.0	±4.5	LSB	High-precision channel
				±6.0	LSB	Other than specified
Quantization error	—	—	±0.5	—	LSB	—
Absolute accuracy	—	—	±2.5	±5.0	LSB	High-precision channel
				±7	LSB	High-precision channel when the sample-and-hold circuit is in use (0.25 V ≤ VAIN ≤ AVCC0 – 0.25 V)
				±8.0	LSB	Other than specified
DNL differential nonlinearity error	—	—	±1.0	—	LSB	—
INL integral nonlinearity error	—	—	±1.5	±3.0	LSB	—
Holding characteristics of sample-and-hold circuits	—	—	—	10 ^{*6}	μs	—

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#).

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.
Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ± 0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ± 0.2 LSB/V to the Max spec.

Note 6. For 3 channel simultaneous sampling: When using a 3 channel S/H circuit, there is a restriction that one AD conversion should be $3.3 \mu\text{s}$ or less ($3.3 \mu\text{s} \times 3 < \text{Max } 10 \mu\text{s}$).

Table 2.36 A/D conversion characteristics (2) in high-speed A/D conversion mode

Conditions: VCC = AVCC0 = VREFH0 = 2.7 to 5.5 V⁵, VSS = AVSS0 = VREFL0 = 0 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Typ	Max	Unit	Test conditions
PCLKD (ADCLK) frequency		1	—	48	MHz	—
Analog input capacitance ^{*2}	Cs	—	—	9 ^{*3}	pF	High-precision channel
		—	—	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	—	—	1.9 ^{*3}	k Ω	High-precision channel
		—	—	6.0 ^{*3}	k Ω	Normal-precision channel
Analog input voltage range	Ain	0	—	VREFH0	V	—
Resolution		—	—	12	Bit	—
Conversion time ^{*1} (Operation at PCLKD = 48 MHz)	Permissible signal source impedance Max. = 0.3 k Ω	0.67 (0.219) ^{*4}	—	—	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
		1.33 (0.417+0.219) ^{*4}	—	—	μs	High-precision channel dedicated sample-and-hold circuits in use (AN000 to AN002) ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1 ADSHCR.SSTSH[7:0] = 0x14
		1.29 (0.844) ^{*4}	—	—	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x28 ADACSR.ADSAC = 1
Offset error		—	± 1.0	± 5.5	LSB	High-precision channel
				± 7.0	LSB	Other than specified
Full-scale error		—	± 1.0	± 5.5	LSB	High-precision channel
				± 7.0	LSB	Other than specified
Quantization error		—	± 0.5	—	LSB	—
Absolute accuracy		—	± 2.5	± 6.0	LSB	High-precision channel
				± 8.5	LSB	High-precision channel when the sample-and-hold circuit is in use ($0.25 \text{ V} \leq \text{VAIN} \leq \text{AVCC0} - 0.25 \text{ V}$)
				± 9.0	LSB	Other than specified
DNL differential nonlinearity error		—	± 1.0	—	LSB	—
INL integral nonlinearity error		—	± 1.5	± 3.0	LSB	—
Holding characteristics of sample-and-hold circuits		—	—	10 ^{*6}	μs	—

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O V_{OH}, V_{OL}, and Other Characteristics](#).

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ± 0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ± 0.2 LSB/V to the Max spec.

Note 6. For 3 channel simultaneous sampling: When using a 3 channel S/H circuit, there is a restriction that one AD conversion should be $3.3 \mu\text{s}$ or less ($3.3 \mu\text{s} \times 3 < \text{Max } 10 \mu\text{s}$).

Table 2.37 A/D conversion characteristics (3) in high-speed A/D conversion mode

Conditions: VCC = AVCC0 = VREFH0 = 2.4 to 5.5 V^{*5}, VSS = AVSS0 = VREFL0 = 0 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min		Max	Unit	Test conditions
PCLKD (ADCLK) frequency		1	—	32	MHz	—
Analog input capacitance ^{*2}	Cs	—	—	9 ^{*3}	pF	High-precision channel
		—	—	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	—	—	2.2 ^{*3}	k Ω	High-precision channel
		—	—	7.0 ^{*3}	k Ω	Normal-precision channel
Analog input voltage range	Ain	0	—	VREFH0	V	—
Resolution		—	—	12	Bit	—
Conversion time ^{*1} (Operation at PCLKD = 32 MHz)	Permissible signal source impedance Max. = 1.3 k Ω	1.00 (0.328) ^{*4}	—	—	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
		1.94 (1.266) ^{*4}	—	—	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0x28 ADACSR.ADSAC = 1
Offset error		—	± 1.0	± 5.5	LSB	High-precision channel
				± 7.0	LSB	Other than specified
Full-scale error		—	± 1.0	± 5.5	LSB	High-precision channel
				± 7.0	LSB	Other than specified
Quantization error		—	± 0.5	—	LSB	—
Absolute accuracy		—	± 2.50	± 6.0	LSB	High-precision channel
				± 9.0	LSB	Other than specified
DNL differential nonlinearity error		—	± 1.0	—	LSB	—
INL integral nonlinearity error		—	± 1.5	± 3.0	LSB	—

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O V_{OH}, V_{OL}, and Other Characteristics](#).

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ± 0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ± 0.2 LSB/V to the Max spec.

Table 2.38 A/D conversion characteristics (4) in low-power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.7 to 5.5 V^{*5}, VSS = AVSS0 = VREFL0 = 0 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions
PCLKD (ADCLK) frequency	1	—	24	MHz	—

Table 2.38 A/D conversion characteristics (4) in low-power A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.7 to 5.5 V^{*5}, VSS = AVSS0 = VREFL0 = 0 V
Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Typ	Max	Unit	Test conditions
Analog input capacitance ^{*2}	Cs	—	—	9 ^{*3}	pF	High-precision channel
		—	—	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	—	—	1.9 ^{*3}	kΩ	High-precision channel
		—	—	6 ^{*3}	kΩ	Normal-precision channel
Analog input voltage range	Ain	0	—	VREFH0	V	—
Resolution		—	—	12	Bit	—
Conversion time ^{*1} (Operation at PCLKD = 24 MHz)	Permissible signal source impedance Max. = 1.1 kΩ	1.58 (0.438) ^{*4}	—	—	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
		2.0 (0.854) ^{*4}	—	—	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x14 ADACSR.ADSAC = 1
Offset error		—	±1.25	±6.0	LSB	High-precision channel
				±7.5	LSB	Other than specified
Full-scale error		—	±1.25	±6.0	LSB	High-precision channel
				±7.5	LSB	Other than specified
Quantization error		—	±0.5	—	LSB	—
Absolute accuracy		—	±3.25	±7.0	LSB	High-precision channel
				±10.0	LSB	Other than specified
DNL differential nonlinearity error		—	±1.5	—	LSB	—
INL integral nonlinearity error		—	±1.75	±4.0	LSB	—

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O V_{OH}, V_{OL}, and Other Characteristics](#).

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 2.39 A/D conversion characteristics (5) in low-power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.4 to 5.5 V^{*5}, VSS = AVSS0 = VREFL0 = 0 V
Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Typ	Max	Unit	Test conditions
PCLKD (ADCLK) frequency		1	—	16	MHz	—
Analog input capacitance ^{*2}	Cs	—	—	9 ^{*3}	pF	High-precision channel
		—	—	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	—	—	2.2 ^{*3}	kΩ	High-precision channel
		—	—	7 ^{*3}	kΩ	Normal-precision channel
Analog input voltage range	Ain	0	—	VREFH0	V	—
Resolution		—	—	12	Bit	—

Table 2.39 A/D conversion characteristics (5) in low-power A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 2.4 to 5.5 V^{*5}, VSS = AVSS0 = VREFL0 = 0 V
Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Typ	Max	Unit	Test conditions
Conversion time ^{*1} (Operation at PCLKD = 16 MHz)	Permissible signal source impedance Max. = 2.2 kΩ	2.38 (0.656) ^{*4}	—	—	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
		3.0 (1.281) ^{*4}	—	—	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x14 ADACSR.ADSAC = 1
Offset error		—	±1.25	±6.0	LSB	High-precision channel
				±7.5	LSB	Other than specified
Full-scale error		—	±1.25	±6.0	LSB	High-precision channel
				±7.5	LSB	Other than specified
Quantization error		—	±0.5	—	LSB	—
Absolute accuracy		—	±3.25	±7.0	LSB	High-precision channel
				±10.0	LSB	Other than specified
DNL differential nonlinearity error		—	±1.5	—	LSB	—
INL integral nonlinearity error		—	±1.75	±4.0	LSB	—

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (C_{in}), see [section 2.2.4. I/O V_{OH}, V_{OL}, and Other Characteristics](#).

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 2.40 A/D conversion characteristics (6) in low-power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 1.8 to 5.5 V^{*5}, VSS = AVSS0 = VREFL0 = 0 V
Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Typ	Max	Unit	Test conditions
PCLKD (ADCLK) frequency		1	—	8	MHz	—
Analog input capacitance ^{*2}	Cs	—	—	9 ^{*3}	pF	High-precision channel
		—	—	10 ^{*3}	pF	Normal-precision channel
Analog input resistance	Rs	—	—	6 ^{*3}	kΩ	High-precision channel
		—	—	14 ^{*3}	kΩ	Normal-precision channel
Analog input voltage range	Ain	0	—	VREFH0	V	—
Resolution		—	—	12	Bit	—
Conversion time ^{*1} (Operation at PCLKD = 8 MHz)	Permissible signal source impedance Max. = 5 kΩ	4.75 (1.313) ^{*4}	—	—	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
		6.0 (2.563) ^{*4}	—	—	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x14 ADACSR.ADSAC = 1

Table 2.40 A/D conversion characteristics (6) in low-power A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 1.8 to 5.5 V^{*5}, VSS = AVSS0 = VREFL0 = 0 V
Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions
Offset error	—	±1.25	±7.5	LSB	High-precision channel
			±10.0	LSB	Other than specified
Full-scale error	—	±1.5	±7.5	LSB	High-precision channel
			±10.0	LSB	Other than specified
Quantization error	—	±0.5	—	LSB	—
Absolute accuracy	—	±3.75	±9.5	LSB	High-precision channel
			±13.5	LSB	Other than specified
DNL differential nonlinearity error	—	±2.0	—	LSB	—
INL integral nonlinearity error	—	±2.25	±4.5	LSB	—

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (C_{in}), see [section 2.2.4. I/O V_{OH}, V_{OL}, and Other Characteristics](#).

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC0, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between AVCC0 and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 2.41 A/D conversion characteristics (7) in low-power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = VREFH0 = 1.6 to 5.5 V^{*5}, VSS = AVSS0 = VREFL0 = 0 V
Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions	
PCLKD (ADCLK) frequency	1	—	4	MHz	—	
Analog input capacitance ^{*2}	Cs	—	9 ^{*3}	pF	High-precision channel	
			10 ^{*3}	pF	Normal-precision channel	
Analog input resistance	Rs	—	12 ^{*3}	kΩ	High-precision channel	
			28 ^{*3}	kΩ	Normal-precision channel	
Analog input voltage range	Ain	0	VREFH0	V	—	
Resolution	—	—	12	Bit	—	
Conversion time ^{*1} (Operation at PCLKD = 4 MHz)	Permissible signal source impedance Max. = 9.9 kΩ	9.5 (2.625) ^{*4}	—	—	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x0A ADACSR.ADSAC = 1
		12.0 (5.125) ^{*4}	—	—	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0x14 ADACSR.ADSAC = 1
Offset error	—	±1.25	±7.5	LSB	High-precision channel	
			±10.0	LSB	Other than specified	
Full-scale error	—	±1.5	±7.5	LSB	High-precision channel	
			±10.0	LSB	Other than specified	
Quantization error	—	±0.5	—	LSB	—	

Table 2.41 A/D conversion characteristics (7) in low-power A/D conversion mode (2 of 2)

Conditions: $V_{CC} = AV_{CC0} = V_{REFH0} = 1.6$ to 5.5 V^{*5} , $V_{SS} = AV_{SS0} = V_{REFL0} = 0\text{ V}$
 Reference voltage range applied to the V_{REFH0} and V_{REFL0} .

Parameter	Min	Typ	Max	Unit	Test conditions
Absolute accuracy	—	±3.75	±9.5	LSB	High-precision channel
			±13.5	LSB	Other than specified
DNL differential nonlinearity error	—	±2.0	—	LSB	—
INL integral nonlinearity error	—	±2.25	±4.5	LSB	—

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (C_{in}), see section 2.2.4. I/O V_{OH} , V_{OL} , and Other Characteristics.

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When $V_{REFH0} < AV_{CC0}$, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AV_{CC0} and V_{REFH0} , it should be added ±0.75 LSB/V to the Max spec.

INL integral non-linearity error:

For voltage difference between AV_{CC0} and V_{REFH0} , it should be added ±0.2 LSB/V to the Max spec.

Figure 2.49 shows the equivalent circuit for analog input.




Figure 2.49 Equivalent circuit for analog input

Table 2.42 12-bit A/D converter channel classification

Classification	Channel	Conditions	Remarks
High-precision channel	AN000 to AN002, AN005 to AN010	$AV_{CC0} = 1.6$ to 5.5 V	Pins AN000 to AN002, AN005 to AN010 cannot be used as general I/O when the A/D converter is in use.
Normal-precision channel	AN019 to AN022		
Internal reference voltage input channel	Internal reference voltage	$AV_{CC0} = 1.8$ to 5.5 V	—
Temperature sensor input channel	Temperature sensor output	$AV_{CC0} = 1.8$ to 5.5 V	—

Table 2.43 A/D internal reference voltage characteristics

Conditions: $V_{CC} = AV_{CC0} = V_{REFH0} = 1.8$ to 5.5 V^{*1}

Parameter	Min	Typ	Max	Unit	Test conditions
Internal reference voltage input channel ^{*2}	1.42	1.48	1.54	V	—
PCLKD (ADCLK) frequency ^{*3}	1	—	2	MHz	—
Sampling time ^{*4}	5.0	—	—	µs	—

Note 1. The internal reference voltage cannot be selected for input channels when $AVCC0 < 1.8$ V.

Note 2. The 12-bit A/D internal reference voltage indicates the voltage when the internal reference voltage is input to the 12-bit A/D converter.

Note 3. When the internal reference voltage is selected as the high-potential reference voltage.

Note 4. When the internal reference voltage is converted.




Figure 2.50 Illustration of 12-bit A/D converter characteristic terms

Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of the analog input voltage (1-LSB width), which can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as the analog input voltage. For example, if 12-bit resolution is used and the reference voltage $VREFH0 = 3.072$ V, then 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, and 1.5 mV are used as the analog input voltages. If analog input voltage is 6 mV, an absolute accuracy of ± 5 LSB means that the actual A/D conversion result is in the range of 0x003 to 0x00D, though an output code of 0x008 can be expected from the theoretical A/D conversion characteristics.

Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

Offset error

Offset error is the difference between the transition point of the ideal first output code and the actual first output code.

Full-scale error

Full-scale error is the difference between the transition point of the ideal last output code and the actual last output code.

2.5 TSN Characteristics

Table 2.44 TSN characteristics

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Relative accuracy	—	—	± 1.5	—	°C	2.4 V or above
		—	± 2.0	—	°C	Below 2.4 V
Temperature slope	—	—	-3.3	—	mV/°C	—
Output voltage (at 25°C)	—	—	1.05	—	V	VCC = 3.3 V
Temperature sensor start time	t _{START}	—	—	5	µs	—
Sampling time	—	5	—	—	µs	—

2.6 OSC Stop Detect Characteristics

Table 2.45 Oscillation stop detection circuit characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Detection time	t _{dr}	—	—	1	ms	Figure 2.51




Figure 2.51 Oscillation stop detection timing

2.7 POR and LVD Characteristics

Table 2.46 Power-on reset circuit and voltage detection circuit characteristics (1) (1 of 2)

Parameter			Symbol	Min	Typ	Max	Unit	Test Conditions
Voltage detection level ^{*1}	Power-on reset (POR)	When power supply rises	V _{POR}	1.47	1.51	1.55	V	Figure 2.52
		When power supply falls	V _{PDR}	1.46	1.50	1.54		Figure 2.53
	Voltage detection circuit (LVD0) ^{*2}	When power supply rises	V _{det0_0}	3.74	3.91	4.06	V	Figure 2.54 At falling edge of VCC
			When power supply falls		3.68	3.85		
		When power supply rises	V _{det0_1}	2.73	2.9	3.01		
				When power supply falls		2.68		
		When power supply rises	V _{det0_2}	2.44	2.59	2.70		
				When power supply falls		2.38		
		When power supply rises	V _{det0_3}	1.83	1.95	2.07		
				When power supply falls		1.78		
		When power supply rises	V _{det0_4}	1.66	1.75	1.88		
				When power supply falls		1.60		
Voltage detection level ^{*1}	Voltage detection circuit (LVD1) ^{*3}	When power supply rises	V _{det1_0}	4.23	4.39	4.55	V	Figure 2.55 At falling edge of VCC
				When power supply falls		4.13		
		When power supply rises	V _{det1_1}	4.07	4.25	4.39		
				When power supply falls		3.98		
		When power supply rises	V _{det1_2}	3.97	4.14	4.29		
				When power supply falls		3.86		
		When power supply rises	V _{det1_3}	3.74	3.92	4.06		
				When power supply falls		3.68		
		When power supply rises	V _{det1_4}	3.05	3.17	3.29		
				When power supply falls		2.98		
		When power supply rises	V _{det1_5}	2.95	3.06	3.17		
				When power supply falls		2.89		
		When power supply rises	V _{det1_6}	2.86	2.97	3.08		
				When power supply falls		2.79		
		When power supply rises	V _{det1_7}	2.74	2.85	2.96		
				When power supply falls		2.68		

Table 2.46 Power-on reset circuit and voltage detection circuit characteristics (1) (2 of 2)

Parameter		Symbol	Min	Typ	Max	Unit	Test Conditions	
Voltage detection level*1	Voltage detection circuit (LVD1)*3	When power supply rises	V _{det1_8}	2.63	2.75	2.85	V	Figure 2.55 At falling edge of VCC
		When power supply falls		2.58	2.68	2.78		
		When power supply rises	V _{det1_9}	2.54	2.64	2.75		
		When power supply falls		2.48	2.58	2.68		
		When power supply rises	V _{det1_A}	2.43	2.53	2.63		
		When power supply falls		2.38	2.48	2.58		
		When power supply rises	V _{det1_B}	2.16	2.26	2.36		
		When power supply falls		2.10	2.20	2.30		
		When power supply rises	V _{det1_C}	1.88	2	2.09		
		When power supply falls		1.84	1.96	2.05		
		When power supply rises	V _{det1_D}	1.78	1.9	1.99		
		When power supply falls		1.74	1.86	1.95		
		When power supply rises	V _{det1_E}	1.67	1.79	1.88		
		When power supply falls		1.63	1.75	1.84		
		When power supply rises	V _{det1_F}	1.65	1.7	1.78		
		When power supply falls		1.60	1.65	1.73		
Voltage detection level*1	Voltage detection circuit (LVD2)*4	When power supply rises	V _{det2_0}	4.20	4.40	4.57	V	Figure 2.56 At falling edge of VCC
		When power supply falls		4.11	4.31	4.48		
		When power supply rises	V _{det2_1}	4.05	4.25	4.42		
		When power supply falls		3.97	4.17	4.34		
		When power supply rises	V _{det2_2}	3.91	4.11	4.28		
		When power supply falls		3.83	4.03	4.20		
		When power supply rises	V _{det2_3}	3.71	3.91	4.08		
		When power supply falls		3.64	3.84	4.01		

Note 1. These characteristics apply when noise is not superimposed on the power supply. When a setting causes this voltage detection level to overlap with that of the voltage detection circuit, it cannot be specified whether LVD1 or LVD2 is used for voltage detection.

Note 2. # in the symbol V_{det0_#} denotes the value of the OFS1.VDSEL0[2:0] bits.

Note 3. # in the symbol V_{det1_#} denotes the value of the LVDLVLRLVD1LVL[4:0] bits.

Note 4. # in the symbol V_{det2_#} denotes the value of the LVDLVLRLVD2LVL[2:0] bits.

Table 2.47 Power-on reset circuit and voltage detection circuit characteristics (2) (1 of 2)

Parameter		Symbol	Min	Typ	Max	Unit	Test Conditions
Wait time after power-on reset cancellation	LVD0: enable	t _{POR}	—	4.3	—	ms	—
	LVD0: disable	t _{POR}	—	3.7	—	ms	—
Wait time after voltage monitor 0, 1, 2 reset cancellation	LVD0: enable*1	t _{LVD0,1,2}	—	1.4	—	ms	—
	LVD0: disable*2	t _{LVD1,2}	—	0.7	—	ms	—
Power-on reset response delay time*3	t _{det}	—	—	500	—	μs	Figure 2.52, Figure 2.53
LVD0 response delay time*3	t _{det}	—	—	500	—	μs	Figure 2.54
LVD1 response delay time*3	t _{det}	—	—	350	—	μs	Figure 2.55
LVD2 response delay time*3	t _{det}	—	—	600	—	μs	Figure 2.56
Minimum VCC down time	t _{VOFF}	500	—	—	—	μs	Figure 2.52, VCC = 1.0 V or above
Power-on reset enable time	t _{W (POR)}	1	—	—	—	ms	Figure 2.53, VCC = below 1.0 V

Table 2.47 Power-on reset circuit and voltage detection circuit characteristics (2) (2 of 2)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
LVD1 operation stabilization time (after LVD1 is enabled)	$T_d (E-A)$	—	—	300	μs	Figure 2.55
LVD2 operation stabilization time (after LVD2 is enabled)	$T_d (E-A)$	—	—	1200	μs	Figure 2.56
Hysteresis width (POR)	V_{PORH}	—	10	—	mV	—
Hysteresis width (LVD0, LVD1 and LVD2)	V_{LVH}	—	60	—	mV	LVD0 selected
		—	110	—		V_{det1_0} to V_{det1_2} selected
		—	70	—		V_{det1_3} to V_{det1_9} selected
		—	60	—		V_{det1_A} to V_{det1_B} selected
		—	50	—		V_{det1_C} to V_{det1_F} selected
		—	90	—		LVD2 selected

Note 1. When OFS1.LVDAS = 0.

Note 2. When OFS1.LVDAS = 1.

Note 3. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR} , V_{det0} , V_{det1} , and V_{det2} for the POR/LVD.




Figure 2.52 Voltage detection reset timing




Figure 2.53 Power-on reset timing




Figure 2.54 Voltage detection circuit timing (V_{det0})




Figure 2.55 Voltage detection circuit timing (V_{det1})




Figure 2.56 Voltage detection circuit timing (V_{det2})

2.8 Comparator Characteristics

Table 2.48 ACMPHS characteristics

Conditions: $V_{CC} = AVCC0 = 2.7$ to 5.5 V, $V_{SS} = AVSS0 = 0$ V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Reference voltage range	VREF	0		VCC	V	—
Input voltage range	VI	0		VCC	V	—
Internal reference voltage	—	1.34	1.44	1.54	V	—
Input voltage slope ^{*3}	dV/dt	—	—	±3.0	V/μs	—
Output delay time ^{*1}	Td		50	100	ns	VI = VREF ± 100 mV
Offset voltage	—		±5	±40	mV	—
Operation stabilization wait time	Tcmp	1			μs	—
Input channel switch stabilization wait time ^{*2}	—	0.3	—	—	μs	—

Note 1. This value is the internal propagation delay.

Note 2. The time from the operation permission signal switching of the comparator (CMPnEN = 0 to 1) until the comparator is satisfied with the DC / AC characteristics.

Note 3. Input voltage slope without noise filter.

2.9 Flash Memory Characteristics

2.9.1 Code Flash Memory Characteristics

Table 2.49 Code flash characteristics (1)

Parameter		Symbol	Min	Typ	Max	Unit	Conditions
Reprogramming/erasure cycle*1		N _{PEC}	10000	—	—	Times	—
Data hold time	After 1000 times N _{PEC}	t _{DRP}	20 *2	—	—	Year	T _a = +105°C
	After 10000 times N _{PEC}		10 *2	—	—	Year	T _a = +125°C

Note 1. The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 10,000), erasing can be performed n times for each block. For instance, when 4-byte programming is performed 512 times for different addresses in 2-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasure is not enabled (overwriting is prohibited).

Note 2. This result is obtained from reliability testing.

Table 2.50 Code flash characteristics (2)

High-speed operating mode

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

Parameter		Symbol	ICLK = 1 MHz			ICLK = 64 MHz			Unit
			Min	Typ	Max	Min	Typ	Max	
Programming time	4-byte	t _{P4}	—	86	732	—	34	321	μs
Erasure time	2-KB	t _{E2K}	—	12.5	355	—	5.6	215	ms
Blank check time	4-byte	t _{BC4}	—	—	46.5	—	—	8.3	μs
	2-KB	t _{BC2K}	—	—	3681	—	—	231	μs
Erase suspended time		t _{SED}	—	—	22.3	—	—	10.5	μs
Access window information program Start-up area selection and security setting time		t _{AWSSAS}	—	21.2	570	—	11.4	423	ms
OCD/serial programmer ID setting time*1		t _{OSIS}	—	84.7	2280	—	45.3	1690	ms
Flash memory mode transition wait time 1		t _{DIS}	2	—	—	2	—	—	μs
Flash memory mode transition wait time 2		t _{MS}	15	—	—	15	—	—	μs

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands.

Table 2.51 Code flash characteristics (3) (1 of 2)

Middle-speed operating mode

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

Parameter		Symbol	ICLK = 1 MHz			ICLK = 24 MHz*2			Unit
			Min	Typ	Max	Min	Typ	Max	
Programming time	4-byte	t _{P4}	—	86	732	—	39	356	μs
Erasure time	2-KB	t _{E2K}	—	12.5	355	—	6.2	227	ms
Blank check time	4-byte	t _{BC4}	—	—	46.5	—	—	11.3	μs
	2-KB	t _{BC2K}	—	—	3681	—	—	534	μs
Erase suspended time		t _{SED}	—	—	22.3	—	—	11.7	μs
Access window information program Start-up area selection and security setting time		t _{AWSSAS}	—	21.2	570	—	12.2	435	ms

Table 2.51 Code flash characteristics (3) (2 of 2)

Middle-speed operating mode

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

Parameter	Symbol	ICLK = 1 MHz			ICLK = 24 MHz ^{*2}			Unit
		Min	Typ	Max	Min	Typ	Max	
OCD/serial programmer ID setting time ^{*1}	t _{OSIS}	—	84.7	2280	—	48.7	1740	ms
Flash memory mode transition wait time 1	t _{DIS}	2	—	—	2	—	—	μs
Flash memory mode transition wait time 2	t _{MS}	15	—	—	15	—	—	μs

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands.

Note 2. When 1.8 V ≤ VCC = AVCC0 ≤ 5.5 V

Table 2.52 Code flash characteristics (4)

Low-speed operating mode

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter	Symbol	ICLK = 1 MHz			ICLK = 2 MHz			Unit	
		Min	Typ	Max	Min	Typ	Max		
Programming time	4-byte	t _{P4}	—	86	732	—	57	502	μs
Erase time	2-KB	t _{E2K}	—	12.5	355	—	8.8	280	ms
Blank check time	4-byte	t _{BC4}	—	—	46.5	—	—	23.3	μs
	2-KB	t _{BC2K}	—	—	3681	—	—	1841	μs
Erase suspended time	t _{SED}	—	—	22.3	—	—	16.2	μs	
Access window information program Start-up area selection and security setting time	t _{AWSSAS}	—	21.2	570	—	15.9	491	ms	
OCD/serial programmer ID setting time ^{*1}	t _{OSIS}	—	84.7	2280	—	63.5	1964	ms	
Flash memory mode transition wait time 1	t _{DIS}	2	—	—	2	—	—	μs	
Flash memory mode transition wait time 2	t _{MS}	15	—	—	15	—	—	μs	

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz or 2 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands.

2.9.2 Data Flash Memory Characteristics

Table 2.53 Data flash characteristics (1) (1 of 2)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Reprogramming/erasure cycle ^{*1}	N _{DPEC}	100000	1000000	—	Times	—

Table 2.53 Data flash characteristics (1) (2 of 2)

Parameter		Symbol	Min	Typ	Max	Unit	Conditions
Data hold time	After 10000 times of N_{DPEC}	t_{DDRP}	20 *2	—	—	Year	$T_a = +105^{\circ}\text{C}$
	After 10000 times of N_{DPEC}		10	—	—	Year	$T_a = +125^{\circ}\text{C}$
	After 100000 times of N_{DPEC}		5 *2	—	—	Year	$T_a = +105^{\circ}\text{C}$
	After 1000000 times of N_{DPEC}		—	1 *2	—	Year	$T_a = +25^{\circ}\text{C}$

Note 1. The reprogram/erase cycle is the number of erasure for each block. When the reprogram/erase cycle is n times ($n = 100,000$), erasing can be performed n times for each block. For instance, when 1-byte programming is performed 1,024 times for different addresses in 1-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasure is not enabled. (overwriting is prohibited.)

Note 2. This result is obtained from reliability testing.

Table 2.54 Data flash characteristics (2)

High-speed operating mode

Conditions: $V_{CC} = AVCC0 = 1.8$ to 5.5 V

Parameter		Symbol	ICLK = 1 MHz			ICLK = 64 MHz			Unit
			Min	Typ	Max	Min	Typ	Max	
Programming time	1-byte	t_{DP1}	—	45	404	—	34	321	μs
Erase time	1-KB	t_{DE1K}	—	8.8	280	—	6.1	224	ms
Blank check time	1-byte	t_{DBC1}	—	—	15.2	—	—	8.3	μs
	1-KB	t_{DBC1K}	—	—	1832	—	—	444	μs
Suspended time during erasing		t_{DSED}	—	—	13.2	—	—	10.5	μs
Data flash STOP recovery time		t_{DSTOP}	250	—	—	250	—	—	ns

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be $\pm 1.0\%$ during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Table 2.55 Data flash characteristics (3)

Middle-speed operating mode

Conditions: $V_{CC} = AVCC0 = 1.8$ to 5.5 V

Parameter		Symbol	ICLK = 1 MHz			ICLK = 24 MHz*1			Unit
			Min	Typ	Max	Min	Typ	Max	
Programming time	1-byte	t_{DP1}	—	45	404	—	39	356	μs
Erase time	1-KB	t_{DE1K}	—	8.8	280	—	7.3	248	ms
Blank check time	1-byte	t_{DBC1}	—	—	15.2	—	—	11.3	μs
	1-KB	t_{DBC1K}	—	—	1.84	—	—	1.06	ms
Suspended time during erasing		t_{DSED}	—	—	13.2	—	—	11.7	μs
Data flash STOP recovery time		t_{DSTOP}	250	—	—	250	—	—	ns

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be $\pm 1.0\%$ during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. When $1.8\text{ V} \leq V_{CC} = AVCC0 \leq 5.5\text{ V}$

Table 2.56 Data flash characteristics (4)

Low-speed operating mode

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter	Symbol	ICLK = 1 MHz			ICLK = 2 MHz			Unit	
		Min	Typ	Max	Min	Typ	Max		
Programming time	1-byte	t _{DP1}	—	86	732	—	57	502	μs
Erase time	1-KB	t _{DE1K}	—	19.7	504	—	12.4	354	ms
Blank check time	1-byte	t _{DBC1}	—	—	46.5	—	—	23.3	μs
	1-KB	t _{DBC1K}	—	—	7.3	—	—	3.66	ms
Suspended time during erasing		t _{DSED}	—	—	22.3	—	—	16.2	μs
Data flash STOP recovery time		t _{DSTOP}	250	—	—	250	—	—	ns

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 2 MHz, the frequency can be set to 1 MHz or 2 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

2.10 Serial Wire Debug (SWD)

Table 2.57 SWD characteristics (1)

Conditions: VCC = AVCC0 = 2.4 to 5.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
SWCLK clock cycle time	t _{SWCKcyc}	80	—	—	ns	Figure 2.57
SWCLK clock high pulse width	t _{SWCKH}	35	—	—	ns	
SWCLK clock low pulse width	t _{SWCKL}	35	—	—	ns	
SWCLK clock rise time	t _{SWCKr}	—	—	5	ns	
SWCLK clock fall time	t _{SWCKf}	—	—	5	ns	
SWDIO setup time	t _{SWDS}	16	—	—	ns	Figure 2.58
SWDIO hold time	t _{SWDH}	16	—	—	ns	
SWDIO data delay time	t _{SWDD}	2	—	70	ns	

Table 2.58 SWD characteristics (2)

Conditions: VCC = AVCC0 = 1.6 to 2.4 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
SWCLK clock cycle time	t _{SWCKcyc}	250	—	—	ns	Figure 2.57
SWCLK clock high pulse width	t _{SWCKH}	120	—	—	ns	
SWCLK clock low pulse width	t _{SWCKL}	120	—	—	ns	
SWCLK clock rise time	t _{SWCKr}	—	—	5	ns	
SWCLK clock fall time	t _{SWCKf}	—	—	5	ns	
SWDIO setup time	t _{SWDS}	50	—	—	ns	Figure 2.58
SWDIO hold time	t _{SWDH}	50	—	—	ns	
SWDIO data delay time	t _{SWDD}	2	—	170	ns	




Figure 2.57 SWD SWCLK timing




Figure 2.58 SWD input/output timing

Appendix 1. Port States in each Processing Mode

Table A1.1 Port states in each processing mode (1 of 2)

Port name	Reset	Software Standby Mode
P000/AN008	Hi-Z	Keep-O
P001/AN009/IRQ7_A	Hi-Z	Keep-O* ¹
P002/AN010	Hi-Z	Keep-O
P010/AN005	Hi-Z	Keep-O
P011/AN006	Hi-Z	Keep-O
P012/AN007	Hi-Z	Keep-O
P013/AN000/CMPIN03/GTIW_A/IRQ1_C	Hi-Z	Keep-O* ¹
P014/AN001/CMPIN02/GTIV_A/IRQ3_B	Hi-Z	Keep-O* ¹
P015/AN002/CMPIN01/GTIU_A/IRQ2_C	Hi-Z	Keep-O* ¹
P100/AGTIO0_A/GTOVLO_B/GTIOC1B_B/ RXD0_A/MISO0_A/SCL0_A/SCL0_D/ SCK1_A/MISOA_A/KRM00/AN022/IRQ0_C	Hi-Z	[AGTIO0_A output selected] AGTIO0_A output* ² [Other than the above] Keep-O* ¹
P101/AGTEE0/GTOVUP_B/GTIOC1A_B/ TXD0_A/MOSI0_A/SDA0_A/MOSIA_A/ SDA0_C/CTS1_RTS1_A/KRM01/AN021/ IRQ2_A	Hi-Z	Keep-O* ¹
P102/ADTRG0_A/AGTO0/GTOWLO_B/ GTIOC2B_A/AN020/CMPREF0/IRQ1_A/ SCK0_A/TXD2_D/MOSI2_D/SDA2_D/ RSPCKA_A/KRM02	Hi-Z	[AGTO0 selected] AGTO0 output* ² [Other than the above] Keep-O* ¹
P103/GTOWUP_B/GTIOC2A_A/RXD2_D/ MISO2_D/SCL2_DAN019/CMPIN1/IRQ4_B/ GTCPP03/CTS0_RTS0_A/SSLA0_A/ KRM03	Hi-Z	Keep-O* ¹
P104/GTETRGB_B/RXD0_C/MISO0_C/ SCL0_C/SSLA1_A/KRM04/IRQ1_B	Hi-Z	Keep-O* ¹
P108/SWDIO/AGTEE1_B/GTETRGB_C/ GTIOC3B_A/RXD1/MISO1/SCL1/IRQ6_C/ GTCPP02/CTS9_RTS9_B	Pull-up	Keep-O* ¹
P109/AGTOA1_B/GTOWUP_A/ GTIOC2A_B/SCK1_E/TXD9_B/MOSI9_B/ SDA9_B/CLKOUT_B	Hi-Z	[AGTOA1_B selected] AGTOA1_B output* ² [CLKOUT selected] CLKOUT output [Other than the above] Keep-O
P110/AGTIO1_A/GTOWLO_A/GTIOC2B_B/ VCOUT/CTS2_RTS2_B/RXD9_B/SCL9_B/ MISO9_B/IRQ3_A	Hi-Z	[AGTIO1 selected] AGTIO1 output* ² [ACMPHS selected] VCOUT output [Other than the above] Keep-O* ¹
P111/AGTOA0/GTIOC1A_C/SCK2_B/ SCK9_B/IRQ4_A	Hi-Z	[AGTOA0 selected] AGTOA0 output* ² [Other than the above] Keep-O* ¹
P112/AGTOB0/GTIOC1B_C/SCK1_D	Hi-Z	[AGTOB0 selected] AGTOB0 output* ² [Other than the above] Keep-O
P200/NMI	Hi-Z	Hi-Z

Table A1.1 Port states in each processing mode (2 of 2)

Port name	Reset	Software Standby Mode
P201/MD	Pull-up	Keep-O
P206/GTIU_B/TXD0_C/MOSI0_C/SDA0_C/IRQ0_B	Hi-Z	Keep-O* ¹
P207	Hi-Z	Keep-O
P208/AGTOB0_A/GTOUUP_B/GTIOC0A_B	Hi-Z	[AGTOB0_A selected] AGTOB0_A output* ² [Other than the above] Keep-O
P212/EXTAL/AGTEE1_A/GTOULO_A/GTIOC0B_A/IRQ7_C	Hi-Z	Keep-O* ¹
P213/XTAL/GTOUUP_A/GTIOC0A_A/IRQ2_B	Hi-Z	Keep-O* ¹
P300/SWCLK/GTETRGA_C/GTIOC3A_A/TXD1/MOSI1/SDA1/IRQ5_B/GTCPPO1	Pull-up	Keep-O* ¹
P301/AGTIO0_D/GTETRGA_A/RXD2_A/MISO2_A/SCL2_A/CTS9_RTS9_D/IRQ6_A	Hi-Z	[AGTIO0_D output selected] AGTIO0_D output* ² [Other than the above] Keep-O* ¹
P302/GTETRGA_D/TXD2_A/MOSI2_A/SDA2_A/IRQ5_A	Hi-Z	Keep-O* ¹
P400/CACREF_C/AGTIO1_C/GTIOC3A_B/SCK0_B/SCK1_B/SCL0_A/IRQ0_A	Hi-Z	[AGTIO1_C output selected] AGTIO1_C output* ² [Other than the above] Keep-O* ¹
P401/GTETRGA_B/GTIOC3B_B/CTS0_RTS0_B/SDA0_A/IRQ5_C	Hi-Z	Keep-O* ¹
P402/GTADSM0	Hi-Z	Keep-O
P403/GTADSM1	Hi-Z	Keep-O
P407/ADTRG0_B/AGTIO0_C/CMPREF1/GTOULO_B/GTIOC0B_B/GTCPPO0/CTS0_RTS0_D/SDA0_B	Hi-Z	[AGTIO0_C output selected] AGTIO0_C output* ² [Other than the above] Keep-O* ¹
P408/GTIW_B/CTS1_RTS1_D/SCL0_C/IRQ7_B	Hi-Z	Keep-O* ¹
P409/GTIV_B/IRQ6_B	Hi-Z	Keep-O* ¹
P500/GTETRGA_A/GTIOC2A_C	Hi-Z	Keep-O
P913/AGTIO1_F/GTOVLO_A/GTIOC1B_A	Hi-Z	[AGTIO1_F output selected] AGTIO1_F output* ² [Other than the above] Keep-O
P914/AGTOA1_A/GTOVUP_A/GTIOC1A_A	Hi-Z	[AGTOA1_A output selected] AGTOA1_A output* ² [Other than the above] Keep-O
P915	Hi-Z	Keep-O

Note: Hi-Z: High-impedance

Keep-O: Output pins retain their previous values. Input pins become high-impedance.

Note 1. Input is enabled if the pin is specified as the software standby canceling source while it is used as an external interrupt pin.

Note 2. AGTIO output is enabled while LOCO is selected as a count source.

Appendix 2. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in “Packages” on the Renesas Electronics Corporation website.





Figure A2.1 LQFP 48-pin





JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN048-7x7-0.50	PWQN0048KC-A	0.13 g



Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
A	—	—	0.80
A ₁	0.00	0.02	0.05
A ₃	0.203 REF.		
b	0.20	0.25	0.30
D	7.00 BSC		
E	7.00 BSC		
e	0.50 BSC		
L	0.30	0.40	0.50
K	0.20	—	—
D ₂	5.25	5.30	5.35
E ₂	5.25	5.30	5.35
aaa	0.15		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		

Figure A2.2 HWQFN 48-pin

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP32-7x7-0.80	PLQP0032GB-A	32P6U-A	0.2g



NOTE)
 1. DIMENSIONS *1* AND *2* DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION *3* DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	6.9	7.0	7.1
E	6.9	7.0	7.1
A2	—	1.4	—
H _D	8.8	9.0	9.2
H _E	8.8	9.0	9.2
A	—	—	1.7
A ₁	0	0.1	0.2
b _p	0.32	0.37	0.42
b ₁	—	0.35	—
c	0.09	0.145	0.20
c ₁	—	0.125	—
θ	0°	—	8°
⌀	—	0.8	—
x	—	—	0.20
y	—	—	0.10
Z _D	—	0.7	—
Z _E	—	0.7	—
L	0.3	0.5	0.7
L ₁	—	1.0	—

Figure A2.3 LQFP 32-pin

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN032-5x5-0.50	PWQN0032KE-A	0.06





Figure A2.4 HWQFN 32-pin

JEITA Package Code	RENESAS Code	MASS (Typ.) [g]
P-HWQFN24-4 × 4-0.50	PWQNO024KG-A	0.04



Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
A	—	—	0.80
A ₁	0.00	0.02	0.05
A ₃	0.203 REF.		
b	0.18	0.25	0.30
D	4.00 BSC		
E	4.00 BSC		
e	0.50 BSC		
L	0.35	0.40	0.45
K	0.20	—	—
D ₂	2.65	2.70	2.75
E ₂	2.65	2.70	2.75
aaa	0.15		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		

Figure A2.5 HWQFN 24-pin

Appendix 3. I/O Registers

This appendix describes I/O register addresses, access cycles, and reset values by function.

3.1 Peripheral Base Addresses

This section provides the base addresses for peripherals described in this manual.

Table A3.1 shows the name, description, and the base address of each peripheral.

Table A3.1 Peripheral base address (1 of 2)

Name	Description	Base address
RMPU	Renesas Memory Protection Unit	0x4000_0000
SRAM	SRAM Control	0x4000_2000
BUS	BUS Control	0x4000_3000
DTC	Data Transfer Controller	0x4000_5400
ICU	Interrupt Controller Unit	0x4000_6000
DBG	Debug Function	0x4001_B000
SYSC	System Control	0x4001_E000
PORT0	Port 0 Control Registers	0x4004_0000
PORT1	Port 1 Control Registers	0x4004_0020
PORT2	Port 2 Control Registers	0x4004_0040
PORT3	Port 3 Control Registers	0x4004_0060
PORT4	Port 4 Control Registers	0x4004_0080
PORT5	Port 5 Control Registers	0x4004_00A0
PORT9	Port 9 Control Registers	0x4004_0120
PFS	Pmn Pin Function Control Register	0x4004_0800
ELC	Event Link Controller	0x4004_1000
POEG	Port Output Enable Module for GPT	0x4004_2000
WDT	Watchdog Timer	0x4004_4200
IWDT	Independent Watchdog Timer	0x4004_4400
CAC	Clock Frequency Accuracy Measurement Circuit	0x4004_4600
MSTP	Module Stop Control B, C, D, Low Speed Module R/W Disable Control	0x4004_7000
IIC0	Inter-Integrated Circuit 0	0x4005_3000
IIC0WU	Inter-Integrated Circuit 0 Wakeup Unit	0x4005_3014
DOC	Data Operation Circuit	0x4005_4100
ADC120	12-bit A/D Converter	0x4005_C000
SCI0	Serial Communication Interface 0	0x4007_0000
SCI1	Serial Communication Interface 1	0x4007_0020
SCI2	Serial Communication Interface 2	0x4007_0040
SCI9	Serial Communication Interface 9	0x4007_0120
SPI0	Serial Peripheral Interface 0	0x4007_2000
CRC	Cyclic Redundancy Check	0x4007_4000
KINT	Key Interrupt Function	0x4008_0000
AGTW0	Low Power Asynchronous General Purpose Timer 0	0x4008_4000
AGTW1	Low Power Asynchronous General Purpose Timer 1	0x4008_4100
ACMPHS	High-Speed Analog Comparator	0x4008_5E00

Table A3.1 Peripheral base address (2 of 2)

Name	Description	Base address
GPT160	General PWM 16-bit Timer 0	0x4008_9000
GPT161	General PWM 16-bit Timer 1	0x4008_9100
GPT162	General PWM 16-bit Timer 2	0x4008_9200
GPT163	General PWM 16-bit Timer 3	0x4008_9300
GPT_OPS	Output Phase Switching Controller	0x4008_9A00
FLCN	Flash I/O Registers, Memory Wait Cycle Control, Temperature Sensor Calibration Data	0x407E_C000

Note: Name = Peripheral name
Description = Peripheral functionality
Base address = Lowest reserved address or address used by the peripheral

3.2 Access Cycles

This section provides access cycle information for the I/O registers described in this manual.

The following information applies to [Table A3.2](#):

- Registers are grouped by associated module.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- In the internal I/O area, reserved addresses that are not allocated to registers must not be accessed, otherwise operations cannot be guaranteed.
- The number of I/O access cycles depends on bus cycles of the internal peripheral bus, divided clock synchronization cycles, and wait cycles of each module. Divided clock synchronization cycles differ depending on the frequency ratio between ICLK and PCLK.
- When the frequency of ICLK is equal to that of PCLK, the number of divided clock synchronization cycles is always constant.
- When the frequency of ICLK is greater than that of PCLK, at least 1 PCLK cycle is added to the number of divided clock synchronization cycles.

Note: This applies to the number of cycles when access from the CPU does not conflict with the instruction fetching to the external memory or bus access from other bus master such as DTC.

[Table A3.2](#) shows the register access cycles for non-GPT modules.

Table A3.2 Access cycles for non-GPT modules (1 of 2)

Peripherals	Address		Number of access cycles				Cycle unit	Related function
			ICLK = PCLK		ICLK > PCLK*1			
	From	To	Read	Write	Read	Write		
MPU, SRAM, BUS, DTC, ICU, CPU_DBG	0x4000_2000	0x4001_BFFF	3				ICLK	Memory Protection Unit, SRAM, Buses, Data Transfer Controller, Interrupt Controller, CPU, Flash Memory
SYSC	0x4001_E000	0x4001_E6FF	4				ICLK	Low Power Modes, Resets, Low Voltage Detection, Clock Generation Circuit, Register Write Protection
PORTn, PFS, ELC, POEG, WDT, IWDT, CAC, MSTP	0x4004_0000	0x4004_7FFF	3		2 to 3		PCLKB	I/O Ports, Event Link Controller, Port Output Enable for GPT, Watchdog Timer, Independent Watchdog Timer, Clock Frequency Accuracy Measurement Circuit, Module Stop Control

Table A3.2 Access cycles for non-GPT modules (2 of 2)

Peripherals	Address		Number of access cycles				Cycle unit	Related function
			ICLK = PCLK		ICLK > PCLK*1			
			Read	Write	Read	Write		
IICn (n = 0), IIC0WU, DOC, ADC12	0x4005_0000	0x4005_EFFF	3		2 to 3		PCLKB	I ² C Bus Interface, Data Operation Circuit, 12-bit A/D Converter
SCIn (n = 0 to 2, 9*2)	0x4007_0000	0x4007_0EFF	5		2 to 3		PCLKB	Serial Communications Interface
SPIn (n = 0)*3	0x4007_2000	0x4007_2FFF	5		2 to 3		PCLKB	Serial Peripheral Interface
CRC	0x4007_4000	0x4007_4FFF	3		2 to 3		PCLKB	CRC Calculator
GPT16n (n = 0 to 3), GPT_OPS	0x4008_9000	0x4008_9FFF	See Table A3.3 .				PCLKB	General PWM Timer
KINT	0x4008_0000	0x4008_2FFF	3		2 to 3		PCLKB	Key interrupt Function
AGTWn	0x4008_4000	0x4008_4FFF	3		2 to 3		PCLKB	Low Power Asynchronous General Purpose Timer
ACMPHS	0x4008_5E00	0x4008_6FFF	3		2 to 3		PCLKB	High-speed Analog Comparator
FLCN	0x407E_C000	0x407E_FFFF	7		7		ICLK	Data Flash, Temperature Sensor, Capacitive Sensing Unit 2, Flash Control

- Note 1. If the number of PCLK cycles is non-integer (for example 1.5), the minimum value is without the decimal point, and the maximum value is rounded up to the decimal point. For example, 1.5 to 2.5 is 1 to 3.
- Note 2. Regarding n = 0, when accessing a 16-bit register (FTDRHL, FRDRHL, FCR, FDR, LSR, and CDR), access is 2 cycles more than the value shown in [Table A3.2](#). When accessing an 8-bit register (FTDRH, FTDRL, FRDRH, and FRDRL), the access cycles are as shown in [Table A3.2](#).
- Note 3. When accessing the 32-bit register (SPDR), access is 2 cycles more than the value in [Table A3.2](#). When accessing an 8-bit or 16-bit register (SPDR_HA), the access cycles are as shown in [Table A3.2](#).

[Table A3.3](#) shows register access cycles for GPT modules.

Table A3.3 Access cycles for GPT modules

Frequency ratio between ICLK and PCLK	Number of access cycles		Cycle unit
	Read	Write	
ICLK > PCLKD = PCLKB	5 to 6	3 to 4	PCLKB
ICLK > PCLKD > PCLKB	3 to 4	2 to 3	PCLKB
PCLKD = ICLK = PCLKB	6	4	PCLKB
PCLKD = ICLK > PCLKB	2 to 3	1 to 2	PCLKB
PCLKD > ICLK = PCLKB	4	3	PCLKB
PCLKD > ICLK > PCLKB	2 to 3	1 to 2	PCLKB

Revision History

Revision 1.00 — Jun 25, 2025

Initial release

Revision 1.10 — Jun 22, 2026

1. Overview:

- Updated Figure 1.2 Part numbering scheme.

2. Electrical Characteristics:

- Updated Table 2.4 I/O V_{IH} , V_{IL} .

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
- Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/