

Ultra low power 32 MHz Arm® Cortex®-M23 core, up to 128-KB code flash memory, 16-KB SRAM, 12-bit A/D Converter, Serial interfaces and Safety features, operating temperature range up to Ta:125°C.

Features

- **Arm Cortex-M23 Core**
 - Armv8-M architecture
 - Maximum operating frequency: 32 MHz
 - Debug and Trace: DWT, FPB, CoreSight™ MTB-M23
 - CoreSight Debug Port: SW-DP
- **Memory**
 - Up to 128-KB code flash memory
 - 2-KB data flash memory (1,000,000 (TYP) program/erase cycles)
 - 16-KB SRAM
 - Flash read protection (FRP)
 - 128-bit unique ID
- **Connectivity**
 - Serial Array Unit (SAU)
 - Simplified SPI × 6
 - Simplified IIC × 6
 - UART × 2
 - UART (LIN-bus supported) × 1
 - Serial Interface UARTA (UARTA) × 2
 - I²C Bus interface (IICA) × 2
- **Analog**
 - 12-bit A/D Converter (ADC12)
 - Temperature Sensor (TSN)
- **Timers**
 - 16-bit Timer Array Unit (TAU) × 8
 - 32-bit interval timer (TML32) × 1
 - 1 channel in 32-bit counter mode
 - 2 channels in 16-bit counter mode
 - 4 channels in 8-bit counter mode
- **Safety**
 - SRAM parity error check
 - Flash area protection
 - ADC self-diagnosis function
 - Cyclic Redundancy Check (CRC)
 - Independent Watchdog Timer (IWDT)
 - GPIO readback level detection
 - Register write protection
 - Illegal memory access detection
- **Security**
 - True Random Number Generator (TRNG)
- **System and Power Management**
 - Low power modes
 - Realtime Clock (RTC)
 - Event Link Controller (ELC)
 - Data Transfer Controller (DTC)
 - Power-on reset
 - Low Voltage Detection (LVD) with voltage settings
- **Multiple Clock Sources**
 - Main clock oscillator (MOSC) (1 to 20 MHz)
 - Sub-clock oscillator (SOSC) (32.768 kHz)
 - High-speed on-chip oscillator (HOCO) (24/32 MHz)
 - Middle-speed on-chip oscillator (MOCO) (4 MHz)
 - Low-speed on-chip oscillator (LOCO) (32.768 kHz)
 - Clock trimming function for HOCO/MOCO/LOCO
 - Clock out support
- **Up to 60 pins for general I/O ports**
 - 5-V tolerance, open drain, input pull-up
- **Operating Voltage**
 - VCC: 1.6 to 5.5 V
- **Operating Temperature and Packages**
 - Ta = -40°C to +105°C
 - 64-pin LQFP (10 mm × 10 mm, 0.5 mm pitch)
 - 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch)
 - 48-pin HWQFN (7 mm × 7 mm, 0.5 mm pitch)
 - 32-pin LQFP (7 mm × 7 mm, 0.8 mm pitch)
 - 32-pin HWQFN (5 mm × 5 mm, 0.5 mm pitch)
 - Ta = -40°C to +125°C
 - 64-pin LQFP (10 mm × 10 mm, 0.5 mm pitch)
 - 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch)
 - 48-pin HWQFN (7 mm × 7 mm, 0.5 mm pitch)
 - 32-pin LQFP (7 mm × 7 mm, 0.8 mm pitch)
 - 32-pin HWQFN (5 mm × 5 mm, 0.5 mm pitch)

1. Overview

The MCU integrates multiple series of software- and pin-compatible Arm[®]-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability.

The MCU in this series incorporates an energy-efficient Arm Cortex[®]-M23 32-bit core, that is particularly well suited for cost-sensitive and low-power applications, with the following features:

- Up to 128-KB code flash memory
- 16-KB SRAM
- Serial Interface (SAU, UARTA, IICA)
- General Purpose Timer (TAU, TML32)
- 12-bit A/D Converter (ADC12)

1.1 Function Outline

Table 1.1 Arm core

| Feature | Functional description |
|---------------------|---|
| Arm Cortex-M23 core | <ul style="list-style-type: none"> • Maximum operating frequency: up to 32 MHz • Arm Cortex-M23 core: <ul style="list-style-type: none"> – Revision: r1p0-00rel0 – Armv8-M architecture profile – Single-cycle integer multiplier – 19-cycle integer divider • SysTick timer: <ul style="list-style-type: none"> – Driven by SYSTICCLK (LOCO) or ICLK |

Table 1.2 Memory

| Feature | Functional description |
|-----------------------|--|
| Code flash memory | Maximum 128-KB of code flash memory. |
| Data flash memory | 2-KB of data flash memory. |
| Option-setting memory | The option-setting memory determines the state of the MCU after a reset. |
| SRAM | On-chip SRAM with parity bit. |

Table 1.3 System (1 of 2)

| Feature | Functional description |
|---------------------------------|---|
| Operating modes | Operating mode: <ul style="list-style-type: none"> • Single-chip mode |
| Resets | The MCU provides 7 resets (RES pin reset, power-on reset, independent watchdog timer reset, voltage monitor 0/1 resets, SRAM parity error reset, software reset). |
| Low Voltage Detection (LVD) | The Low Voltage Detection (LVD) module monitors the voltage level input to the VCC pin. The detection level can be selected by register settings. The LVD module consists of two separate voltage level detectors (LVD0, LVD1). LVD0 and LVD1 measure the voltage level input to the VCC pin. LVD registers allow your application to configure detection of VCC changes at various voltage thresholds. |
| Clocks | <ul style="list-style-type: none"> • Main clock oscillator (MOSC) • Sub-clock oscillator (SOSC) • High-speed on-chip oscillator (HOCO) • Middle-speed on-chip oscillator (MOCO) • Low-speed on-chip oscillator (LOCO) • Clock output / Buzzer output support |
| Interrupt Controller Unit (ICU) | The Interrupt Controller Unit (ICU) controls which event signals are linked to the Nested Vector Interrupt Controller (NVIC), and the Data Transfer Controller (DTC) modules. The ICU also controls non-maskable interrupts. |
| Low power modes | Power consumption can be reduced in multiple ways, including setting clock dividers, stopping modules, selecting power control mode in normal operation, and transitioning to low power modes. |

Table 1.3 System (2 of 2)

| Feature | Functional description |
|-----------------------------------|--|
| Register write protection | The register write protection function protects important registers from being overwritten due to software errors. The registers to be protected are set with the Protect Register (PRCR). |
| Flash Read Protection | The MCU incorporates the flash read protection with one secure regions that include the code flash. The secure region can be protected from non-secure program accesses. A non-secure program cannot access a protected region. |
| Independent Watchdog Timer (IWDT) | The Independent Watchdog Timer (IWDT) consists of a 14-bit down counter that must be serviced periodically to prevent counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-maskable interrupt or an underflow interrupt. Because the timer operates with the LOCO, it is particularly useful in returning the MCU to a known state as a fail-safe mechanism when the system runs out of control. The IWDT can be triggered automatically by a reset, underflow, refresh error, or a refresh of the count value in the registers. |

Table 1.4 Event link

| Feature | Functional description |
|-----------------------------|--|
| Event Link Controller (ELC) | The Event Link Controller (ELC) uses the event requests generated by various peripheral modules as source signals to connect them to different modules, allowing direct link between the modules without CPU intervention. |

Table 1.5 Direct memory access

| Feature | Functional description |
|--------------------------------|---|
| Data Transfer Controller (DTC) | A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request. |

Table 1.6 Timers

| Feature | Functional description |
|-------------------------------|---|
| Timer Array Unit (TAU) | The timer array unit has eight 16-bit timers. Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more channels can be used to create a High functional timer. |
| 32-bit Interval Timer (TML32) | The 32-bit interval timer is made up of four 8-bit interval timers (referred to as channels 0 to 3). Each is capable of operating independently and in that case they all have the same functions. Two 8-bit interval timer channels can be connected to operate as a 16-bit interval timer. Four 8-bit interval timer channels can be connected to operate as a 32-bit interval timer. |
| Realtime Clock (RTC) | The Realtime Clock (RTC) has the following features. <ul style="list-style-type: none"> • Capable of counting years, months, days of the week, dates, hours, minutes, and seconds, for up to 99 years • Fixed-cycle interrupt (with period selectable from among 0.5 of a second, 1 second, 1 minute, 1 hour, 1 day, or 1 month) • Alarm interrupt (alarm set by day of week, hour, and minute) • Pin output function of 1 Hz |

Table 1.7 Communication interfaces

| Feature | Functional description |
|---------------------------------------|---|
| Serial Array Unit (SAU) | A Serial Array Unit (SAU) has two units. Unit 0 has four channels and Unit 1 has two channels. Each channel can achieve simplified SPI, UART or simplified IIC. Only UART2 can support LIN-bus. |
| I ² C Bus Interface (IICA) | The I ² C Bus Interface (IICA) has 2 channels. The IICA module conforms I ² C (Inter-Integrated Circuit) Bus Interface functions. |
| Serial Interface UARTA (UARTA) | The Serial Interface UARTA (UARTA) has 2 channels. UARTA performs an asynchronous communication. |

Table 1.8 Analog (1 of 2)

| Feature | Functional description |
|------------------------------|---|
| 12-bit A/D Converter (ADC12) | A 12-bit successive approximation A/D converter is provided. Up to 15 analog input channels are selectable. Temperature sensor output and internal reference voltage are selectable for conversion. |

Table 1.8 Analog (2 of 2)

| Feature | Functional description |
|--------------------------|--|
| Temperature Sensor (TSN) | The on-chip Temperature Sensor (TSN) determines and monitors the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is fairly linear. The output voltage is provided to the ADC12 for conversion and can be further used by the end application. |

Table 1.9 Data processing

| Feature | Functional description |
|--|---|
| Cyclic Redundancy Check (CRC) calculator | The Cyclic Redundancy Check (CRC) generates CRC codes to detect errors in the data. Two CRC-generation polynomials (CRC-CCITT, CRC-32) are available. |

Table 1.10 I/O ports

| Feature | Functional description |
|-----------|--|
| I/O ports | <ul style="list-style-type: none"> • I/O ports for the 64-pin LFQFP <ul style="list-style-type: none"> – I/O pins: 57 – Input pins: 3 – Pull-up resistors: 40 – N-ch open-drain outputs: 42 – 5-V tolerance: 4 • I/O ports for the 48-pin LFQFP/HWQFN <ul style="list-style-type: none"> – I/O pins: 41 – Input pins: 3 – Pull-up resistors: 26 – N-ch open-drain outputs: 28 – 5-V tolerance: 4 • I/O ports for the 32-pin LQFP/HWQFN <ul style="list-style-type: none"> – I/O pins: 26 – Input pins: 3 – Pull-up resistors: 16 – N-ch open-drain outputs: 15 – 5-V tolerance: 2 |

1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset. Some individual devices within the group have a subset of the features.




Figure 1.1 Block diagram

1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity and package type. Table 1.11 shows a list of products.




Figure 1.2 Part numbering scheme

Table 1.11 Product list

| Product part number | Package code | Code flash | Data flash | SRAM | Operating temperature |
|---------------------|--------------|------------|------------|-------|-----------------------|
| R7FA0E2094CFM | PLQP0064KB-C | 128 KB | 2 KB | 16 KB | -40 to +125°C |
| R7FA0E2094CFL | PLQP0048KB-B | | | | |
| R7FA0E2094CNE | PWQN0048KC-A | | | | |
| R7FA0E2094CFJ | PLQP0032GB-A | | | | |
| R7FA0E2094CNH | PWQN0032KE-A | | | | |
| R7FA0E2093CFM | PLQP0064KB-C | | | | -40 to +105°C |
| R7FA0E2093CFL | PLQP0048KB-B | | | | |
| R7FA0E2093CNE | PWQN0048KC-A | | | | |
| R7FA0E2093CFJ | PLQP0032GB-A | | | | |
| R7FA0E2093CNH | PWQN0032KE-A | | | | |
| R7FA0E2074CFM | PLQP0064KB-C | 64 KB | 2 KB | 16 KB | -40 to +125°C |
| R7FA0E2074CFL | PLQP0048KB-B | | | | |
| R7FA0E2074CNE | PWQN0048KC-A | | | | |
| R7FA0E2074CFJ | PLQP0032GB-A | | | | |
| R7FA0E2074CNH | PWQN0032KE-A | | | | |
| R7FA0E2073CFM | PLQP0064KB-C | | | | -40 to +105°C |
| R7FA0E2073CFL | PLQP0048KB-B | | | | |
| R7FA0E2073CNE | PWQN0048KC-A | | | | |
| R7FA0E2073CFJ | PLQP0032GB-A | | | | |
| R7FA0E2073CNH | PWQN0032KE-A | | | | |

1.4 Function Comparison

Table 1.12 Function comparison

| Parts number | | R7FA0E2094CFM R7FA0E2093CFM | R7FA0E2074CFM R7FA0E2073CFM | R7FA0E2094CFL R7FA0E2093CFL R7FA0E2094CNE R7FA0E2093CNE | R7FA0E2074CFL R7FA0E2073CFL R7FA0E2074CNE R7FA0E2073CNE | R7FA0E2094CFJ R7FA0E2093CFJ R7FA0E2094CNH R7FA0E2093CNH | R7FA0E2074CFJ R7FA0E2073CFJ R7FA0E2074CNH R7FA0E2073CNH |
|-------------------|-------------------------|--|--------------------------------|--|--|--|--|
| Pin count | | 64 | | 48 | | 32 | |
| Package | | LQFP | | LQFP/HWQFN | | LQFP/HWQFN | |
| Code flash memory | | 128 KB | 64 KB | 128 KB | 64 KB | 128 KB | 64 KB |
| Data flash memory | | 2 KB | | 2 KB | | 2 KB | |
| SRAM (Parity) | | 16 KB | | 16 KB | | 16 KB | |
| System | CPU clock | 32 MHz | | 32 MHz | | 32 MHz | |
| | Sub-clock oscillator | Yes | | Yes | | Yes | |
| | ICU | Yes | | Yes | | Yes | |
| Event control | ELC | Yes | | Yes | | Yes | |
| DMA | DTC | Yes | | Yes | | Yes | |
| Timers | TAU | 8 (PWM outputs: 7) | | 8 (PWM outputs: 7) | | 8 (PWM outputs: 7) | |
| | TML32 | 1 (32-bit counter mode), 2 (16-bit counter mode), 4 (8-bit counter mode) | | 1 (32-bit counter mode), 2 (16-bit counter mode), 4 (8-bit counter mode) | | 1 (32-bit counter mode), 2 (16-bit counter mode), 4 (8-bit counter mode) | |
| | RTC | Yes | | Yes | | Yes | |
| | IWDT | Yes | | Yes | | Yes | |
| Communication | SAU*1 | 6 (simplified SPI), 6 (simplified IIC), 2 (UART), 1 (UART supporting LIN-bus) | | 5 (simplified SPI), 6 (simplified IIC), 2 (UART), 1 (UART supporting LIN-bus) | | 3 (simplified SPI), 4 (simplified IIC), 2 (UART), 1 (UART supporting LIN-bus) | |
| | UARTA | 2 | | 2 | | 2 | |
| | IICA | 2 | | 2 | | 2 | |
| Analog | ADC12 | 15 | | 13 | | 10 | |
| | TSN | Yes | | Yes | | Yes | |
| Data processing | CRC | Yes | | Yes | | Yes | |
| Security | | TRNG | | TRNG | | TRNG | |
| I/O ports | I/O pins | 57 | | 41 | | 26 | |
| | Input pins | 3 | | 3 | | 3 | |
| | Pull-up resistors | 40 | | 26 | | 16 | |
| | N-ch open-drain outputs | 42 | | 28 | | 15 | |
| | 5-V tolerance | 4 | | 4 | | 2 | |

Note 1. SAU consists of several channels. Each channel can be assigned only one function at a time.

1.5 Pin Functions

Table 1.13 Pin functions (1 of 2)

| Function | Signal | I/O | Description |
|---------------------|--|--------|---|
| Power supply | VCC | Input | Power supply pin. Connect it to the system power supply. Connect this pin to VSS by a 0.1- μ F capacitor. Place the capacitor close to the pin. |
| | VCL | I/O | Connect this pin to the VSS pin by the smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin. |
| | VSS | Input | Ground pin. Connect it to the system power supply (0 V). |
| Clock | X2 | I/O | Pins for a crystal resonator. An external clock signal can be input through the X2 pin. |
| | X1 | Input | |
| | XCIN | Input | Input/output pins for the sub-clock oscillator. Connect a crystal resonator between XCOU and XCIN. |
| | XCOU | Output | |
| | PCLBUZ0, PCLBUZ1 | Output | Clock output / Buzzer output |
| | EXCLK | Input | External clock input for the main clock |
| System control | RES | Input | Reset signal input pin. The MCU enters the reset state when this signal goes low. |
| On-chip debug | SWDIO | I/O | Serial wire debug data input/output pin |
| | SWCLK | Input | Serial wire clock pin |
| Interrupt | NMI | Input | Non-maskable interrupt request pin |
| | IRQ0 to IRQ7 | Input | Maskable interrupt request pins |
| TAU | TI00 to TI07 | Input | Pins for inputting an external counting clock/capture trigger to 16-bit timers 00 to 07 |
| | TO00 to TO07 | Output | Timer output pins for 16-bit timers 00 to 07 |
| RTC | RTCOU | Output | Output pin for 1-Hz clock |
| IICA | SCLA0, SCLA1 | I/O | Input/output pins for the clock |
| | SDAA0, SDAA1 | I/O | Input/output pins for data |
| SAU | SCK00, SCK01, SCK10, SCK11, SCK20, SCK21 | I/O | Serial clock I/O pins for serial interfaces SPI00, SPI01, SPI10, SPI11, SPI20 and SPI21 |
| | SI00, SI01, SI10, SI11, SI20, SI21 | Input | Serial data input pins for serial interfaces SPI00, SPI01, SPI10, SPI11, SPI20 and SPI21 |
| | SO00, SO01, SO10, SO11, SO20, SO21 | Output | Serial data output pins for serial interfaces SPI00, SPI01, SPI10, SPI11, SPI20 and SPI21 |
| | SSI00 | Input | Chip select pin for serial interfaces SPI00 |
| | SCL00, SCL01, SCL10, SCL11, SCL20, SCL21 | Output | Serial clock output pins for serial interfaces IIC00, IIC01, IIC10, IIC11, IIC20 and IIC21 |
| | SDA00, SDA01, SDA10, SDA11, SDA20, SDA21 | I/O | Serial data I/O pins for serial interfaces IIC00, IIC01, IIC10, IIC11, IIC20 and IIC21 |
| | RXD0, RXD1, RXD2 | Input | Serial data input pins for serial interfaces UART0, UART1, and UART2 |
| | TXD0, TXD1, TXD2 | Output | Serial data output pins for serial interfaces UART0, UART1, and UART2 |
| UARTA | RXDA0, RXDA1 | Input | Serial data input pin for the UARTA0 and UARTA1 serial interface |
| | TXDA0, TXDA1 | Output | Serial data output pin for the UARTA0 and UARTA1 serial interface |
| Analog power supply | VREFH0 | Input | Analog reference voltage supply pin for the ADC12. Connect this pin to external reference voltage or VCC. |
| | VREFL0 | Input | Analog reference ground pin for the ADC12. Connect this pin to external reference ground voltage or VSS. |

Table 1.13 Pin functions (2 of 2)

| Function | Signal | I/O | Description |
|-----------|--------------------------------|-------|---|
| ADC12 | AN000 to AN012, AN021 to AN022 | Input | Input pins for the analog signals to be processed by the A/D converter. |
| I/O ports | P000 to P004, P008 to P015 | I/O | General-purpose input/output pins |
| | P100 to P115 | I/O | General-purpose input/output pins |
| | P200 | Input | General-purpose input pin |
| | P201, P204 to P208, P212, P213 | I/O | General-purpose input/output pins |
| | P214, P215 | Input | General-purpose input pins |
| | P300 to P304 | I/O | General-purpose input/output pins |
| | P400 to P403, P407 to P411 | I/O | General-purpose input/output pins |
| | P500 to P502 | I/O | General-purpose input/output pins |
| | P913 to P915 | I/O | General-purpose input/output pins |

1.6 Pin Assignments

Figure 1.3 to Figure 1.5 show the pin assignments from the top view.




Figure 1.3 Pin assignment for LFQFP 64-pin (top view)




Figure 1.4 Pin assignment for LFQFP / HWQFN 48-pin (top view)

Note: For the QFN package product, solder the exposed die pad to the PCB.
 The potential of the exposed die pad is recommended to design as electrically open.




Figure 1.5 Pin assignment for LQFP / HWQFN 32-pin (top view)

Note: For the QFN package product, solder the exposed die pad to the PCB.
 The potential of the exposed die pad is recommended to design as electrically open.

1.7 Pin Lists

Table 1.14 Pin list (1 of 2)

| Pin number | | | Power, System, Clock, Debug | I/O ports | Interrupt | Timers | | Communication interfaces | | | Analogs |
|------------|--------|--------|-----------------------------|-------------------|------------|--------------------------|----------|-----------------------------------|----------------------|----------------------|---------|
| 64-pin | 48-pin | 32-pin | | | | TAU | RTC | SAU | IICA | UARTA | ADC |
| 1 | 1 | — | — | P400 | — | — | — | — | SCLA1_D | — | — |
| 2 | 2 | — | — | P401 | — | — | — | — | SDAA1_D | — | — |
| 3 | — | — | — | P402 | IRQ2_D | — | — | TXD2_B/ SO20_B | — | TXDA0_F | — |
| 4 | — | — | — | P403 | IRQ4_E | — | — | RXD2_B/SI20_B/ SDA20_B | — | RXDA0_F | — |
| 5 | 3 | 1 | VCL | — | — | — | — | — | — | — | — |
| 6 | 4 | 2 | XCIN | P215 | — | — | — | — | — | — | — |
| 7 | 5 | 3 | XCOUT | P214 | — | — | — | — | — | — | — |
| 8 | 6 | 4 | VSS | — | — | — | — | — | — | — | — |
| 9 | 7 | 5 | X2/EXCLK | P213 | IRQ0_B | TI00_A/TI02_B/ TO02_B | — | TXD1_A/SO11_A | SDAA0_B | TXDA0_B | — |
| 10 | 8 | 6 | X1 | P212 | IRQ1_B | TO00_A/TI03_C/ TO03_C | — | RXD1_A/SI11_A/ SDA11_A | SCLA0_B | RXDA0_B | — |
| 11 | 9 | 7 | VCC | — | — | — | — | — | — | — | — |
| 12 | — | — | — | P411 | IRQ3_D | TI01_C/TO01_C | — | SCK11_D/ SCL11_D | SDAA0_E | TXDA1_D | — |
| 13 | — | — | — | P410 | IRQ4_D | TI02_C/TO02_C | — | SCK20_B/ SCL20_B/ SSI00_D | SCLA0_E | RXDA1_D | — |
| 14 | 10 | — | — | P409 | IRQ6_B | TI03_E/TO03_E | — | SCK11_C/ SCL11_C | — | — | — |
| 15 | 11 | — | — | P408 | IRQ7_B | TI04_C/TO04_C | — | — | SCLA1_F | — | — |
| 16 | 12 | 8 | PCLBUZ0_C | P407 | IRQ4_C | — | RTCOUT_A | SCK11_A/ SCL11_A | SDAA1_F ¹ | — | — |
| 17 | 13 | — | — | P915 | — | — | — | SO01_B | — | — | — |
| 18 | 14 | 9 | — | P914 | — | — | — | — | SCLA0_A | — | — |
| 19 | 15 | 10 | — | P913 | — | — | — | — | SDAA0_A | — | — |
| 20 | 16 | 11 | — | P208 | IRQ3_C | TI00_B | — | SCK01_B ¹ / SCL01_B | SDAA1_A | TXDA0_A | — |
| 21 | 17 | 12 | — | P207 | IRQ2_C | TO00_B | — | SI01_B ¹ / SDA01_B | SCLA1_A | RXDA0_A | — |
| 22 | 18 | — | — | P206 | IRQ0_C | — | — | SO01_A ³ | SDAA1_E ³ | TXDA1_E ³ | — |
| 23 | — | — | PCLBUZ1_A | P205 | IRQ5_C | — | — | SI01_A/ SDA01_A | SCLA1_E | RXDA1_E | — |
| 24 | — | — | — | P204 | — | — | — | SCK01_A/ SCL01_A | — | — | — |
| 25 | 19 | 13 | RES | P206 ² | — | — | — | — | — | — | — |
| 26 | 20 | 14 | PCLBUZ0_A | P201 | IRQ5_B | TI05_B/TO05_B | RTCOUT_B | SCK11_B/ SCL11_B/ SSI00_B | — | — | — |
| 27 | 21 | 15 | — | P200 | IRQ0_A/NMI | — | — | — | — | — | — |
| 28 | — | — | — | P304 | — | — | — | — | — | — | — |
| 29 | — | — | — | P303 | — | — | — | SO21_A | — | — | — |
| 30 | 22 | — | — | P302 | IRQ0_D | TI05_C/TO05_C | — | SCK21_A ³ / SCL21_A | SDAA1_C | TXDA1_C | — |
| 31 | 23 | — | — | P301 | IRQ6_A | TI06_B/TO06_B | — | SI21_A ³ / SDA21_A | SCLA1_C | RXDA1_C | — |
| 32 | 24 | 16 | SWCLK | P300 | — | TI04_B/TO04_B | — | — | — | — | — |
| 33 | 25 | 17 | SWDIO | P108 | — | TI03_B/TO03_B | — | — | — | — | — |
| 34 | 26 | 18 | PCLBUZ1_B | P109 | IRQ4_B | TI02_A/TO02_A | — | TXD2_A/ SO20_A | SDAA0_C | TXDA0_C | — |

Table 1.14 Pin list (2 of 2)

| Pin number | | | Power, System, Clock, Debug | I/O ports | Interrupt | Timers | | Communication interfaces | | | Analogs |
|------------|--------|--------|-----------------------------|-----------|-----------|----------------------|----------|--|---------|---------|---------|
| 64-pin | 48-pin | 32-pin | | | | TAU | RTC | SAU | IICA | UARTA | ADC |
| 35 | 27 | 19 | — | P110 | IRQ3_B | TI01_A/TO01_A | — | RXD2_A/SI20_A/SDA20_A | SCLA0_C | RXDA0_C | — |
| 36 | 28 | — | — | P111 | IRQ1_C | TI07_B/TO07_B | — | — | — | — | — |
| 37 | 29 | 20 | — | P112 | IRQ2_B | TI03_A/TO03_A | — | SCK20_A/SCL20_A/SSI00_C | — | — | — |
| 38 | — | — | — | P113 | — | — | — | SO21_B | — | — | — |
| 39 | — | — | — | P114 | — | — | — | SI21_B/SDA21_B | — | — | — |
| 40 | — | — | — | P115 | — | — | — | SCK21_B/SCL21_B | — | — | — |
| 41 | — | — | — | P107 | IRQ7_D | — | — | — | — | — | — |
| 42 | 30 | — | — | P106 | IRQ0_E | — | — | SO10_A | — | TXDA1_B | — |
| 43 | 31 | — | — | P105 | IRQ1_D | TI01_D/TO01_D/TO00_D | — | SI10_A/SDA10_A | — | RXDA1_B | — |
| 44 | 32 | — | — | P104 | IRQ6_C | TI02_D/TO02_D/TO00_D | — | SCK10_A/SCL10_A | — | — | — |
| 45 | 33 | 21 | — | P103 | IRQ5_A | TI05_A/TO05_A | — | SSI00_A | SDAA1_B | TXDA1_A | — |
| 46 | 34 | 22 | PCLBUZ0_B | P102 | IRQ4_A | TI06_A/TO06_A/TO00_C | RTCOUT_C | SCK00_A/SCL00_A | SCLA1_B | RXDA1_A | — |
| 47 | 35 | 23 | — | P101 | IRQ3_A | TI07_A/TO07_A/TO00_C | — | TXD0_A/SO00_A | SDAA0_D | TXDA0_D | AN021 |
| 48 | 36 | 24 | — | P100 | IRQ2_A | TI04_A/TO04_A/TO01_B | — | RXD0_A/SI00_A/SDA00_A | SCLA0_D | RXDA0_D | AN022 |
| 49 | 37 | — | — | P500 | — | TI03_D/TO03_D | — | SCK00_B ³ /SCL00_B ³ | — | — | — |
| 50 | — | — | — | P501 | — | TI04_D/TO04_D | — | TXD0_B/SO00_B | SDAA0_F | TXDA0_E | — |
| 51 | — | — | — | P502 | IRQ5_D | — | — | RXD0_B/SI00_B/SDA00_B | SCLA0_F | RXDA0_E | — |
| 52 | 38 | 25 | — | P015 | IRQ1_A | — | — | — | — | — | AN007 |
| 53 | 39 | 26 | — | P014 | — | — | — | — | — | — | AN006 |
| 54 | 40 | 27 | — | P013 | — | — | — | — | — | — | AN005 |
| 55 | 41 | 28 | — | P012 | — | — | — | — | — | — | AN004 |
| 56 | 42 | 29 | — | P009 | — | — | — | — | — | — | AN003 |
| 57 | 43 | 30 | — | P008 | — | — | — | — | — | — | AN002 |
| 58 | 44 | 31 | VREFL0 | P011 | — | — | — | — | — | — | AN001 |
| 59 | 45 | 32 | VREFH0 | P010 | — | — | — | — | — | — | AN000 |
| 60 | — | — | — | P004 | IRQ2_E | — | — | — | — | — | AN012 |
| 61 | — | — | — | P003 | — | — | — | — | — | — | AN011 |
| 62 | 46 | — | — | P002 | IRQ7_C | — | — | — | — | — | AN010 |
| 63 | 47 | — | — | P001 | IRQ7_A | — | — | — | — | — | AN009 |
| 64 | 48 | — | — | P000 | IRQ6_D | — | — | — | — | — | AN008 |

- Note 1. Available only in 48-pin and 64-pin products.
- Note 2. Available only in 32-pin products.
- Note 3. Available only in 64-pin products.

Note: Some signal names have _A, _B, _C, _D, _E, or _F suffixes, but these suffixes can be ignored when assigning functionality, except for SAU and IICA. For SAU and IICA, only signals, except for SCK11, SCL11, and SSI00, bearing the same suffix can be selected. Assigning the same function to two or more pins simultaneously is prohibited.

2. Electrical Characteristics

Unless otherwise specified, the electrical characteristics of the MCU are defined under the following conditions:

$$VCC^{*1} = VREFH0 = 1.6 \text{ to } 5.5 \text{ V}$$

$$VSS = VREFL0 = 0 \text{ V, } T_a = T_{opr}$$

Note 1. The typical condition is set to $VCC = 3.3 \text{ V}$.

Figure 2.1 shows the timing conditions.




Figure 2.1 Input or output timing measurement conditions

2.1 Absolute Maximum Ratings

Table 2.1 Absolute maximum ratings (1 of 2)

| Parameter | Symbol | Value | Unit | |
|-----------------------|---|--|---|---|
| Power supply voltage | VCC | -0.5 to +6.5 | V | |
| VCL pin input voltage | V_{IVCL} | -0.3 to +2.1 and -0.3 to $VCC + 0.3^{*1}$ | V | |
| Input voltage | P100 to P115, P200, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915, RES | V_{I1} | -0.3 to $VCC + 0.3^{*2}$ | V |
| | P400, P401, P913, P914 (5 V tolerant) | V_{I2} | -0.3 to +6.5 | V |
| | P000 to P004, P008 to P015, P212 to P215 | V_{I3} | -0.3 to $VCC + 0.3^{*2}$ | V |
| Output voltage | P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915 | V_{O1} | -0.3 to $VCC + 0.3^{*2}$ | V |
| | P400, P401, P913, P914 (N-ch open-drain) | V_{O2} | -0.3 to +6.5 | V |
| | P000 to P004, P008 to P015, P212, P213 | V_{O3} | -0.3 to $VCC + 0.3^{*2}$ | V |
| Analog input voltage | AN000 to AN012 | V_{AI1} | -0.3 to $VCC + 0.3$ and -0.3 to $VREFH0 + 0.3^{*2 *3}$ | V |
| | AN021 to AN022 | V_{AI2} | -0.3 to $VCC + 0.3$ and -0.3 to $VREFH0 + 0.3^{*2 *3}$ | V |

Table 2.1 Absolute maximum ratings (2 of 2)

| Parameter | Symbol | Value | Unit | | |
|-------------------------------|--|-------------------|----------------------------|------|----|
| High-level output current | P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915 | Per pin | I_{OH1} | -40 | mA |
| | P402, P403 | Total of all pins | | -70 | mA |
| | P100 to P115, P201, P204 to P208, P300 to P304, P407 to P411, P500 to P502, P915 | | | -100 | mA |
| | P000 to P004, P008 to P015, P212, P213 | Per pin | I_{OH2} | -5 | mA |
| Total of all pins | | | -20 | mA | |
| Low-level output current | P100 to P115, P201, P204 to P208, P300 to P304, P400 to P403, P407 to P411, P500 to P502, P913 to P915 | Per pin | I_{OL1} | 40 | mA |
| | P400 to P403 | Total of all pins | | 70 | mA |
| | P100 to P115, P201, P204 to P208, P300 to P304, P407 to P411, P500 to P502, P913 to P915 | | | 100 | mA |
| | P000 to P004, P008 to P015, P212, P213 | Per pin | I_{OL2} | 10 | mA |
| Total of all pins | | | 20 | mA | |
| Ambient operating temperature | In normal operation mode | T_a | -40 to +105 -40 to +125 | °C | |
| | In flash memory programming mode | | -40 to +105 -40 to +125 | °C | |
| Storage temperature | | T_{stg} | -65 to +150 | °C | |

Note 1. Connect the VCL pin to VSS through a capacitor (0.47 to 1 μ F). The listed value is the absolute maximum rating of the VCL pins. Only use the capacitor connection. Do not apply a specific voltage to this pin.

Note 2. This voltage must be no higher than 6.5 V.

Note 3. The voltage on a pin in use for A/D conversion must not exceed $V_{REFH0} + 0.3$.

Note: The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

Note: V_{REFH0} refers to the positive reference voltage of the A/D converter.

Note: The reference voltage is VSS.

Caution: Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Table 2.2 Recommended operating conditions

| Parameter | Symbol | Min | Typ | Max | Unit | |
|------------------------------|--------|------------------------------|-----|-----|------|---|
| Power supply voltages | VCC | 1.6 | — | 5.5 | V | |
| | VSS | — | 0 | — | V | |
| Analog power supply voltages | VREFH0 | When used as ADC12 Reference | 1.6 | — | VCC | V |
| | VREFL0 | | — | 0 | — | V |

2.1.1 Tj/Ta Definition

Table 2.3 Tj/Ta definition

Conditions: Products with operating temperature Ta = -40 to +125°C

| Parameter | Symbol | Typ | Max*1 | Unit | Test conditions |
|----------------------------------|--------|-----|------------|------|---|
| Permissible junction temperature | Tj | — | 140 125 | °C | High-speed mode Middle-speed mode Low-speed mode Subosc-speed mode |

Note 1. The upper limit of operating temperature is 105°C or 125°C depending on the product. For details, see section 1.3. Part Numbering. If the part number shows the operation temperature at 105°C, then the maximum value of Tj is 125°C, otherwise it is 140°C.

Note: Make sure that $T_j = T_a + \theta_{ja} \times \text{total power consumption (W)}$, where total power consumption = $(V_{CC} - V_{OH}) \times \Sigma I_{OH} + V_{OL} \times \Sigma I_{OL} + I_{CCmax} \times V_{CC}$.

2.2 Oscillators Characteristics

2.2.1 Main clock Oscillator Characteristics

Table 2.4 Main clock oscillator characteristics

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | | Min | Typ | Max | Unit | Test conditions |
|---|--|------|-----|-----|------|-----------------|
| Main clock oscillation allowable input cycle time*1 | Ceramic resonator Crystal resonator | 0.05 | — | 1 | µs | — |

Note 1. The listed time and frequency indicate permissible ranges of the oscillator. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board so you can use appropriate values. Refer to AC Characteristics for instruction execution time.

Note: Since the CPU is started by the high-speed on-chip oscillator clock after release from the reset state, the user should use the oscillation stabilization time counter status register (OSTC) to check the X1 clock oscillation stabilization time. Specify the values for the oscillation stabilization time in the OSTC register and the oscillation stabilization time select register (OSTS) after having sufficiently evaluated the oscillation stabilization time with the resonator to be used.

2.2.2 Sub-clock Oscillator Characteristics

Table 2.5 Sub-clock oscillator characteristics

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | | Min | Typ | Max | Unit | Test conditions |
|--|-------------------|-----|--------|-----|------|-----------------|
| Sub-clock oscillation frequency (f _{SOSC})*1 | Crystal resonator | — | 32.768 | — | kHz | — |

Note 1. The listed time and frequency indicate permissible ranges of the oscillator. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board so you can use appropriate values. Refer to AC Characteristics for instruction execution time.

2.2.3 On-chip Oscillators Characteristics

Table 2.6 On-chip oscillators characteristics (1 of 2)

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions |
|---|--------------------|-----|------|------|------|--|
| High-speed on-chip oscillator clock frequency | f _{HOCO} | 1 | — | 32 | MHz | — |
| High-speed on-chip oscillator clock frequency accuracy | OSCSF.HOCOSF = 1 | — | -1.0 | +1.0 | % | Ta = -40 to +125°C, 1.6 V ≤ VCC ≤ 5.5 V |
| | OSCSF.HOCOSF = 0*3 | — | -15 | 0 | % | |
| High-speed on-chip oscillator clock frequency trimming resolution | — | — | 0.05 | — | % | — |

Table 2.6 On-chip oscillators characteristics (2 of 2)

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions |
|--|-------------------|-----|--------|---------|------|-----------------|
| High-speed on-chip oscillator clock oscillation stabilization time*4 | t _{HOCO} | — | — | 4.4 | μs | — |
| Middle-speed on-chip oscillator clock frequency*1 | f _{MOCO} | 1 | — | 4 | MHz | — |
| Middle-speed on-chip oscillator clock frequency accuracy | — | -12 | — | 12 | % | — |
| Middle-speed on-chip oscillator clock frequency trimming resolution | — | — | 0.15 | — | % | — |
| Middle-speed on-chip oscillator clock oscillation stabilization time | t _{MOCO} | — | — | 1 | μs | — |
| Middle-speed on-chip oscillator frequency temperature coefficient | — | — | — | ±0.17*2 | %/°C | — |
| Low-speed on-chip oscillator clock frequency*1 | f _{LOCO} | — | 32.768 | — | kHz | — |
| Low-speed on-chip oscillator clock frequency accuracy | — | -15 | — | 15 | % | — |
| Low-speed on-chip oscillator clock frequency trimming resolution | — | — | 0.3 | — | % | — |
| Low-speed on-chip oscillator clock oscillation stabilization time | t _{LOCO} | — | — | 100 | μs | — |
| Low-speed on-chip oscillator frequency temperature coefficient | — | — | — | ±0.21*2 | %/°C | — |

Note 1. The listed values only indicate the characteristics of the oscillators. Refer to AC Characteristics for instruction execution time.

Note 2. These values are the results of characteristic evaluation and are not checked for shipment.

Note 3. The listed condition applies when OFS1.HOCOFrq1[2:0] = 010b.

Note 4. Check OSCSF.HOCOSF to confirm whether stabilization time has elapsed.

2.3 DC Characteristics

2.3.1 Pin Characteristics

Table 2.7 I/O I_{OH}

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | | Symbol | Min | Typ | Max | Unit | Test conditions | | |
|---------------------------------------|---|------------------|---|---------------------------------------|--------|--------|---------------------|---------------------|---------------------|
| Allowable high-level output current*1 | Per pin for P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915 | I _{OH1} | — | — | -10*2 | mA | 1.6 V ≤ VCC ≤ 5.5 V | | |
| | | | Total of P402, P403 (when duty ≤ 70%*3) | — | — | -55*4 | mA | 4.0 V ≤ VCC ≤ 5.5 V | |
| | | | | — | — | -10 | mA | 2.7 V ≤ VCC < 4.0 V | |
| | | | | — | — | -5 | mA | 1.8 V ≤ VCC < 2.7 V | |
| | — | | | — | -2.5 | mA | 1.6 V ≤ VCC < 1.8 V | | |
| | Total of P100 to P115, P201, P204 to P208, P300 to P304, P407 to P411, P500 to P502, P915 (when duty ≤ 70%*3) | | — | — | -80*5 | mA | 4.0 V ≤ VCC ≤ 5.5 V | | |
| | | | — | — | -19 | mA | 2.7 V ≤ VCC < 4.0 V | | |
| | | | — | — | -10 | mA | 1.8 V ≤ VCC < 2.7 V | | |
| | | | — | — | -5 | mA | 1.6 V ≤ VCC < 1.8 V | | |
| | Total of all pins (when duty ≤ 70%*3) | | — | — | -135*6 | mA | 1.6 V ≤ VCC ≤ 5.5 V | | |
| | Per pin for P000 to P004, P008 to P015, P212, P213 | | I _{OH2} | — | — | -3*2 | mA | 4.0 V ≤ VCC ≤ 5.5 V | |
| | | | | — | — | -1*2 | mA | 2.7 V ≤ VCC < 4.0 V | |
| | | | | — | — | -1*2 | mA | 1.8 V ≤ VCC < 2.7 V | |
| | | | | — | — | -0.5*2 | mA | 1.6 V ≤ VCC < 1.8 V | |
| | | | | Total of all pins (when duty ≤ 70%*3) | — | — | -20 | mA | 4.0 V ≤ VCC ≤ 5.5 V |
| | | | | | — | — | -10 | mA | 2.7 V ≤ VCC < 4.0 V |
| — | | — | | | -5 | mA | 1.8 V ≤ VCC < 2.7 V | | |
| — | | — | | | -5 | mA | 1.6 V ≤ VCC < 1.8 V | | |

Note 1. Device operation is guaranteed at the listed currents even if current is flowing from the VCC pin to an output pin.

Note 2. The combination of these and other pins must also not exceed the value for maximum total current.

Note 3. The listed currents apply when the duty cycle is no greater than 70%. Use the following formula to calculate the output current when the duty cycle is greater than 70%, where n is the duty cycle.

- Total output current from the listed pins = (I_{OH} × 0.7)/(n × 0.01)

Example when n = 80% and I_{OH} = -10.0 mA

Total output current from the listed pins = (-10.0 × 0.7)/(80 × 0.01) = -8.75 mA

Note that the duty cycle has no effect on the current that is allowed to flow into a single pin. A current higher than the absolute maximum rating must not flow into a single pin.

Note 4. The maximum value is -30 mA with an ambient operating temperature range of 85°C to 125°C.

Note 5. The maximum value is -50 mA with an ambient operating temperature range of 85°C to 125°C.

Note 6. The maximum value is -60 mA with an ambient operating temperature range of 85°C to 125°C.

Note: The following pins are not capable of the output of high-level signals in the N-ch open-drain mode.

P100 to P107, P109 to P115, P201, P204 to P208, P212, P213, P301 to P304, P402, P403, P407 to P411, P500 to P502 and P915

Note: The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

Table 2.8 I/O I_{OL}

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions | | | | |
|--|--|------------------|-----|---------------------|--|---------------------|---------------------|------------------|---------------------|---------------------|
| Allowable low-level output current ^{*1} | Per pin for P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915 | I _{OL1} | — | — | 20 ^{*2} | mA | — | | | |
| | | | | | Per pin for P400, P401, P913, P914 | — | — | 15 ^{*2} | mA | — |
| | | | | | Total of P400 to P403 (when duty ≤ 70% ^{*3}) | — | — | 70 ^{*4} | mA | 4.0 V ≤ VCC ≤ 5.5 V |
| | — | — | 15 | mA | | 2.7 V ≤ VCC < 4.0 V | | | | |
| | — | — | 9 | mA | | 1.8 V ≤ VCC < 2.7 V | | | | |
| | — | — | 4.5 | mA | | 1.6 V ≤ VCC < 1.8 V | | | | |
| | Total of P100 to P115, P201, P204 to P208, P300 to P304, P407 to P411, P500 to P502, P913 to P915 (when duty ≤ 70% ^{*3}) | — | — | 80 ^{*4} | mA | 4.0 V ≤ VCC ≤ 5.5 V | | | | |
| | | — | — | 35 | mA | 2.7 V ≤ VCC < 4.0 V | | | | |
| | | — | — | 20 | mA | 1.8 V ≤ VCC < 2.7 V | | | | |
| | | — | — | 10 | mA | 1.6 V ≤ VCC < 1.8 V | | | | |
| | Total of all pins (when duty ≤ 70% ^{*3}) | — | — | 150 ^{*5} | mA | 1.6 V ≤ VCC ≤ 5.5 V | | | | |
| | Per pin for P000 to P004, P008 to P015, P212, P213 | I _{OL2} | — | — | 8.5 ^{*2} | mA | 4.0 V ≤ VCC ≤ 5.5 V | | | |
| | | | | | 1.5 ^{*2} | mA | 2.7 V ≤ VCC < 4.0 V | | | |
| | | | | | 0.6 ^{*2} | mA | 1.8 V ≤ VCC < 2.7 V | | | |
| | | | | | 0.4 ^{*2} | mA | 1.6 V ≤ VCC < 1.8 V | | | |
| Total of all pins (when duty ≤ 70% ^{*3}) | | | | | — | — | 20 | mA | 4.0 V ≤ VCC ≤ 5.5 V | |
| | | | | | — | — | 20 | mA | 2.7 V ≤ VCC < 4.0 V | |
| | | | | | — | — | 15 | mA | 1.8 V ≤ VCC < 2.7 V | |
| — | — | 10 | mA | 1.6 V ≤ VCC < 1.8 V | | | | | | |

- Note 1. Device operation is guaranteed at the listed currents even if current is flowing from an output pin to VSS pin.
- Note 2. The combination of these and other pins must also not exceed the value for maximum total current.
- Note 3. The listed currents apply when the duty cycle is no greater than 70%. Use the following formula to calculate the output current when the duty cycle is greater than 70%, where n is the duty cycle.
- Total output current from the listed pins = (I_{OL} × 0.7)/(n × 0.01)
 Example when n = 80% and I_{OL} = 10.0 mA
 Total output current from the listed pins = (10.0 × 0.7)/(80 × 0.01) = 8.75 mA
 Note that the duty cycle has no effect on the current that is allowed to flow into a single pin.
 A current higher than the absolute maximum rating must not flow into a single pin.
- Note 4. The maximum value is 40 mA with an ambient operating temperature range of 85°C to 125°C.
- Note 5. The maximum value is 80 mA with an ambient operating temperature range of 85°C to 125°C.
- Note: The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

Table 2.9 I/O V_{IH} , V_{IL} Conditions: $V_{CC} = 1.6$ to 5.5 V, $V_{SS} = 0$ V, $T_a = -40$ to $+125^\circ\text{C}$

| Parameter | | Symbol | Min | Typ | Max | Unit | Test conditions | | |
|---------------------|---|---------------------|-----------|---------------------|---------------------|---------------------|---------------------|--|---|
| Input voltage, high | P100 to P115, P200, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915, RES | Normal input buffer | V_{IH1} | $V_{CC} \times 0.8$ | — | V_{CC} | V | — | |
| | P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915 | TTL input buffer | V_{IH2} | 2.2 | — | V_{CC} | V | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ | |
| | | | | 2.0 | — | V_{CC} | V | $3.3\text{ V} \leq V_{CC} < 4.0\text{ V}$ | |
| | | | | 1.5 | — | V_{CC} | V | $1.6\text{ V} \leq V_{CC} < 3.3\text{ V}$ | |
| | P000 to P004, P008 to P015 | | | V_{IH3} | $V_{CC} \times 0.7$ | — | V_{CC} | V | — |
| | P400, P401, P913, P914 | | | V_{IH4} | $V_{CC} \times 0.7$ | — | 6.0 | V | — |
| P212 to P215 | | | V_{IH5} | $V_{CC} \times 0.8$ | — | V_{CC} | V | — | |
| Input voltage, low | P100 to P115, P200, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915, RES | Normal input buffer | V_{IL1} | 0 | — | $V_{CC} \times 0.2$ | V | — | |
| | P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915 | TTL input buffer | V_{IL2} | 0 | — | 0.8 | V | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ | |
| | | | | 0 | — | 0.5 | V | $3.3\text{ V} \leq V_{CC} < 4.0\text{ V}$ | |
| | | | | 0 | — | 0.32 | V | $1.6\text{ V} \leq V_{CC} < 3.3\text{ V}$ | |
| | P000 to P004, P008 to P015 | | | V_{IL3} | 0 | — | $V_{CC} \times 0.3$ | V | — |
| | P400, P401, P913, P914 | | | V_{IL4} | 0 | — | $V_{CC} \times 0.3$ | V | — |
| | P212 to P215 | | | V_{IL5} | 0 | — | $V_{CC} \times 0.2$ | V | — |

Note: The maximum value of V_{IH} of pins P100 to P107, P109 to P115, P201, P204 to P208, P212, P213, P301 to P304, P402, P403, P407 to P411, P500 to P502 and P915 is V_{CC} , even in the N-ch open-drain mode.

Note: The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

Table 2.10 I/O V_{OH} , V_{OL} Conditions: $V_{CC} = 1.6$ to 5.5 V, $V_{SS} = 0$ V, $T_a = -40$ to $+125^\circ\text{C}$

| Parameter | | Symbol | Min | Typ | Max | Unit | Test conditions |
|--|--|--|----------------|-----|-----|------|--|
| Output voltage, high | P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915 | V_{OH1} | $V_{CC} - 1.5$ | — | — | V | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OH1} = -10\text{ mA}$ |
| | | | $V_{CC} - 0.7$ | — | — | V | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OH1} = -3\text{ mA}$ |
| | | | $V_{CC} - 0.6$ | — | — | V | $2.7\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OH1} = -2\text{ mA}$ |
| | | | $V_{CC} - 0.5$ | — | — | V | $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OH1} = -1.5\text{ mA}$ |
| | | | $V_{CC} - 0.5$ | — | — | V | $1.6\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OH1} = -1\text{ mA}$ |
| | P000 to P004, P008 to P015, P212, P213 | V_{OH2} | $V_{CC} - 0.7$ | — | — | V | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OH2} = -3\text{ mA}$ |
| | | | $V_{CC} - 0.5$ | — | — | V | $2.7\text{ V} \leq V_{CC} < 4.0\text{ V}$ $I_{OH2} = -1\text{ mA}$ |
| | | | $V_{CC} - 0.5$ | — | — | V | $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$ $I_{OH2} = -1\text{ mA}$ |
| | | | $V_{CC} - 0.5$ | — | — | V | $1.6\text{ V} \leq V_{CC} < 1.8\text{ V}$ $I_{OH2} = -0.5\text{ mA}$ |
| | Output voltage, low | P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915 | V_{OL1} | — | — | 1.3 | V |
| — | | | | — | 0.7 | V | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL1} = 8.5\text{ mA}$ |
| — | | | | — | 0.6 | V | $2.7\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL1} = 3\text{ mA}$ |
| — | | | | — | 0.4 | V | $2.7\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL1} = 1.5\text{ mA}$ |
| — | | | | — | 0.4 | V | $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL1} = 0.6\text{ mA}$ |
| — | | | | — | 0.4 | V | $1.6\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL1} = 0.3\text{ mA}$ |
| P000 to P004, P008 to P015, P212, P213 | | V_{OL2} | — | — | 0.7 | V | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL2} = 8.5\text{ mA}$ |
| | | | — | — | 0.5 | V | $2.7\text{ V} \leq V_{CC} < 4.0\text{ V}$ $I_{OL2} = 1.5\text{ mA}$ |
| | | | — | — | 0.4 | V | $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$ $I_{OL2} = 0.6\text{ mA}$ |
| | | | — | — | 0.4 | V | $1.6\text{ V} \leq V_{CC} < 1.8\text{ V}$ $I_{OL2} = 0.4\text{ mA}$ |
| P400, P401, P913, P914 | | V_{OL3} | — | — | 2.0 | V | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL3} = 15\text{ mA}$ |
| | | | — | — | 0.4 | V | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL3} = 5\text{ mA}$ |
| | | | — | — | 0.4 | V | $2.7\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL3} = 3\text{ mA}$ |
| | | | — | — | 0.4 | V | $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL3} = 2\text{ mA}$ |
| | | | — | — | 0.4 | V | $1.6\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ $I_{OL3} = 1\text{ mA}$ |

Note: P100 to P107, P109 to P115, P201, P204 to P208, P212, P213, P301 to P304, P402, P403, P407 to P411, P500 to P502 and P915 do not output high-level signals in the N-ch open-drain mode.

Note: The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

Table 2.11 I/O other characteristics

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions | |
|-----------------------------|---|-------------------|-----|-----|------|-----------------|--|
| Input leakage current, high | P100 to P115, P200, P201, P204 to P208, P300 to P304, P400 to P403, P407 to P411, P500 to P502, P913 to P915, RES | I _{LIH1} | — | — | 1 | μA | V _I = VCC |
| | P000 to P004, P008 to P015 | I _{LIH2} | — | — | 1 | μA | V _I = VCC |
| | P212 to P215 | I _{LIH3} | — | — | 1 | μA | V _I = VCC |
| Input leakage current, low | P100 to P115, P200, P201, P204 to P208, P300 to P304, P400 to P403, P407 to P411, P500 to P502, P913 to P915, RES | I _{LIL1} | — | — | -1 | μA | V _I = VSS |
| | P000 to P004, P008 to P015 | I _{LIL2} | — | — | -1 | μA | V _I = VSS |
| | P212 to P215 | I _{LIL3} | — | — | -1 | μA | V _I = VSS |
| On-chip pull-up resistance | P100 to P115, P201, P204 to P208, P212, P213, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915, RES | R _U | 10 | 20 | 100 | kΩ | V _I = VSS In input port |
| Input capacitance | P200 | C _{in} | — | — | 30 | pF | V _{in} = 0 V, f = 1 MHz, Ta = 25°C |
| | Other input pins | | — | — | 15 | | |

Note: The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

2.3.2 Operating and Standby Current

Table 2.12 Operating and standby current (1) (1 of 2)

Conditions: VCC = 1.6 to 5.5 V

| Parameter | | | | Symbol | Typ ^{*5} | Max | Unit | Test Conditions |
|------------------------------|---------------------------------|---|---|---------------|-------------------|-----|------|-----------------|
| Supply current ^{*1} | High-speed mode ^{*2} | Normal mode | All peripheral clocks disabled, CoreMark code executing from flash | ICLK = 32 MHz | 2.8 | — | mA | — |
| | | | All peripheral clocks enabled, CoreMark code executing from flash ^{*6} | | — | 5.1 | | — |
| | | Sleep mode | All peripheral clocks disabled | ICLK = 32 MHz | 0.89 | — | | — |
| | | | All peripheral clocks enabled ^{*6} | | — | 2.8 | | — |
| | Middle-speed mode ^{*2} | Normal mode | All peripheral clocks disabled, CoreMark code executing from flash | ICLK = 24 MHz | 2.1 | — | — | |
| | | | | ICLK = 16 MHz | 1.6 | — | — | |
| | | | | ICLK = 8 MHz | 1.0 | — | — | |
| | | | | ICLK = 4 MHz | 0.70 | — | — | |
| | | | All peripheral clocks enabled, CoreMark code executing from flash ^{*6} | ICLK = 24 MHz | — | 3.8 | — | |
| | | | | ICLK = 16 MHz | — | 2.8 | — | |
| | | | | ICLK = 8 MHz | — | 1.6 | — | |
| | | | | ICLK = 4 MHz | — | 1.1 | — | |
| | | Sleep mode | All peripheral clocks disabled | ICLK = 24 MHz | 0.73 | — | — | |
| | | | | ICLK = 16 MHz | 0.64 | — | — | |
| | | | | ICLK = 8 MHz | 0.52 | — | — | |
| | | | | ICLK = 4 MHz | 0.46 | — | — | |
| | | | All peripheral clocks enabled ^{*6} | ICLK = 24 MHz | — | 2.2 | — | |
| | | | | ICLK = 16 MHz | — | 1.7 | — | |
| | | | | ICLK = 8 MHz | — | 1.1 | — | |
| | | | | ICLK = 4 MHz | — | 0.8 | — | |
| Low-speed mode ^{*3} | Normal mode | All peripheral clocks disabled, CoreMark code executing from flash | ICLK = 2 MHz | 189 | — | μA | — | |
| | | All peripheral clocks enabled, CoreMark code executing from flash ^{*6} | | — | 332 | | — | |
| | Sleep mode | All peripheral clocks disabled | ICLK = 2 MHz | 52 | — | | — | |
| | | All peripheral clocks enabled ^{*6} | | — | 167 | | — | |

Table 2.12 Operating and standby current (1) (2 of 2)

Conditions: VCC = 1.6 to 5.5 V

| Parameter | | | | | Symbol | Typ ^{*5} | Max | Unit | Test Conditions |
|------------------------------|---------------------------------|---|----------------------------|-------------------|------------|-------------------|-----|------|-----------------|
| Supply current ^{*1} | Subosc-speed mode ^{*4} | Normal mode | Peripheral clocks disabled | ICLK = 32.768 kHz | Ta = -40°C | 3.2 | — | μA | — |
| | | | | | Ta = 25°C | 3.5 | — | | |
| | | | | | Ta = 50°C | 3.8 | — | | |
| | | | | | Ta = 70°C | 4.2 | — | | |
| | | | | | Ta = 85°C | 4.7 | — | | |
| | | | | | Ta = 105°C | 6.3 | — | | |
| | | Ta = 125°C | 9.7 | — | | | | | |
| | | Peripheral clocks enabled ^{*7} | Ta = -40°C | — | 7.1 | | | | |
| | | | Ta = 25°C | — | 7.5 | | | | |
| | | | Ta = 50°C | — | 9.6 | | | | |
| | | | Ta = 70°C | — | 14 | | | | |
| | | | Ta = 85°C | — | 22 | | | | |
| | Ta = 105°C | | — | 40 | | | | | |
| | Sleep mode | Peripheral clocks disabled | ICLK = 32.768 kHz | Ta = -40°C | 0.9 | — | — | | |
| | | | | Ta = 25°C | 1.1 | — | | | |
| | | | | Ta = 50°C | 1.3 | — | | | |
| | | | | Ta = 70°C | 1.5 | — | | | |
| | | | | Ta = 85°C | 1.9 | — | | | |
| | | | | Ta = 105°C | 3.1 | — | | | |
| | | Peripheral clocks enabled ^{*7} | Ta = -40°C | — | 4.6 | | | | |
| | | | Ta = 25°C | — | 4.9 | | | | |
| | | | Ta = 50°C | — | 7.0 | | | | |
| | | | Ta = 70°C | — | 11 | | | | |
| | | | Ta = 85°C | — | 18 | | | | |
| Ta = 105°C | | | — | 36 | | | | | |
| Ta = 125°C | — | 84 | | | | | | | |

Note 1. Supply current is the total current flowing into VCC. Supply current values apply when internal pull-up MOSs are in the off state and these values do not include output charge/discharge current from any of the pins.

Note 2. The clock source is high-speed on-chip oscillator (HOCO).

Note 3. The clock source is middle-speed on-chip oscillator (MOCO).

Note 4. The clock source is the Sub-clock oscillator (SOSC) and CMC.SODRV[1:0] are 10b (Low power mode 2).

Note 5. VCC = 3.3 V.

Note 6. Includes operating current for PCLBUZ, TAU, SAU, and IICA functions only. For other peripheral operating currents, please add the current in Peripheral Functions Supply current in [Table 2.14](#).

Note 7. Includes operating current for PCLBUZ, TAU and SAU functions only. For other peripheral operating currents, please add the current in Peripheral Functions Supply current in [Table 2.14](#).

Table 2.13 Operating and standby current (2)

Conditions: VCC = 1.6 to 5.5 V

| Parameter | | | | | Symbol | Typ ^{*3} | Max | Unit | Test conditions |
|---------------------------------|-------------------------------------|-------------------------|---------------------------|---|------------|-------------------|-----|------|-----------------|
| Supply current ^{*1} | Software Standby mode ^{*2} | Peripheral modules stop | PSMCR.RA MSD[1:0] are 00b | All SRAMs (0x2000_4000 to 0x2000_7FFF) are on | Ta = -40°C | 0.20 | 1.2 | μA | — |
| | | | | | Ta = 25°C | 0.25 | 1.2 | | |
| | | | | | Ta = 50°C | 0.35 | 3.0 | | |
| | | | | | Ta = 70°C | 0.60 | 7.0 | | |
| | | | | | Ta = 85°C | 0.95 | 14 | | |
| | | | | | Ta = 105°C | 2.2 | 32 | | |
| | | | | | Ta = 125°C | 4.6 | 80 | | |
| | | | PSMCR.RA MSD[1:0] are 11b | Only 8 KB SRAM (0x2000_4000 to 0x2000_5FFF) is on | Ta = -40°C | 0.20 | 1.2 | | — |
| | | | | | Ta = 25°C | 0.25 | 1.2 | | |
| | | | | | Ta = 50°C | 0.35 | 3.0 | | |
| | | | | | Ta = 70°C | 0.55 | 6.5 | | |
| | | | | | Ta = 85°C | 0.90 | 13 | | |
| | | | | | Ta = 105°C | 2.0 | 28 | | |
| | | | | | Ta = 125°C | 4.3 | 75 | | |

Note 1. Supply current is the total current flowing into VCC. Supply current values apply when internal pull-up MOSs are in the off state and these values do not include output charge/discharge current from any of the pins.

Note 2. The IWDT and LVD are not operating.

Note 3. VCC = 3.3 V.

Table 2.14 Peripheral Functions Supply current

Conditions: VCC = 1.6 to 5.5 V

| Parameter | | | Symbol | Typ ^{*12} | Max | Unit | Test conditions |
|---|---|---|--------------------|--------------------|------|------|-----------------|
| Peripheral Functions Supply current ^{*1} | High-speed on chip oscillator operating current ^{*1} | | I _{HOCO} | 320 | — | μA | — |
| | Middle-speed on chip oscillator operating current ^{*1} | | I _{MOCO} | 20 | — | μA | — |
| | Low-speed on chip oscillator operating current ^{*1} | | I _{LOCO} | 0.24 | — | μA | — |
| Main-clock oscillator | CMC.MODRV = 0 | f _{MOCO} = 10 MHz | I _{MOSC} | 160 | — | μA | — |
| | CMC.MODRV = 1 | f _{MOCO} = 20 MHz | | 330 | — | μA | — |
| Sub-clock oscillator | SBYCR.RTCLPC is 1 | CMC.SODRV[1:0] are 11b (Low power mode 3) | I _{SOSC} | 0.13 | — | μA | — |
| | | CMC.SODRV[1:0] are 10b (Low power mode 2) | | 0.34 | — | μA | — |
| | | CMC.SODRV[1:0] are 00b (Low power mode 1) | | 0.49 | — | μA | — |
| | | CMC.SODRV[1:0] are 01b (Normal mode) | | 0.62 | — | μA | — |
| | SBYCR.RTCLPC is 0 | CMC.SODRV[1:0] are 11b (Low power mode 3) | | 0.30 | — | μA | — |
| | | CMC.SODRV[1:0] are 10b (Low power mode 2) | | 0.51 | — | μA | — |
| | | CMC.SODRV[1:0] are 00b (Low power mode 1) | | 0.65 | — | μA | — |
| | | CMC.SODRV[1:0] are 01b (Normal mode) | | 0.80 | — | μA | — |
| RTC ^{*1*2*3} | RTCC0.RTC128EN is 0 | | I _{RTC} | 0.006 | — | μA | — |
| | RTCC0.RTC128EN is 1 | | | 0.001 | — | μA | — |
| 32-bit interval timer operating current ^{*1*2*4} | | | I _{IT} | 0.06 | — | μA | — |
| Independent watchdog timer operating current ^{*1*2*5} | | f _{LOCO} = 32.768 kHz (typ.) | I _{IWDT} | 0.03 | — | μA | — |
| A/D converter operating current ^{*1*6} | When conversion at maximum speed | Normal mode, VREFH0 = VCC = 5.0 V | I _{ADC} | 0.85 | 1.6 | mA | — |
| | | Low voltage mode, VREFH0 = VCC = 3.0 V | | 0.46 | 0.75 | mA | — |
| VREFH0 current ^{*7} | | VREFH0 = 5.0 V | I _{ADREF} | 68 | — | μA | — |
| A/D converter internal reference voltage current ^{*1} | | | I _{ADREF} | 86 | — | μA | — |
| Temperature sensor operating current ^{*1} | | | I _{TMPS} | 100 | — | μA | — |
| LVD operating current ^{*1} | LVD0 is enabled ^{*8} | | I _{LVD0} | 0.03 | — | μA | — |
| | LVD1 is enabled ^{*9} | | I _{LVD1} | 0.03 | — | μA | — |
| Self-programming operating current ^{*1*10} | | | I _{FSP} | — | 12.2 | mA | — |
| Data flash rewrite operating current ^{*1*11} | | | I _{BGO} | — | 12.2 | mA | — |
| Operating current of the true random number generator ^{*1} | | | I _{TRNG} | 1.1 | — | mA | — |
| DTC | Data transfer to RAM | | I _{DTC} | 1.82 | — | mA | — |

Note 1. This current flows into V_{CC}.

Note 2. The listed currents apply when the high-speed on-chip oscillator (HOCO), middle-speed on-chip oscillator (MOCO), and Main clock oscillator (MOSC) are stopped.

Note 3. This current flows into the realtime clock (RTC). It does not include the operating current of the low-speed on-chip oscillator (LOCO) or the Sub-clock oscillator (SOSC).
The supply current of the RA0 microcontrollers is the sum of either I_{CC}, and I_{RTC}.

When the low-speed on-chip oscillator (LOCO) is selected, I_{LOCO} should be included in the supply current.

When the Sub-clock oscillator (SOSC) is selected, I_{SOSC} should be included in the supply current.

Note 4. This current only flows to the 32-bit interval timer. It does not include the operating current of the low-speed on-chip oscillator (LOCO) or Sub-clock oscillator (SOSC).

The supply current of the RA0 microcontrollers is the sum of either I_{CC} and I_{IT} .

When the low-speed on-chip oscillator (LOCO) is selected, I_{LOCO} should be included in the supply current.

When the Sub-clock oscillator (SOSC) is selected, I_{SOSC} should be included in the supply current.

Note 5. This current only flows to the independent watchdog timer. It does not include the operating current of the low-speed on-chip oscillator (LOCO).

The supply current of the RA0 microcontrollers is the sum of either I_{CC} , I_{WDT} and I_{LOCO} .

Note 6. This current only flows to the A/D converter. The supply current of the RA0 microcontrollers is the sum of I_{CC} and I_{ADC} when the A/D converter is operating or in the SLEEP mode.

Note 7. This current flows into VREFH0.

Note 8. This current only flows to the LVD0 circuit. The supply current of the RA0 microcontrollers is the sum of I_{CC} and I_{LVD0} when the LVD0 circuit is in operation.

Note 9. This current only flows to the LVD1 circuit. The supply current of the RA0 microcontrollers is the sum of I_{CC} and I_{LVD1} when the LVD1 circuit is in operation.

Note 10. This current only flows during self programming.

Note 11. This current only flows while the data flash memory is being rewritten.

Note 12. $V_{CC} = 3.3$ V.

2.3.3 Thermal Characteristics

The maximum value of junction temperature (T_j) must not exceed the value specified in the [section 2.1.1. \$T_j/T_a\$ Definition](#).

T_j is calculated by either of the following equations.

- $T_j = T_a + \theta_{ja} \times \text{Total power consumption}$
- $T_j = T_t + \Psi_{jt} \times \text{Total power consumption}$
 T_j : Junction Temperature (°C)
 T_a : Ambient Temperature (°C)
 T_t : Top Center Case Temperature (°C)
 θ_{ja} : Thermal Resistance of “Junction”-to-“Ambient” (°C/W)
 Ψ_{jt} : Thermal Resistance of “Junction”-to-“Top Center Case” (°C/W)
- Total power consumption = Voltage \times (Leakage current + Dynamic current)
- Leakage current of IO = $\Sigma (I_{OL} \times V_{OL}) / \text{Voltage} + \Sigma (|I_{OH}| \times |V_{CC} - V_{OH}|) / \text{Voltage}$
- Dynamic current of IO = $\Sigma IO (C_{in} + C_{load}) \times IO \text{ switching frequency} \times \text{Voltage}$
 C_{in} : Input capacitance
 C_{load} : Output capacitance

Regarding θ_{ja} and Ψ_{jt} , see [Table 2.15](#).

Table 2.15 Thermal resistance

| Parameter | Package | Symbol | Value*1 | Unit | Test condition |
|--------------------|--------------|---------------|---------|------|------------------------------|
| Thermal resistance | 64-pin LFQFP | θ_{ja} | 57.0 | °C/W | JESD 51-2 and 51-7 compliant |
| | 48-pin LFQFP | | 65.9 | | |
| | 48-pin HWQFN | | 20.2 | | |
| | 32-pin LQFP | | 65.6 | | |
| | 32-pin HWQFN | | 23.8 | | |
| | 64-pin LFQFP | Ψ_{jt} | 4.02 | °C/W | |
| | 48-pin LFQFP | | 6.26 | | |
| | 48-pin HWQFN | | 0.28 | | |
| | 32-pin LQFP | | 6.58 | | |
| | 32-pin HWQFN | | 0.32 | | |

Note 1. The values are reference values when the 4-layer board is used. Thermal resistance depends on the number of layers or size of the board. For details, refer to the JEDEC standards.

2.4 AC Characteristics

Table 2.16 AC characteristics

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | | | Symbol | Min | Typ | Max | Unit | Test conditions |
|---|-------------------------------------|--|-----------------------------------|---------------------------------------|------|------------------|---------------------|---------------------|
| Instruction cycle (minimum instruction execution time) | Main system clock (FMAIN) operation | High-speed mode | T _{CY} | 0.03125 | — | 1 | μs | 1.8 V ≤ VCC ≤ 5.5 V |
| | | | | 0.25 | — | 1 | μs | 1.6 V ≤ VCC < 1.8 V |
| | | Middle-speed mode | | 0.04167 | — | 1 | μs | 1.8 V ≤ VCC ≤ 5.5 V |
| | | | | 0.25 | — | 1 | μs | 1.6 V ≤ VCC < 1.8 V |
| | | Low-speed mode | | 0.5 | — | 1 | μs | 1.6 V ≤ VCC ≤ 5.5 V |
| | Subsystem clock (FSUB) operation | | | 26.041 | 30.5 | 31.3 | μs | 1.6 V ≤ VCC ≤ 5.5 V |
| | In the self-programming mode | High-speed mode | | 0.03125 | — | 1 | μs | 1.8 V ≤ VCC ≤ 5.5 V |
| | | Middle-speed mode | | 0.04167 | — | 1 | μs | 1.8 V ≤ VCC ≤ 5.5 V |
| External system clock frequency | | | f _{EX} | 1.0 | — | 20.0 | MHz | 1.8 V ≤ VCC ≤ 5.5 V |
| | | | | 1.0 | — | 4.0 | MHz | 1.6 V ≤ VCC < 1.8 V |
| External system clock input high-level width, low-level width | | | t _{EXH} t _{EXL} | 24 | — | — | ns | 1.8 V ≤ VCC ≤ 5.5 V |
| | | | | 120 | — | — | ns | 1.6 V ≤ VCC < 1.8 V |
| TI00 to TI07 input high-level width, low-level width | | | t _{TIH} t _{TIL} | 1/f _{MCK} + 10 ^{*1} | | — | — | ns |
| TO00 to TO07 output frequency | High-speed mode | Middle-speed mode | f _{TO} | — | — | 16 ^{*2} | MHz | 4.0 V ≤ VCC ≤ 5.5 V |
| | | | | — | — | 8 | MHz | 2.7 V ≤ VCC < 4.0 V |
| | | | | — | — | 4 | MHz | 1.8 V ≤ VCC < 2.7 V |
| | | | | — | — | 2 | MHz | 1.6 V ≤ VCC < 1.8 V |
| | Low-speed mode | — | | — | 2 | MHz | 1.6 V ≤ VCC ≤ 5.5 V | |
| PCLBUZ0, PCLBUZ1 output frequency | High-speed mode | Middle-speed mode | f _{PCL} | — | — | 16 ^{*2} | MHz | 4.0 V ≤ VCC ≤ 5.5 V |
| | | | | — | — | 8 | MHz | 2.7 V ≤ VCC < 4.0 V |
| | | | | — | — | 4 | MHz | 1.8 V ≤ VCC < 2.7 V |
| | | | | — | — | 2 | MHz | 1.6 V ≤ VCC < 1.8 V |
| | Low-speed mode | — | | — | 2 | MHz | 1.6 V ≤ VCC ≤ 5.5 V | |
| Interrupt input high-level width, low-level width | NMI/IRQ0, IRQ1 to IRQ7 | f _{IRQH} f _{IRQL} | 1 | — | — | μs | 1.6 V ≤ VCC ≤ 5.5 V | |

Note 1. f_{MCK}: Timer array unit operating clock frequency

To set this operating clock, use the CKS[1:0] bits of the timer mode register 0n (TMR0n).

m: Unit number (m = 0), n: Channel number (n = 0 to 7)

Note 2. The maximum value is 12MHz with an ambient operating temperature range of 105°C to 125°C.




Figure 2.2 T_{CY} vs V_{CC} in High-speed mode




Figure 2.3 T_{CY} vs V_{CC} in Middle-speed mode




Figure 2.4 T_{CY} vs V_{CC} in Low-speed mode




Figure 2.5 AC timing test points




Figure 2.6 External system clock timing




Figure 2.7 TI/TO timing




Figure 2.8 IRQ interrupt input timing

2.4.1 Reset Timing

Table 2.17 Reset timing

| Parameter | | Symbol | Min | Typ | Max | Unit | Test conditions |
|--|-----------------|---------|-----|-------|-------|------|-----------------|
| RES pulse width | At power-on*3 | tRESWP | 9.9 | — | — | ms | — |
| | Not at power-on | tRESW | 10 | — | — | μs | — |
| Wait time after RES cancellation (at power-on) | LVD0 enabled*1 | tRESWT | — | 0.506 | 0.694 | ms | — |
| | LVD0 disabled*2 | | — | 0.201 | 0.335 | ms | — |
| Wait time after RES cancellation (during powered-on state) | LVD0 enabled*1 | tRESWT2 | — | 0.476 | 0.616 | ms | — |
| | LVD0 disabled*2 | | — | 0.170 | 0.257 | ms | — |
| Internal reset by Independent watch dog timer reset, SRAM parity error reset, software reset | | tRESW2 | — | 0.04 | 0.041 | ms | — |

Note 1. When OFS1.LVDAS = 0.

Note 2. When OFS1.LVDAS = 1.

Note 3. When RES pin is not used as the external reset input, this specification can be ignore.




Figure 2.9 Reset input timing at power-on




Figure 2.10 Reset input timing (1)




Figure 2.11 Reset input timing (2)

2.4.2 Wakeup Time

Table 2.18 Timing of recovery from low power modes (1)

| Parameter | | | | Symbol | Min | Typ | Max | Unit | Test conditions |
|--|-----------------|-----------------------------|--|--------------------|-----|-----|-----|------|-----------------|
| Recovery time from Software Standby mode ^{*1} | High-speed mode | System clock source is HOCO | System clock source is HOCO (32 MHz) VCC = 1.8 V to 5.5 V | t _{SBYHO} | — | 4.9 | 5.5 | μs | Figure 2.12 |
| | | | System clock source is HOCO (4 MHz) VCC = 1.6 V to 1.8 V | | — | 6.6 | 7.3 | μs | |

Note 1. The division ratio of ICLK is the minimum division ratio within the allowable frequency range.
The recovery time is determined by the system clock source.

Table 2.19 Timing of recovery from low power modes (2)

| Parameter | | | | Symbol | Min | Typ | Max | Unit | Test conditions |
|--|-------------------|-----------------------------|--|-------------|-----|-----|-----|---------------|-----------------|
| Recovery time from Software Standby mode ^{*1} | Middle-speed mode | System clock source is HOCO | System clock source is HOCO (24 MHz) VCC = 1.8 V to 5.5 V | t_{SBYHO} | — | 4.9 | 5.5 | μs | Figure 2.12 |
| | | | System clock source is HOCO (3 MHz) VCC = 1.6 V to 1.8 V | | — | 7.4 | 8.1 | μs | |

Note 1. The division ratio of ICLK is the minimum division ratio within the allowable frequency range.
The recovery time is determined by the system clock source.

Table 2.20 Timing of recovery from low power modes (3)

| Parameter | | | | Symbol | Min | Typ | Max | Unit | Test conditions |
|--|----------------|-------------------------------------|--|-------------|-----|-----|-----|---------------|-----------------|
| Recovery time from Software Standby mode ^{*1} | Low-speed mode | System clock source is HOCO (2 MHz) | | t_{SBYHO} | — | 9.1 | 9.9 | μs | Figure 2.12 |

Note 1. The division ratio of ICLK is the minimum division ratio within the allowable frequency range.
The recovery time is determined by the system clock source.

Table 2.21 Timing of recovery from low power modes (4)

| Parameter | | | | Symbol | Min | Typ | Max | Unit | Test conditions |
|--|-------------------|--|--|-------------|-----|------|------|------|-----------------|
| Recovery time from Software Standby mode ^{*1} | Subosc-speed mode | System clock source is LOCO (32.768 kHz) | | t_{SBYLO} | — | 0.29 | 0.36 | ms | Figure 2.12 |

Note 1. The LOCO itself continues oscillating in Software Standby mode during Subosc-speed mode.




Figure 2.12 Software Standby mode cancellation timing

Table 2.22 Timing of recovery from low power modes (5)

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions | | |
|---|---|------------------|------------------|-----|------|-----------------|----|-------------|
| Recovery time from Software Standby mode to Snooze mode | High-speed mode System clock source is HOCO | SBYCR.FWKUP = 0 | t _{SNZ} | — | 4.1 | 4.4 | μs | Figure 2.13 |
| | | SBYCR.FWKUP = 1 | t _{SNZ} | — | 0.9 | 1.0 | μs | |
| | Middle-speed mode System clock source is HOCO (24 MHz) VCC = 1.8 V to 5.5 V | t _{SNZ} | — | 4.2 | 4.4 | μs | | |
| | Middle-speed mode System clock source is HOCO (3 MHz) VCC = 1.6 V to 1.8 V | t _{SNZ} | — | 4.8 | 5.3 | μs | | |
| | Low-speed mode System clock source is MOCO (2 MHz) | t _{SNZ} | — | 4.0 | 5.4 | μs | | |




Figure 2.13 Recovery timing from Software Standby mode to Snooze mode

2.5 Peripheral Function Characteristics

2.5.1 Serial Array Unit (SAU)

Table 2.23 In UART communications with devices operating at the same voltage levels

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions |
|-----------------|---------------------|--|---------------------|-------------------|---------------------|----------------|---------------------|------|-----------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| Transfer rate*1 | 1.6 V ≤ VCC ≤ 5.5 V | — | f _{MCK} /6 | — | f _{MCK} /6 | — | f _{MCK} /6 | bps | Figure 2.15 |
| | | Theoretical value of the maximum transfer rate f _{MCK} = PCLKB*2 | — | 5.3 | — | 4 | — | 0.33 | |

Note 1. The transfer rate in SNOOZE mode is within the range from 4800 to 9600 bps when SBYCR.FWKUP = 0, and within the range from 4800 to 115200 bps when SBYCR.FWKUP = 1.

Note 2. The maximum operating frequencies of the peripheral module clock (PCLKB) are as follows.

High-speed mode: 32 MHz (1.8 V ≤ VCC ≤ 5.5 V), 4 MHz (1.6 V ≤ VCC ≤ 5.5 V)

Middle-speed mode: 24 MHz (1.8 V ≤ VCC ≤ 5.5 V), 4 MHz (1.6 V ≤ VCC ≤ 5.5 V)

Low-speed mode: 2 MHz (1.6 V ≤ VCC ≤ 5.5 V)

Note: Select the normal input buffer for the RXDq pin and the normal output mode for the TXDq pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR).

gh: Port number (gh = 100, 101, 109, 110, 212, 213, 402, 403, 501, 502)




Figure 2.14 Connection in the UART communications with devices operating at the same voltage levels




Figure 2.15 Bit width in the UART communications when interfacing devices operate at the same voltage level (reference)

Note:

- q: UART number (q = 0 to 2), gh: Port number (gh = 100, 101, 109, 110, 212, 213, 402, 403, 501, 502)
- f_{MCK} : Serial array unit operation clock frequency
To set this operating clock, set the CKS bit in the serial mode register mn (SMRmn).
- m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

Table 2.24 In simplified SPI communications in the master mode with devices operating at the same voltage levels with the internal SCKp clock (the ratings below are only applicable to SPI00)

Conditions: VCC = 2.7 to 5.5 V, VSS = 0 V, Ta = -40 to +85°C

| Parameter | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions | |
|--|-------------------------|-----------------------------|-------------------|-------------------|-------------------|----------------|-------------------|------|-----------------|----------------------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | | |
| SCKp cycle time | $t_{KCY1} \geq 2/PCLKB$ | $4.0 V \leq VCC \leq 5.5 V$ | 62.5 | — | 83.3 | — | 1000 | — | ns | Figure 2.17 Figure 2.18 |
| | | $2.7 V \leq VCC \leq 5.5 V$ | 83.3 | — | 125 | — | 1000 | — | ns | |
| SCKp high-/low-level width | t_{KH1}, t_{KL1} | $4.0 V \leq VCC \leq 5.5 V$ | $t_{KCY1}/2 - 7$ | — | $t_{KCY1}/2 - 10$ | — | $t_{KCY1}/2 - 50$ | — | ns | |
| | | $2.7 V \leq VCC \leq 5.5 V$ | $t_{KCY1}/2 - 10$ | — | $t_{KCY1}/2 - 15$ | — | $t_{KCY1}/2 - 50$ | — | ns | |
| Slp setup time (to SCKp \uparrow) ¹ | t_{SIK1} | $4.0 V \leq VCC \leq 5.5 V$ | 23 | — | 33 | — | 110 | — | ns | |
| | | $2.7 V \leq VCC \leq 5.5 V$ | 33 | — | 50 | — | 110 | — | ns | |
| Slp hold time (from SCKp \uparrow) ¹ | t_{KSH1} | $2.7 V \leq VCC \leq 5.5 V$ | 10 | — | 10 | — | 10 | — | ns | |
| Delay time from SCKp \downarrow to SOp output ² | t_{KSO1} | $C = 20 pF^3$ | — | 10 | — | 10 | — | 10 | ns | |

Note 1. The setting applies when SCRmn.DCP0[1:0] = 00b or 11b. The setting for the Slp setup time becomes to SCKp \downarrow and that for the Slp hold time becomes from SCKp \downarrow when SCRmn.DCP0[1:0] = 01b or 10b.

Note 2. This setting applies when SCRmn.DCP0[1:0] = 00b or 11b. The setting for the delay time to SOp output becomes from SCKp \uparrow when SCRmn.DCP0[1:0] = 01b or 10b.

Note 3. C is the load capacitance of the SCKp and SOp output lines.

Note: Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR).

Note:

- The listed times are only valid when the peripheral I/O redirect function of SPI00 is not in use.
- p: Simplified SPI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), gh: Port number (gh = 100 to 103, 112, 201, 500 to 502)
- f_{MCK} : Serial array unit operation clock frequency
To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
- m: Unit number, n: Channel number (mn = 00)

Table 2.25 In simplified SPI communications in the master mode with devices operating at the same voltage levels with the internal SCKp clock

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions | | |
|--|-------------------------|---|------------|--------------------|------|--------------------|------|--------------------|-----------------|----|----------------------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | | | |
| SCKp cycle time | $t_{KCY1} \geq 4/PCLKB$ | $2.7 V \leq VCC \leq 5.5 V$ | t_{KCY1} | 125 | — | 166 | — | 2000 | — | ns | Figure 2.17 Figure 2.18 |
| | | $2.4 V \leq VCC \leq 5.5 V$ | | 250 | — | 250 | — | 2000 | — | ns | |
| | | $1.8 V \leq VCC \leq 5.5 V$ | | 500 | — | 500 | — | 2000 | — | ns | |
| | | $1.6 V \leq VCC \leq 5.5 V$ | | 1000 | — | 1000 | — | 2000 | — | ns | |
| SCKp high-/low-level width | t_{KH1}, t_{KL1} | $4.0 V \leq VCC \leq 5.5 V$ | | $t_{KCY1}/2 - 12$ | — | $t_{KCY1}/2 - 21$ | — | $t_{KCY1}/2 - 50$ | — | ns | |
| | | $2.7 V \leq VCC \leq 5.5 V$ | | $t_{KCY1}/2 - 18$ | — | $t_{KCY1}/2 - 25$ | — | $t_{KCY1}/2 - 50$ | — | ns | |
| | | $2.4 V \leq VCC \leq 5.5 V$ | | $t_{KCY1}/2 - 38$ | — | $t_{KCY1}/2 - 38$ | — | $t_{KCY1}/2 - 50$ | — | ns | |
| | | $1.8 V \leq VCC \leq 5.5 V$ | | $t_{KCY1}/2 - 50$ | — | $t_{KCY1}/2 - 50$ | — | $t_{KCY1}/2 - 50$ | — | ns | |
| | | $1.6 V \leq VCC \leq 5.5 V$ | | $t_{KCY1}/2 - 100$ | — | $t_{KCY1}/2 - 100$ | — | $t_{KCY1}/2 - 100$ | — | ns | |
| Slp setup time (to SCKp \uparrow) ¹ | t_{SIK1} | $4.0 V \leq VCC \leq 5.5 V$ | | 44 | — | 54 | — | 110 | — | ns | |
| | | $2.7 V \leq VCC \leq 5.5 V$ | | 44 | — | 54 | — | 110 | — | ns | |
| | | $2.4 V \leq VCC \leq 5.5 V$ | | 75 | — | 75 | — | 110 | — | ns | |
| | | $1.8 V \leq VCC \leq 5.5 V$ | | 110 | — | 110 | — | 110 | — | ns | |
| | | $1.6 V \leq VCC \leq 5.5 V$ | | 220 | — | 220 | — | 220 | — | ns | |
| Slp hold time (from SCKp \uparrow) ¹ | t_{SI1} | $1.6 V \leq VCC \leq 5.5 V$ | | 19 | — | 19 | — | 19 | — | ns | |
| Delay time from SCKp \downarrow to SOp output ² | t_{KSO1} | $1.6 V \leq VCC \leq 5.5 V$ C = 30 pF ³ | | — | 25 | — | 25 | — | 25 | ns | |

Note 1. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The setting for the Slp setup time becomes to SCKp \downarrow and that for the Slp hold time becomes from SCKp \downarrow when SCRmn.DCP[1:0] = 01b or 10b.

Note 2. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The setting for the delay time to SOp output becomes from SCKp \uparrow when SCRmn.DCP[1:0] = 01b or 10b.

Note 3. C is the load capacitance of the SCKp and SOp output lines.

Note: Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR).

Note: • p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), gh: Port number (gh = 100 to 106, 109, 110, 112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)

- f_{MCK} : Serial array unit operation clock frequency
To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

Table 2.26 In simplified SPI communications in the slave mode with devices operating at the same voltage levels with the SCKp external clock

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Item | Conditions | | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions |
|---|-------------------------|---------------------------|--|--|--------------------------|--|--------------------------|--|--------------------------|------|----------------------------|
| | | | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| SCKp cycle time ^{*4} | 4.0 V ≤ VCC ≤ 5.5 V | 20 MHz < f _{MCK} | t _{KCY2} | 8/f _{MCK} | — | 8/f _{MCK} | — | — | — | ns | Figure 2.17 Figure 2.18 |
| | | f _{MCK} ≤ 20 MHz | | 6/f _{MCK} | — | 6/f _{MCK} | — | 6/f _{MCK} | — | ns | |
| | 2.7 V ≤ VCC ≤ 5.5 V | 16 MHz < f _{MCK} | | 8/f _{MCK} | — | 8/f _{MCK} | — | — | — | ns | |
| | | f _{MCK} ≤ 16 MHz | | 6/f _{MCK} | — | 6/f _{MCK} | — | 6/f _{MCK} | — | ns | |
| | 2.4 V ≤ VCC ≤ 5.5 V | | | Greater of: 6/f _{MCK} or 500 | — | Greater of: 6/f _{MCK} or 500 | — | Greater of: 6/f _{MCK} or 500 | — | ns | |
| | 1.8 V ≤ VCC ≤ 5.5 V | | | Greater of: 6/f _{MCK} or 750 | — | Greater of: 6/f _{MCK} or 750 | — | Greater of: 6/f _{MCK} or 750 | — | ns | |
| | 1.6 V ≤ VCC ≤ 5.5 V | | | Greater of: 6/f _{MCK} or 1500 | — | Greater of: 6/f _{MCK} or 1500 | — | Greater of: 6/f _{MCK} or 1500 | — | ns | |
| SCKp high-/low-level width | 4.0 V ≤ VCC ≤ 5.5 V | | t _{KH2} , t _{KL2} | t _{KCY2} /2 - 7 | — | t _{KCY2} /2 - 7 | — | t _{KCY2} /2 - 7 | — | ns | |
| | 2.7 V ≤ VCC ≤ 5.5 V | | | t _{KCY2} /2 - 8 | — | t _{KCY2} /2 - 8 | — | t _{KCY2} /2 - 8 | — | ns | |
| | 1.8 V ≤ VCC ≤ 5.5 V | | | t _{KCY2} /2 - 18 | — | t _{KCY2} /2 - 18 | — | t _{KCY2} /2 - 18 | — | ns | |
| | 1.6 V ≤ VCC ≤ 5.5 V | | | t _{KCY2} /2 - 66 | — | t _{KCY2} /2 - 66 | — | t _{KCY2} /2 - 66 | — | ns | |
| Slp setup time (to SCKp _↑) ^{*1} | 2.7 V ≤ VCC ≤ 5.5 V | | t _{SIK2} | 1/f _{MCK} + 20 | — | 1/f _{MCK} + 30 | — | 1/f _{MCK} + 30 | — | ns | |
| | 1.8 V ≤ VCC ≤ 5.5 V | | | 1/f _{MCK} + 30 | — | 1/f _{MCK} + 30 | — | 1/f _{MCK} + 30 | — | ns | |
| | 1.6 V ≤ VCC ≤ 5.5 V | | | 1/f _{MCK} + 40 | — | 1/f _{MCK} + 40 | — | 1/f _{MCK} + 40 | — | ns | |
| Slp hold time (from SCKp _↑) ^{*1} | 1.8 V ≤ VCC ≤ 5.5 V | | t _{KS12} | 1/f _{MCK} + 31 | — | 1/f _{MCK} + 31 | — | 1/f _{MCK} + 31 | — | ns | |
| | 1.6 V ≤ VCC ≤ 5.5 V | | | 1/f _{MCK} + 250 | — | 1/f _{MCK} + 250 | — | 1/f _{MCK} + 250 | — | ns | |
| Delay time from SCKp _↓ to SOp output ^{*2} | C = 30 pF ^{*3} | 2.7 V ≤ VCC ≤ 5.5 V | t _{KSO2} | — | 2/f _{MCK} + 44 | — | 2/f _{MCK} + 110 | — | 2/f _{MCK} + 110 | ns | |
| | | 2.4 V ≤ VCC ≤ 5.5 V | | — | 2/f _{MCK} + 75 | — | 2/f _{MCK} + 110 | — | 2/f _{MCK} + 110 | ns | |
| | | 1.8 V ≤ VCC ≤ 5.5 V | | — | 2/f _{MCK} + 110 | — | 2/f _{MCK} + 110 | — | 2/f _{MCK} + 110 | ns | |
| | | 1.6 V ≤ VCC ≤ 5.5 V | | — | 2/f _{MCK} + 220 | — | 2/f _{MCK} + 220 | — | 2/f _{MCK} + 220 | ns | |

Note 1. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The setting for the Slp setup time becomes to SCKp_↓ and that for the Slp hold time becomes from SCKp_↓ when SCRmn.DCP[1:0] = 01b or 10b.

Note 2. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The setting for the delay time to SOp output becomes from SCKp_↑ when SCRmn.DCP[1:0] = 01b or 10b.

Note 3. C is the load capacitance of the SOp output line.

Note 4. Transfer rate in the Snooze mode is 1 Mbps at the maximum.

Note: Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOp pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR).

Note: • p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), gh: Port number (gh = 100 to 106, 109, 110, 112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)

• f_{MCK}: Serial array unit operation clock frequency
To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)




Figure 2.16 Connection in the simplified SPI communications with devices operating at the same voltage levels




Figure 2.17 Timing of serial transfer in the simplified SPI communications with devices operating at the same voltage levels when SCRmn.DCP[1:0] = 00b or 11b




Figure 2.18 Timing of serial transfer in the simplified SPI communications with devices operating at the same voltage levels when SCRmn.DCP[1:0] = 01b or 10b

- Note:
- p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21)
 - m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

Table 2.27 In simplified IIC communications with devices operating at the same voltage levels (1 of 2)

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions |
|-----------------------------|--|-------------------|-----------------|--------|-------------------|--------|----------------|-------|------|-----------------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| SCLr clock frequency | 2.7 V ≤ VCC ≤ 5.5 V, Cb = 50 pF, Rb = 2.7 kΩ | f _{SCL} | — | 1000*1 | — | 1000*1 | — | 400*1 | kHz | Figure 2.20 |
| | 1.8 V ≤ VCC ≤ 5.5 V, Cb = 100 pF, Rb = 3 kΩ | | — | 400*1 | — | 400*1 | — | 400*1 | kHz | |
| | 1.8 V ≤ VCC < 2.7 V, Cb = 100 pF, Rb = 5 kΩ | | — | 300*1 | — | 300*1 | — | 300*1 | kHz | |
| | 1.6 V ≤ VCC < 1.8 V, Cb = 100 pF, Rb = 5 kΩ | | — | 250*1 | — | 250*1 | — | 250*1 | kHz | |
| Hold time when SCLr is low | 2.7 V ≤ VCC ≤ 5.5 V, Cb = 50 pF, Rb = 2.7 kΩ | t _{LOW} | 475 | — | 475 | — | 1150 | — | ns | |
| | 1.8 V ≤ VCC ≤ 5.5 V, Cb = 100 pF, Rb = 3 kΩ | | 1150 | — | 1150 | — | 1150 | — | ns | |
| | 1.8 V ≤ VCC < 2.7 V, Cb = 100 pF, Rb = 5 kΩ | | 1550 | — | 1550 | — | 1550 | — | ns | |
| | 1.6 V ≤ VCC < 1.8 V, Cb = 100 pF, Rb = 5 kΩ | | 1850 | — | 1850 | — | 1850 | — | ns | |
| Hold time when SCLr is high | 2.7 V ≤ VCC ≤ 5.5 V, Cb = 50 pF, Rb = 2.7 kΩ | t _{HIGH} | 475 | — | 475 | — | 1150 | — | ns | |
| | 1.8 V ≤ VCC ≤ 5.5 V, Cb = 100 pF, Rb = 3 kΩ | | 1150 | — | 1150 | — | 1150 | — | ns | |
| | 1.8 V ≤ VCC < 2.7 V, Cb = 100 pF, Rb = 5 kΩ | | 1550 | — | 1550 | — | 1550 | — | ns | |
| | 1.6 V ≤ VCC < 1.8 V, Cb = 100 pF, Rb = 5 kΩ | | 1850 | — | 1850 | — | 1850 | — | ns | |

Table 2.27 In simplified IIC communications with devices operating at the same voltage levels (2 of 2)

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions | |
|-------------------------------|--------------|--|------------------------|-------------------|------------------------|----------------|------------------------|------|-----------------|-------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | | |
| Data setup time (reception) | $t_{SU:DAT}$ | $2.7\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $C_b = 50\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | $1/f_{MCK} + 85^{*2}$ | — | $1/f_{MCK} + 85^{*2}$ | — | $1/f_{MCK} + 145^{*2}$ | — | ns | Figure 2.20 |
| | | $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $C_b = 100\text{ pF}$, $R_b = 3\text{ k}\Omega$ | $1/f_{MCK} + 145^{*2}$ | — | $1/f_{MCK} + 145^{*2}$ | — | $1/f_{MCK} + 145^{*2}$ | — | ns | |
| | | $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$, $C_b = 100\text{ pF}$, $R_b = 5\text{ k}\Omega$ | $1/f_{MCK} + 230^{*2}$ | — | $1/f_{MCK} + 230^{*2}$ | — | $1/f_{MCK} + 230^{*2}$ | — | ns | |
| | | $1.6\text{ V} \leq V_{CC} < 1.8\text{ V}$, $C_b = 100\text{ pF}$, $R_b = 5\text{ k}\Omega$ | $1/f_{MCK} + 290^{*2}$ | — | $1/f_{MCK} + 290^{*2}$ | — | $1/f_{MCK} + 290^{*2}$ | — | ns | |
| Data hold time (transmission) | $t_{HD:DAT}$ | $2.7\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $C_b = 50\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | 0 | 305 | 0 | 305 | 0 | 305 | ns | |
| | | $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $C_b = 100\text{ pF}$, $R_b = 3\text{ k}\Omega$ | 0 | 355 | 0 | 355 | 0 | 355 | ns | |
| | | $1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$, $C_b = 100\text{ pF}$, $R_b = 5\text{ k}\Omega$ | 0 | 405 | 0 | 405 | 0 | 405 | ns | |
| | | $1.6\text{ V} \leq V_{CC} < 1.8\text{ V}$, $C_b = 100\text{ pF}$, $R_b = 5\text{ k}\Omega$ | 0 | 405 | 0 | 405 | 0 | 405 | ns | |

Note 1. The listed times must be no greater than $f_{MCK}/4$.

Note 2. Set f_{MCK} so that it does not exceed the hold time when SCLr is low or high.

Note: Select the normal input buffer and the N-ch open drain output [withstand voltage of VCC] mode for the SDAr pin and the normal output mode for the SCLr pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR).




Figure 2.19 Connection in the simplified IIC communications with devices operating at the same voltage levels




Figure 2.20 Timing of serial transfer in the simplified IIC communications with devices operating at the same voltage levels

- Note:
- $R_b[\Omega]$: Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance
 - r: IIC number (r = 00, 01, 10, 11, 20, 21), gh: Port number (gh = 100, 102, 104, 105, 110, 112, 114, 115, 201, 204, 205, 207, 208, 212, 301, 302, 403, 407, 409 to 411, 500, 502)
 - f_{MCK} : Serial array unit operation clock frequency
To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

Table 2.28 In UART communications with devices operating at different voltage levels (1.8 V, 2.5 V, 3 V) (1)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions |
|----------------------------|--|-----------------|-----------------------------------|-------------------|-----------------------------------|----------------|-----------------------------------|------|-----------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| Transfer rate Reception | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V | — | $f_{MCK}/6^{*1}$ | — | $f_{MCK}/6^{*1}$ | — | $f_{MCK}/6^{*1}$ | bps | Figure 2.22 |
| | | — | 5.3 | — | 4 | — | 0.33 | Mbps | |
| | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V | — | $f_{MCK}/6^{*1}$ | — | $f_{MCK}/6^{*1}$ | — | $f_{MCK}/6^{*1}$ | bps | |
| | | — | 5.3 | — | 4 | — | 0.33 | Mbps | |
| | 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V | — | $f_{MCK}/6^{*1}$ ^{*2} | — | $f_{MCK}/6^{*1}$ ^{*2} | — | $f_{MCK}/6^{*1}$ ^{*2} | bps | |
| | | — | 5.3 | — | 4 | — | 0.33 | Mbps | |

- Note 1. Transfer rate in the Snooze mode is within the range from 4800 to 9600 bps.
 Note 2. Use this rate with VCC ≥ Vb.
 Note 3. The maximum operating frequencies of the system clock (PCLKB) are:
 High-speed mode: 32 MHz (1.8 V ≤ VCC ≤ 5.5 V), 4 MHz (1.6 V ≤ VCC ≤ 5.5 V)
 Middle-speed mode: 24 MHz (1.8 V ≤ VCC ≤ 5.5 V), 4 MHz (1.6 V ≤ VCC ≤ 5.5 V)
 Low-speed mode: 2 MHz (1.6 V ≤ VCC ≤ 5.5 V)

Note: Select the TTL input buffer for the RXDq pin and the N-ch open drain output [withstand voltage of VCC] mode for the TXDq pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR). For VIH and VIL, see the DC characteristics with the TTL input buffer selected.

- Note:
- Vb[V]: Communication line voltage
 - q: UART number (q = 0 to 2), gh: Port number (gh = 100, 101, 109, 110, 212, 213, 402, 403, 501, 502)

- f_{MCK} : Serial array unit operation clock frequency
To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)
- Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS_A and P213PFS_A registers do not have PIM bit.

Table 2.29 In UART communications with devices operating at different voltage levels (1.8 V, 2.5 V, 3 V)
(2)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions | |
|-------------------------------|--------|--|---|-------------------|--------|----------------|--------|-------|-----------------|-------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | | |
| Transfer rate Transmission | — | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V | — | *1 | — | *1 | — | *1 | bps | Figure 2.22 |
| | | | Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 1.4 kΩ, Vb = 2.7 V | — | 2.8*2 | — | 2.8*2 | — | 2.8*2 | |
| | | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V | — | *3 | — | *3 | — | *3 | bps | |
| | | | Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 2.7 kΩ, Vb = 2.3 V | — | 1.2*4 | — | 1.2*4 | — | 1.2*4 | |
| | | 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V | — | *5 *6 | — | *5 *6 | — | *5 *6 | bps | |
| | | | Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 5.5 kΩ, Vb = 1.6 V | — | 0.43*7 | — | 0.43*7 | — | 0.43*7 | |

Note 1. The smaller maximum transfer rate derived by using $f_{MCK}/6$ or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} [\text{bps}]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100[\%]$$

This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 2. This rate is calculated as an example when the conditions described in the Conditions column are met. See *1 above to calculate the maximum transfer rate under the conditions of the customer.

Note 3. The smaller maximum transfer rate derived by using $f_{MCK}/6$ or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} [\text{bps}]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100[\%]$$

This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 4. This rate is calculated as an example when the conditions described in the Conditions column are met. See *3 above to calculate the maximum transfer rate under the conditions of the customer.

Note 5. Use this rate with VCC ≥ Vb.

Note 6. The smaller maximum transfer rate derived by using $f_{MCK}/6$ or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} [\text{bps}]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \left\{ -C_b \times R_b \times \ln \left(1 - \frac{1.5}{V_b} \right) \right\}}{\left(\frac{1}{\text{Transfer rate}} \right) \times \text{Number of transferred bits}} \times 100[\%]$$

This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 7. This rate is calculated as an example when the conditions described in the Conditions column are met. See *6 above to calculate the maximum transfer rate under the conditions of the customer.

Note: Select the TTL input buffer for the RXDq pin and the N-ch open drain output [withstand voltage of VCC] mode for the TXDq pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR). For V_{IH} and V_{IL}, see the DC characteristics with the TTL input buffer selected.




Figure 2.21 In UART communications with devices operating at different voltage levels




Figure 2.22 Bit width in the UART communications with devices operating at different voltage levels (reference)

- Note:
- R_b[Ω]: Communication line (TXDq) pull-up resistance, C_b[F]: Communication line (TXDq) load capacitance, V_b[V]: Communication line voltage
 - q: UART number (q = 0 to 2), gh: Port number (gh = 100, 101, 109, 110, 212, 213, 402, 403, 501, 502)
 - f_{MCK}: Serial array unit operation clock frequency
To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)
 - Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS_A and P213PFS_A registers do not have PIM bit.

Table 2.30 In simplified SPI communications in the master mode with devices operating at different voltage levels (2.5 V or 3 V) with the internal SCKp clock (the ratings below are only applicable to SPI00)

Conditions: VCC = 2.7 to 5.5 V, VSS = 0 V, Ta = -40 to +105°C

| Parameter | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions |
|---|--|--------------------|------|--------------------|------|--------------------|------|------|----------------------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| SCKp cycle time | $t_{KCY1} \geq 2/PCLKB$ $4.0 V \leq VCC \leq 5.5 V,$ $2.7 V \leq V_b \leq 4.0 V,$ $C_b = 20 pF,$ $R_b = 1.4 k\Omega$ $2.7 V \leq VCC < 4.0 V,$ $2.3 V \leq V_b \leq 2.7 V,$ $C_b = 20 pF,$ $R_b = 2.7 k\Omega$ | 200 | — | 200 | — | 2300 | — | ns | Figure 2.24 Figure 2.25 |
| | | 300 | — | 300 | — | 2300 | — | | |
| SCKp high-level width | $4.0 V \leq VCC \leq 5.5 V,$ $2.7 V \leq V_b \leq 4.0 V, C_b = 20 pF, R_b = 1.4 k\Omega$ | $t_{KCY1}/2 - 50$ | — | $t_{KCY1}/2 - 50$ | — | $t_{KCY1}/2 - 50$ | — | ns | |
| | $2.7 V \leq VCC < 4.0 V,$ $2.3 V \leq V_b \leq 2.7 V, C_b = 20 pF, R_b = 2.7 k\Omega$ | $t_{KCY1}/2 - 120$ | — | $t_{KCY1}/2 - 120$ | — | $t_{KCY1}/2 - 120$ | — | ns | |
| SCKp low-level width | $4.0 V \leq VCC \leq 5.5 V,$ $2.7 V \leq V_b \leq 4.0 V, C_b = 20 pF, R_b = 1.4 k\Omega$ | $t_{KCY1}/2 - 7$ | — | $t_{KCY1}/2 - 7$ | — | $t_{KCY1}/2 - 50$ | — | ns | |
| | $2.7 V \leq VCC < 4.0 V,$ $2.3 V \leq V_b \leq 2.7 V, C_b = 20 pF, R_b = 2.7 k\Omega$ | $t_{KCY1}/2 - 10$ | — | $t_{KCY1}/2 - 10$ | — | $t_{KCY1}/2 - 50$ | — | ns | |
| Slp setup time (to SCKp \uparrow) ^{*1} | $4.0 V \leq VCC \leq 5.5 V,$ $2.7 V \leq V_b \leq 4.0 V, C_b = 20 pF, R_b = 1.4 k\Omega$ | 58 | — | 58 | — | 479 | — | ns | |
| | $2.7 V \leq VCC < 4.0 V,$ $2.3 V \leq V_b \leq 2.7 V, C_b = 20 pF, R_b = 2.7 k\Omega$ | 121 | — | 121 | — | 479 | — | ns | |
| Slp hold time (from SCKp \uparrow) ^{*1} | $4.0 V \leq VCC \leq 5.5 V,$ $2.7 V \leq V_b \leq 4.0 V, C_b = 20 pF, R_b = 1.4 k\Omega$ | 10 | — | 10 | — | 10 | — | ns | |
| | $2.7 V \leq VCC < 4.0 V,$ $2.3 V \leq V_b \leq 2.7 V, C_b = 20 pF, R_b = 2.7 k\Omega$ | 10 | — | 10 | — | 10 | — | ns | |
| Delay time from SCKp \downarrow to SOp output ^{*1} | $4.0 V \leq VCC \leq 5.5 V,$ $2.7 V \leq V_b \leq 4.0 V, C_b = 20 pF, R_b = 1.4 k\Omega$ | — | 60 | — | 60 | — | 60 | ns | |
| | $2.7 V \leq VCC < 4.0 V,$ $2.3 V \leq V_b \leq 2.7 V, C_b = 20 pF, R_b = 2.7 k\Omega$ | — | 130 | — | 130 | — | 130 | ns | |
| Slp setup time (to SCKp \downarrow) ^{*2} | $4.0 V \leq VCC \leq 5.5 V,$ $2.7 V \leq V_b \leq 4.0 V, C_b = 20 pF, R_b = 1.4 k\Omega$ | 23 | — | 23 | — | 110 | — | ns | |
| | $2.7 V \leq VCC < 4.0 V,$ $2.3 V \leq V_b \leq 2.7 V, C_b = 20 pF, R_b = 2.7 k\Omega$ | 33 | — | 33 | — | 110 | — | ns | |
| Slp hold time (from SCKp \downarrow) ^{*2} | $4.0 V \leq VCC \leq 5.5 V,$ $2.7 V \leq V_b \leq 4.0 V, C_b = 20 pF, R_b = 1.4 k\Omega$ | 10 | — | 10 | — | 10 | — | ns | |
| | $2.7 V \leq VCC < 4.0 V,$ $2.3 V \leq V_b \leq 2.7 V, C_b = 20 pF, R_b = 2.7 k\Omega$ | 10 | — | 10 | — | 10 | — | ns | |
| Delay time from SCKp \uparrow to SOp output ^{*2} | $4.0 V \leq VCC \leq 5.5 V,$ $2.7 V \leq V_b \leq 4.0 V, C_b = 20 pF, R_b = 1.4 k\Omega$ | — | 10 | — | 10 | — | 10 | ns | |
| | $2.7 V \leq VCC < 4.0 V,$ $2.3 V \leq V_b \leq 2.7 V, C_b = 20 pF, R_b = 2.7 k\Omega$ | — | 10 | — | 10 | — | 10 | ns | |

Note 1. This setting applies when SCRmn.DCP[1:0] = 00b or 11b.

Note 2. This setting applies when SCRmn.DCP[1:0] = 01b or 10b.

Note: Select the TTL input buffer for the Slp pin and the N-ch open drain output [withstand voltage of VCC] mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR). For V_{IH} and V_{IL}, see the DC characteristics with the TTL input buffer selected.

- Note:
- R_b[Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - p: Simplified SPI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), gh: Port number (gh = 100 to 103, 112, 201, 500 to 502)
 - f_{MCK}: Serial array unit operation clock frequency

To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00)

Table 2.31 In simplified SPI communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock (1)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | | | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions | |
|-----------------------|-----------------------------|--|------------|--------------------|------|--------------------|------|--------------------|------|------|----------------------------|----|
| | | | | Min. | Max. | Min. | Max. | Min. | Max. | | | |
| SCKp cycle time | $t_{KCY1} \geq 4/$ PCLKB | $4.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}$, $C_b = 30 \text{ pF}$, $R_b = 1.4 \text{ k}\Omega$ | t_{KCY1} | 300 | — | 300 | — | 2300 | — | ns | Figure 2.24 Figure 2.25 | |
| | | $2.7 \text{ V} \leq \text{VCC} < 4.0 \text{ V}$, $2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}$, $C_b = 30 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$ | | 500 | — | 500 | — | 2300 | — | | | ns |
| | | $1.8 \text{ V} \leq \text{VCC} < 3.3 \text{ V}$, $1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}^{*1}$, $C_b = 30 \text{ pF}$, $R_b = 5.5 \text{ k}\Omega$ | | 1150 | — | 1150 | — | 2300 | — | | | ns |
| SCKp high-level width | | $4.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}$, $C_b = 30 \text{ pF}$, $R_b = 1.4 \text{ k}\Omega$ | t_{KH1} | $t_{KCY1/2} - 75$ | — | $t_{KCY1/2} - 75$ | — | $t_{KCY1/2} - 75$ | — | ns | | |
| | | $2.7 \text{ V} \leq \text{VCC} < 4.0 \text{ V}$, $2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}$, $C_b = 30 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$ | | $t_{KCY1/2} - 170$ | — | $t_{KCY1/2} - 170$ | — | $t_{KCY1/2} - 170$ | — | | | ns |
| | | $1.8 \text{ V} \leq \text{VCC} < 3.3 \text{ V}$, $1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}^{*1}$, $C_b = 30 \text{ pF}$, $R_b = 5.5 \text{ k}\Omega$ | | $t_{KCY1/2} - 458$ | — | $t_{KCY1/2} - 458$ | — | $t_{KCY1/2} - 458$ | — | | | ns |
| SCKp low-level width | | $4.0 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}$, $C_b = 30 \text{ pF}$, $R_b = 1.4 \text{ k}\Omega$ | t_{KL1} | $t_{KCY1/2} - 12$ | — | $t_{KCY1/2} - 12$ | — | $t_{KCY1/2} - 50$ | — | ns | | |
| | | $2.7 \text{ V} \leq \text{VCC} < 4.0 \text{ V}$, $2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}$, $C_b = 30 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$ | | $t_{KCY1/2} - 18$ | — | $t_{KCY1/2} - 18$ | — | $t_{KCY1/2} - 50$ | — | | | ns |
| | | $1.8 \text{ V} \leq \text{VCC} < 3.3 \text{ V}$, $1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}^{*1}$, $C_b = 30 \text{ pF}$, $R_b = 5.5 \text{ k}\Omega$ | | $t_{KCY1/2} - 50$ | — | $t_{KCY1/2} - 50$ | — | $t_{KCY1/2} - 50$ | — | | | ns |

Note 1. Use this setting with $\text{VCC} \geq \text{V}_b$.

Note: Select the TTL input buffer for the SIp pin and the N-ch open drain output [withstand voltage of VCC] mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR). For V_{IH} and V_{IL} , see the DC characteristics with the TTL input buffer selected.

Table 2.32 In simplified SPI communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock (2)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions |
|---------------------------------------|---|--------|-----------------|------|-------------------|------|----------------|------|------|----------------------------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| Slp setup time (to SCKp↑)*1 | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ | tSIK1 | 81 | — | 81 | — | 479 | — | ns | Figure 2.24 Figure 2.25 |
| | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ | | 177 | — | 177 | — | 479 | — | ns | |
| | 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ² , Cb = 30 pF, Rb = 5.5 kΩ | | 479 | — | 479 | — | 479 | — | ns | |
| Slp hold time (from SCKp↑)*1 | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ | tKSI1 | 19 | — | 19 | — | 19 | — | ns | |
| | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ | | 19 | — | 19 | — | 19 | — | ns | |
| | 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ² , Cb = 30 pF, Rb = 5.5 kΩ | | 19 | — | 19 | — | 19 | — | ns | |
| Delay time from SCKp↓ to SOp output*1 | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ | tKSO1 | — | 100 | — | 100 | — | 100 | ns | |
| | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ | | — | 195 | — | 195 | — | 195 | ns | |
| | 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ² , Cb = 30 pF, Rb = 5.5 kΩ | | — | 483 | — | 483 | — | 483 | ns | |

Note 1. This setting applies when SCRmn.DCP[1:0] = 00b or 11b.

Note 2. Use this setting with VCC ≥ Vb.

Note: Select the TTL input buffer for the Slp pin and the N-ch open drain output [withstand voltage of VCC] mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR). For VIH and VIL, see the DC characteristics with the TTL input buffer selected.

Table 2.33 In simplified SPI communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock (3)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions |
|---------------------------------------|-------------------|-----------------|------|-------------------|------|----------------|------|------|----------------------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| Slp setup time (to SCKp↓)*1 | t _{SIK1} | 44 | — | 44 | — | 110 | — | ns | Figure 2.24 Figure 2.25 |
| | | 44 | — | 44 | — | 110 | — | ns | |
| | | 110 | — | 110 | — | 110 | — | ns | |
| Slp hold time (from SCKp↓)*1 | t _{KS11} | 19 | — | 19 | — | 19 | — | ns | |
| | | 19 | — | 19 | — | 19 | — | ns | |
| | | 19 | — | 19 | — | 19 | — | ns | |
| Delay time from SCKp↑ to SOp output*1 | t _{KS01} | — | 25 | — | 25 | — | 25 | ns | |
| | | — | 25 | — | 25 | — | 25 | ns | |
| | | — | 25 | — | 25 | — | 25 | ns | |

Note 1. This setting applies when SCRmn.DCP[1:0] = 01b or 10b.

Note 2. Use this setting with VCC ≥ V_b.

Note: Select the TTL input buffer for the Slp pin and the N-ch open drain output [withstand voltage of VCC] mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR). For V_{IH} and V_{IL}, see the DC characteristics with the TTL input buffer selected.




Figure 2.23 Connection in the simplified SPI communications with devices operating at different voltage levels

Note: • R_b[Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage

- p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number, n: Channel number (mn = 00 to 03, 10, 11), gh: Port number (gh = 100 to 106, 109, 110, 112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)
- f_{MCK} : Serial array unit operation clock frequency
To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)
- Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS_A and P213PFS_A registers do not have PIM bit.




Figure 2.24 Timing of serial transfer in the simplified SPI communications in the master mode with devices operating at different voltage levels when SCRmn.DCP[1:0] = 00b or 11b




Figure 2.25 Timing of serial transfer in the simplified SPI communications in the master mode with devices operating at different voltage levels when SCRmn.DCP[1:0] = 01b or 10b

- Note:
- p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number, n: Channel number (mn = 00 to 03, 10, 11), gh: Port number (gh = 100 to 106, 109, 110, 112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)
 - Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS_A and P213PFS_A registers do not have PIM bit.

Table 2.34 In simplified SPI communications in the slave mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the external SCKp clock

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions | | |
|---|--|-------------------------------------|--|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|--------------------------|----------------------------|----|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | | | |
| SCKp cycle time ^{*1} | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V | 24 MHz < fMCK | t _{KCY2} | 14/f _{MCK} | — | — | — | — | ns | Figure 2.27 Figure 2.28 | |
| | | 20 MHz < fMCK ≤ 24 MHz | | 12/f _{MCK} | — | 12/f _{MCK} | — | — | ns | | |
| | | 8 MHz < fMCK ≤ 20 MHz | | 10/f _{MCK} | — | 10/f _{MCK} | — | — | ns | | |
| | | 4 MHz < fMCK ≤ 8 MHz | | 8/f _{MCK} | — | 8/f _{MCK} | — | — | ns | | |
| | | fMCK ≤ 4 MHz | | 6/f _{MCK} | — | 6/f _{MCK} | — | 10/f _{MCK} | — | | ns |
| | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V | 24 MHz < fMCK | t _{KCY2} | 20/f _{MCK} | — | — | — | — | ns | | |
| | | 20 MHz < fMCK ≤ 24 MHz | | 16/f _{MCK} | — | 16/f _{MCK} | — | — | ns | | |
| | | 16 MHz < fMCK ≤ 20 MHz | | 14/f _{MCK} | — | 14/f _{MCK} | — | — | ns | | |
| | | 8 MHz < fMCK ≤ 16 MHz | | 12/f _{MCK} | — | 12/f _{MCK} | — | — | ns | | |
| | | 4 MHz < fMCK ≤ 8 MHz | | 8/f _{MCK} | — | 8/f _{MCK} | — | — | ns | | |
| | 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ² | 24 MHz < fMCK | t _{KCY2} | 6/f _{MCK} | — | 6/f _{MCK} | — | 10/f _{MCK} | — | | ns |
| | | 20 MHz < fMCK ≤ 24 MHz | | 48/f _{MCK} | — | — | — | — | ns | | |
| | | 16 MHz < fMCK ≤ 20 MHz | | 36/f _{MCK} | — | 36/f _{MCK} | — | — | ns | | |
| | | 8 MHz < fMCK ≤ 16 MHz | | 32/f _{MCK} | — | 32/f _{MCK} | — | — | ns | | |
| | | 4 MHz < fMCK ≤ 8 MHz | | 26/f _{MCK} | — | 26/f _{MCK} | — | — | ns | | |
| SCKp high-/low-level width | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V | t _{KH2} , t _{KL2} | t _{KCY2} /2 - 12 | — | t _{KCY2} /2 - 12 | — | t _{KCY2} /2 - 50 | — | ns | | |
| | | | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V | t _{KCY2} /2 - 18 | — | t _{KCY2} /2 - 18 | — | t _{KCY2} /2 - 50 | — | ns | |
| | | | 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ² | t _{KCY2} /2 - 50 | — | t _{KCY2} /2 - 50 | — | t _{KCY2} /2 - 50 | — | ns | |
| Slp setup time (to SCKp _↑) ^{*3} | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V | t _{Slk2} | 1/f _{MCK} + 20 | — | 1/f _{MCK} + 20 | — | 1/f _{MCK} + 30 | — | ns | | |
| | | | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V | 1/f _{MCK} + 20 | — | 1/f _{MCK} + 20 | — | 1/f _{MCK} + 30 | — | ns | |
| | | | 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ² | 1/f _{MCK} + 30 | — | 1/f _{MCK} + 30 | — | 1/f _{MCK} + 30 | — | ns | |
| Slp hold time (from SCKp _↑) ^{*3} | | t _{Slh2} | 1/f _{MCK} + 31 | — | 1/f _{MCK} + 31 | — | 1/f _{MCK} + 31 | — | ns | | |
| Delay time from SCKp _↓ to SOp output ^{*4} | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ | t _{KSO2} | — | 2/f _{MCK} + 120 | — | 2/f _{MCK} + 120 | — | 2/f _{MCK} + 573 | ns | | |
| | | | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ | — | 2/f _{MCK} + 214 | — | 2/f _{MCK} + 214 | — | 2/f _{MCK} + 573 | ns | |
| | | | 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ² , Cb = 30 pF, Rb = 5.5 kΩ | — | 2/f _{MCK} + 573 | — | 2/f _{MCK} + 573 | — | 2/f _{MCK} + 573 | ns | |

Note 1. Transfer rate in the Snooze mode: 1 Mbps (max.)

Note 2. Use this setting with VCC ≥ Vb.

Note 3. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The Slp setup time becomes to SCKp_↓ and Slp hold time becomes from SCKp_↓ when SCRmn.DCP[1:0] = 01b or 10b.

Note 4. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The delay time to SOp output becomes from SCKp_↑ when SCRmn.DCP[1:0] = 01b or 10b.

Note: Select the TTL input buffer for the Slp pin and the N-ch open drain output [withstand voltage of VCC] mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR). For VIH and VIL, see the DC characteristics with the TTL input buffer selected.




Figure 2.26 Connection in the simplified SPI communications with devices operating at different voltage levels

- Note:
- $R_b[\Omega]$: Communication line (SO_p) pull-up resistance, $C_b[F]$: Communication line (SO_p) load capacitance, $V_b[V]$: Communication line voltage
 - p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number, n: Channel number (mn = 00 to 03, 10, 11), gh: Port number (gh = 100 to 106, 109, 110, 112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)
 - f_{MCK} : Serial array unit operation clock frequency
To set this operating clock, use the CKS bit in the serial mode register mn (SMR_{mn}).
m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)
 - Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS_A and P213PFS_A registers do not have PIM bit.




Figure 2.27 Timing of serial transfer in the simplified SPI communications in the slave mode with devices operating at different voltage levels when SCR_{mn}.DCP[1:0] = 00b or 11b




Figure 2.28 Timing of serial transfer in the simplified SPI communications in the slave mode with devices operating at different voltage levels when SCRmn.DCP[1:0] = 01b or 10b

- Note:
- p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number, n: Channel number (mn = 00 to 03, 10, 11), gh: Port number (gh = 100 to 106, 109, 110, 112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)
 - Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS_A and P213PFS_A registers do not have PIM bit.

Table 2.35 Simplified IIC communications with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) (1 of 2)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions |
|-----------------------------|--|-----------------|--------------------|-------------------|--------------------|----------------|-------------------|------|-----------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| SCLr clock frequency | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 50\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | — | 1000 ^{*1} | — | 1000 ^{*1} | — | 300 ^{*1} | kHz | Figure 2.30 |
| | | — | 1000 ^{*1} | — | 1000 ^{*1} | — | 300 ^{*1} | | |
| | | — | 400 ^{*1} | — | 400 ^{*1} | — | 300 ^{*1} | | |
| | | — | 400 ^{*1} | — | 400 ^{*1} | — | 300 ^{*1} | | |
| | | — | 300 ^{*1} | — | 300 ^{*1} | — | 300 ^{*1} | | |
| Hold time when SCLr is low | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 50\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | 475 | — | 475 | — | 1550 | — | ns | |
| | | 475 | — | 475 | — | 1550 | — | | |
| | | 1150 | — | 1550 | — | 1550 | — | | |
| | | 1150 | — | 1550 | — | 1550 | — | | |
| | | 1550 | — | 1550 | — | 1550 | — | | |
| Hold time when SCLr is high | $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 50\text{ pF}$, $R_b = 2.7\text{ k}\Omega$ | 245 | — | 245 | — | 610 | — | ns | |
| | | 200 | — | 200 | — | 610 | — | | |
| | | 675 | — | 675 | — | 610 | — | | |
| | | 600 | — | 600 | — | 610 | — | | |
| | | 610 | — | 610 | — | 610 | — | | |

Table 2.35 Simplified IIC communications with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) (2 of 2)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | High-speed mode | | Middle-speed mode | | Low-speed mode | | Unit | Test Conditions | |
|-------------------------------|---|-----------------|----------------------------|-------------------|----------------------------|----------------|----------------------------|------|-----------------|-------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | | | |
| Data setup time (reception) | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ | tSU:DAT | 1/fMCK + 135 ⁻³ | — | 1/fMCK + 135 ⁻³ | — | 1/fMCK + 190 ⁻³ | — | ns | Figure 2.30 |
| | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ | | 1/fMCK + 135 ⁻³ | — | 1/fMCK + 135 ⁻³ | — | 1/fMCK + 190 ⁻³ | — | ns | |
| | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ | | 1/fMCK + 190 ⁻³ | — | 1/fMCK + 190 ⁻³ | — | 1/fMCK + 190 ⁻³ | — | ns | |
| | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ | | 1/fMCK + 190 ⁻³ | — | 1/fMCK + 190 ⁻³ | — | 1/fMCK + 190 ⁻³ | — | ns | |
| | 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ² , Cb = 100 pF, Rb = 5.5 kΩ | | 1/fMCK + 190 ⁻³ | — | 1/fMCK + 190 ⁻³ | — | 1/fMCK + 190 ⁻³ | — | ns | |
| Data hold time (transmission) | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ | tHD:DAT | 0 | 305 | 0 | 305 | 0 | 305 | ns | |
| | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ | | 0 | 305 | 0 | 305 | 0 | 305 | ns | |
| | 4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ | | 0 | 355 | 0 | 355 | 0 | 355 | ns | |
| | 2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ | | 0 | 355 | 0 | 355 | 0 | 355 | ns | |
| | 1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ² , Cb = 100 pF, Rb = 5.5 kΩ | | 0 | 405 | 0 | 405 | 0 | 405 | ns | |

Note 1. The listed times must be no greater than fMCK/4.

Note 2. Use this setting with VCC ≥ Vb.

Note 3. Set fMCK so that it does not exceed the hold time when SCLr is low or high.

Note: Select the TTL input buffer and the N-ch open drain output [withstand voltage of VCC] mode for the SDAr pin and the N-ch open drain output [withstand voltage of VCC] mode for the SCLr pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR). For VIH and VIL, see the DC characteristics with the TTL input buffer selected.




Figure 2.29 Connection in the IIC communications with devices operating at different voltage levels




Figure 2.30 Timing of serial transfer in simplified IIC communications with devices operating at different voltage levels

- Note:
- $R_b[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance, $V_b[V]$: Communication line voltage
 - r: Simplified IIC number (r = 00, 01, 10, 11, 20, 21), gh: Port number (gh = 100, 102, 104, 105, 110, 112, 114, 115, 201, 204, 205, 207, 208, 212, 301, 302, 403, 407, 409 to 411, 500, 502)
 - f_{MCK} : Serial array unit operation clock frequency
To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

2.5.2 UART Interface (UARTA)

Table 2.36 UARTA communications

Conditions: $V_{CC} = 1.6$ to 5.5 V, $V_{SS} = 0$ V, $T_a = -40$ to $+125^\circ\text{C}$

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Test conditions |
|---------------|--------|------|------|--------|------|-----------------|
| Transfer rate | — | 200 | 0 | 153600 | bps | — |

Note: Select the normal input buffer for the RXDAn pin and the normal output mode for the TXDAn pin by using the Port gh Pin Function Select Register (PghPFS_A.PIM and PghPFS_A.NCODR).

Note: n: Unit number (n = 0, 1), gh: Port number (gh = 100 to 103, 105, 106, 109, 110, 205, 206 to 208, 212, 213, 301, 302, 402, 403, 410, 411, 501, 502)

Note: Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS_A and P213PFS_A registers do not have PIM bit.

2.5.3 I²C Bus Interface (IICA)

Table 2.37 I²C standard mode

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | | Symbol | Min. | Typ. | Max. | Unit | Test conditions |
|---------------------------------|------------------------------|---------------------|------|------|------|------|-----------------|
| SCLAn clock frequency | Standard mode: PCLKB ≥ 1 MHz | f _{SCL} | 0 | — | 100 | kHz | Figure 2.31 |
| Setup time of restart condition | — | t _{SU:STA} | 4.7 | — | — | μs | |
| Hold time*1 | — | t _{HD:STA} | 4 | — | — | μs | |
| Hold time when SCLAn is low | — | t _{LOW} | 4.7 | — | — | μs | |
| Hold time when SCLAn is high | — | t _{HIGH} | 4 | — | — | μs | |
| Data setup time (reception) | — | t _{SU:DAT} | 250 | — | — | ns | |
| Data hold time (transmission)*2 | — | t _{HD:DAT} | 0 | — | 3.45 | μs | |
| Setup time of stop condition | — | t _{SU:STO} | 4 | — | — | μs | |
| Bus-free time | — | t _{BUF} | 4.7 | — | — | μs | |

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.

 Note 2. The maximum value of t_{HD:DAT} applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Note: n: Unit number (0,1)

Note: Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS_A and P213PFS_A registers do not have PIM bit.

 Note: The maximum value of communication line capacitance (C_b) and communication line pull-up resistor (R_b) are as follows.

$$C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$$

Table 2.38 I²C fast mode

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | | Symbol | Min. | Typ. | Max. | Unit | Test conditions |
|---------------------------------|---|---------------------|------|------|------|------|-----------------|
| SCLAn clock frequency | Fast mode: PCLKB ≥ 3.5 MHz 1.8 V ≤ VCC ≤ 5.5 V | f _{SCL} | 0 | — | 400 | kHz | Figure 2.31 |
| Setup time of restart condition | 1.8 V ≤ VCC ≤ 5.5 V | t _{SU:STA} | 0.6 | — | — | μs | |
| Hold time*1 | 1.8 V ≤ VCC ≤ 5.5 V | t _{HD:STA} | 0.6 | — | — | μs | |
| Hold time when SCLAn is low | 1.8 V ≤ VCC ≤ 5.5 V | t _{LOW} | 1.3 | — | — | μs | |
| Hold time when SCLAn is high | 1.8 V ≤ VCC ≤ 5.5 V | t _{HIGH} | 0.6 | — | — | μs | |
| Data setup time (reception) | 1.8 V ≤ VCC ≤ 5.5 V | t _{SU:DAT} | 100 | — | — | ns | |
| Data hold time (transmission)*2 | 1.8 V ≤ VCC ≤ 5.5 V | t _{HD:DAT} | 0 | — | 0.9 | μs | |
| Setup time of stop condition | 1.8 V ≤ VCC ≤ 5.5 V | t _{SU:STO} | 0.6 | — | — | μs | |
| Bus-free time | 1.8 V ≤ VCC ≤ 5.5 V | t _{BUF} | 1.3 | — | — | μs | |

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.

 Note 2. The maximum value of t_{HD:DAT} applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Note: Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS_A and P213PFS_A registers do not have PIM bit.

 Note: The maximum value of communication line capacitance (C_b) and communication line pull-up resistor (R_b) are as follows.

$$C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$$

Table 2.39 I²C fast mode plus

Conditions: VCC = 2.7 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | | Symbol | Min. | Typ. | Max. | Unit | Test conditions |
|---------------------------------|---|---------------------|------|------|------|------|-----------------|
| SCLAn clock frequency | Fast mode plus: PCLKB ≥ 10 MHz 2.7 V ≤ VCC ≤ 5.5 V | f _{SCL} | 0 | — | 1000 | kHz | Figure 2.31 |
| Setup time of restart condition | 2.7 V ≤ VCC ≤ 5.5 V | t _{SU:STA} | 0.26 | — | — | μs | |
| Hold time*1 | 2.7 V ≤ VCC ≤ 5.5 V | t _{HD:STA} | 0.26 | — | — | μs | |
| Hold time when SCLAn is low | 2.7 V ≤ VCC ≤ 5.5 V | t _{LOW} | 0.5 | — | — | μs | |
| Hold time when SCLAn is high | 2.7 V ≤ VCC ≤ 5.5 V | t _{HIGH} | 0.26 | — | — | μs | |
| Data setup time (reception) | 2.7 V ≤ VCC ≤ 5.5 V | t _{SU:DAT} | 50 | — | — | ns | |
| Data hold time (transmission)*2 | 2.7 V ≤ VCC ≤ 5.5 V | t _{HD:DAT} | 0 | — | 0.45 | μs | |
| Setup time of stop condition | 2.7 V ≤ VCC ≤ 5.5 V | t _{SU:STO} | 0.26 | — | — | μs | |
| Bus-free time | 2.7 V ≤ VCC ≤ 5.5 V | t _{BUF} | 0.5 | — | — | μs | |

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.

Note 2. The maximum value of t_{HD:DAT} applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Note: Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS_A and P213PFS_A registers do not have PIM bit.

Note: The maximum value of communication line capacitance (C_b) and communication line pull-up resistor (R_b) are as follows.

$$C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$$




Figure 2.31 IICA serial transfer timing

2.6 Analog Characteristics

2.6.1 A/D Converter Characteristics

Table 2.40 A/D conversion characteristics in Normal modes 1 and 2 (1 of 2)

Conditions: 2.4 V ≤ VREFH0 ≤ VCC ≤ 5.5 V, VSS = 0 V, Ta = -40 to +125 °C

Reference voltage range applied to the VREFH0 (ADREFP[1:0] = 01b) and VREFL0 (ADREFM = 1b).

Target pins: AN000 to AN012, AN021 to AN022, internal reference voltage, and temperature sensor output voltage

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions |
|------------------|-----------------|-----|-----|-----|------|-----------------|
| Resolution | RES | 8 | — | 12 | bit | — |
| Conversion clock | f _{AD} | 1 | — | 32 | MHz | — |

Table 2.40 A/D conversion characteristics in Normal modes 1 and 2 (2 of 2)

Conditions: $2.4\text{ V} \leq V_{REFH0} \leq V_{CC} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+125\text{ }^\circ\text{C}$

Reference voltage range applied to the V_{REFH0} ($ADREFP[1:0] = 01b$) and V_{REFL0} ($ADREFM = 1b$).

Target pins: AN000 to AN012, AN021 to AN022, internal reference voltage, and temperature sensor output voltage

| Parameter | | Symbol | Min | Typ | Max | Unit | Test conditions |
|--|-------------------|------------|-----|------|-------------|------|--|
| Overall error ^{*1 *3 *4 *5} | 12-bit resolution | AINL | — | — | ±7.5 | LSB | $4.5\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ±9.0 | LSB | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ±9.0 | LSB | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| Conversion time ^{*6} | 12-bit resolution | t_{CONV} | 2.0 | — | — | μs | $4.5\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | 2.0 | — | — | μs | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | 2.0 | — | — | μs | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| Zero-scale error ^{*1 *2 *3 *4 *5} | 12-bit resolution | E_{ZS} | — | — | ±0.17 | %FSR | $4.5\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ±0.21 | %FSR | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ±0.21 | %FSR | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| Full-scale error ^{*1 *2 *3 *4 *5} | 12-bit resolution | E_{FS} | — | — | ±0.17 | %FSR | $4.5\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ±0.21 | %FSR | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ±0.21 | %FSR | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| Integral linearity error ^{*1 *4 *5} | 12-bit resolution | ILE | — | — | ±3.0 | LSB | $4.5\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ±3.0 | LSB | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ±3.0 | LSB | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| Differential linearity error ^{*1} | 12-bit resolution | DLE | — | ±1.0 | — | LSB | $4.5\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | ±1.0 | — | LSB | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | ±1.0 | — | LSB | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| Analog input voltage | | V_{AIN} | 0 | — | V_{REFH0} | V | — |

Note 1. This value does not include the quantization error ($\pm 1/2$ LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When pins AN021 to AN022 are selected as the target pins for conversion, the maximum values are as follows.

Overall error: Add ± 3 LSB to the maximum value.

Zero-scale/full-scale error: Add $\pm 0.04\%$ FSR to the maximum value.

Note 4. When reference voltage (+) = V_{CC} ($ADREFP[1:0] = 00b$) and reference voltage (-) = V_{SS} ($ADREFM = 0b$), the maximum values are as follows.

Overall error: Add ± 10 LSB to the maximum value.

Zero-scale/full-scale error: Add $\pm 0.25\%$ FSR to the maximum value.

Integral linearity error: Add ± 4 LSB to the maximum value.

Note 5. When $V_{REFH0} < V_{CC}$, the maximum values are as follows.

Overall error / Zero-scale error / Full-scale error: Add $\pm 0.75\text{ LSB} \times (V_{CC} - V_{REFH0})$ to the maximum value.

Integral linearity error: Add $\pm 0.2\text{ LSB} \times (V_{CC} - V_{REFH0})$ to the maximum value.

Note 6. When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least 5 μs. Accordingly, use standard mode 2 with the longer sampling time.

Table 2.41 A/D conversion characteristics in Low-voltage modes 1 and 2 (1) (1 of 2)

Conditions: $1.6\text{ V} \leq V_{REFH0} \leq V_{CC} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+125\text{ }^\circ\text{C}$

Reference voltage range applied to the V_{REFH0} ($ADREFP[1:0] = 01b$) and V_{REFL0} ($ADREFM = 1b$).

Target pins: AN000 to AN012, AN021 to AN022, internal reference voltage^{*7}, and temperature sensor output voltage^{*7}.

| Parameter | | Symbol | Min | Typ | Max | Unit | Test conditions |
|--------------------------------------|-------------------|----------|-----|-----|-------|------|--|
| Resolution | | RES | 8 | — | 12 | bit | — |
| Conversion clock | | f_{AD} | 1 | — | 24 | MHz | — |
| Overall error ^{*1 *3 *4 *5} | 12-bit resolution | AINL | — | — | ±9 | LSB | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ±9 | LSB | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ±11.5 | LSB | $1.8\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ±12.0 | LSB | $1.6\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |

Table 2.41 A/D conversion characteristics in Low-voltage modes 1 and 2 (1) (2 of 2)

Conditions: $1.6\text{ V} \leq V_{REFH0} \leq V_{CC} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+125^\circ\text{C}$

Reference voltage range applied to the V_{REFH0} ($ADREFP[1:0] = 01b$) and V_{REFL0} ($ADREFM = 1b$).

Target pins: AN000 to AN012, AN021 to AN022, internal reference voltage^{*7}, and temperature sensor output voltage^{*7}.

| Parameter | | Symbol | Min | Typ | Max | Unit | Test conditions |
|--|-------------------|------------|------|-----------|-------------|---------------|--|
| Conversion time ^{*6} | 12-bit resolution | t_{CONV} | 3.3 | — | — | μs | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | 5.0 | — | — | μs | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | 10.0 | — | — | μs | $1.8\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | 20.0 | — | — | μs | $1.6\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| Zero-scale error ^{*1 *2 *3 *4 *5} | 12-bit resolution | E_{ZS} | — | — | ± 0.21 | %FSR | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ± 0.21 | %FSR | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ± 0.27 | %FSR | $1.8\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ± 0.28 | %FSR | $1.6\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| Full-scale error ^{*1 *2 *3 *4 *5} | 12-bit resolution | E_{FS} | — | — | ± 0.21 | %FSR | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ± 0.21 | %FSR | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ± 0.27 | %FSR | $1.8\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ± 0.28 | %FSR | $1.6\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| Integral linearity error ^{*1 *4 *5} | 12-bit resolution | ILE | — | — | ± 4.0 | LSB | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ± 4.0 | LSB | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ± 4.5 | LSB | $1.8\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | — | ± 4.5 | LSB | $1.6\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| Differential linearity error ^{*1} | 12-bit resolution | DLE | — | ± 1.5 | — | LSB | $2.7\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | ± 1.5 | — | LSB | $2.4\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | ± 2.0 | — | LSB | $1.8\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| | | | — | ± 2.0 | — | LSB | $1.6\text{ V} \leq V_{REFH0} = V_{CC} \leq 5.5\text{ V}$ |
| Analog input voltage | | V_{AIN} | 0 | — | V_{REFH0} | V | — |

Note 1. This value does not include the quantization error ($\pm 1/2$ LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When pins AN021 to AN022 are selected as the target pins for conversion, the maximum values are as follows.

Overall error: Add ± 3 LSB to the maximum value.

Zero-scale/full-scale error: Add $\pm 0.04\%$ FSR to the maximum value.

Note 4. When reference voltage (+) = V_{CC} ($ADREFP[1:0] = 00b$) and reference voltage (-) = V_{SS} ($ADREFM = 0b$), the maximum values are as follows.

Overall error: Add ± 10 LSB to the maximum value.

Zero-scale/full-scale error: Add $\pm 0.25\%$ FSR to the maximum value.

Integral linearity error: Add ± 4 LSB to the maximum value.

Note 5. When $V_{REFH0} < V_{CC}$, the maximum values are as follows.

Overall error / Zero-scale error / Full-scale error: Add ± 0.75 LSB $\times (V_{CC} - V_{REFH0})$ to the maximum value.

Integral linearity error: Add ± 0.2 LSB $\times (V_{CC} - V_{REFH0})$ to the maximum value.

Note 6. When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least $5\ \mu\text{s}$. Accordingly, use standard mode 2 with the longer sampling time, and use the conversion clock (f_{AD}) of no more than 16 MHz .

Note 7. If the internal reference voltage or temperature sensor output voltage is to be A/D converted, V_{CC} must be at least 1.8 V .

Table 2.42 A/D conversion characteristics in Low-voltage modes 1 and 2 (2) (1 of 2)

Conditions: $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+125^\circ\text{C}$

Reference voltage range applied to the internal reference voltage ($ADREFP[1:0] = 10b$) and V_{REFL0} ($ADREFM = 1b$).

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions |
|---|----------|-----|-----|-----------|------|--|
| Resolution | RES | 8 | | | bit | — |
| Conversion clock | f_{AD} | 1 | — | 2 | MHz | $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ |
| Zero-scale error ^{*1 *2 *4} | E_{ZS} | — | — | ± 0.6 | %FSR | $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ |
| Integral linearity error ^{*1 *4} | ILE | — | — | ± 2.0 | LSB | $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ |

Table 2.42 A/D conversion characteristics in Low-voltage modes 1 and 2 (2) (2 of 2)

Conditions: $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+125^\circ\text{C}$

Reference voltage range applied to the internal reference voltage ($ADREFP[1:0] = 10b$) and $VREFL0$ ($ADREFM = 1b$).

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions |
|--------------------------------|-----------|-----|-----------|----------------|------|--|
| Differential linearity error*1 | DLE | — | ± 1.0 | — | LSB | $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ |
| Analog input voltage | V_{AIN} | 0 | — | V_{BGR}^{*3} | V | — |

Note 1. This value does not include the quantization error ($\pm 1/2$ LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. Refer to Table 2.44.

Note 4. When the reference voltage (-) is selected as V_{SS} , the maximum values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the maximum value.

Integral linearity error: Add ± 0.5 LSB to the maximum value.

Table 2.43 Resistance and capacitance values of equivalent circuit (Reference data)

| Parameter | Min | Typ | Max | Unit | Test conditions | | |
|--------------------------|----------------------------|--|-----|------|---------------------------------------|------------|---------------------------------------|
| Analog input capacitance | C_{in} | Refer to I/O input capacitance (C_{in}), see Table 2.11. | | | | | |
| | C_s^{*2} | High-precision channel*1 | — | — | 9 | pF | — |
| | | Normal-precision channel*1 | — | — | 10 | | — |
| Analog input resistance | R_s^{*2} | High-precision channel*1 | — | — | 11 | k Ω | $V_{CC} = 2.4\text{ to }5.5\text{ V}$ |
| | | | — | — | 55 | | $V_{CC} = 1.8\text{ to }2.4\text{ V}$ |
| | | | — | — | 110 | | $V_{CC} = 1.6\text{ to }1.8\text{ V}$ |
| | Normal-precision channel*1 | — | — | 12 | $V_{CC} = 2.4\text{ to }5.5\text{ V}$ | | |
| | | — | — | 60 | $V_{CC} = 1.8\text{ to }2.4\text{ V}$ | | |
| | | — | — | 120 | $V_{CC} = 1.6\text{ to }1.8\text{ V}$ | | |

Note 1. AN000 to AN012 are high-precision channels. AN021 and AN022 are normal-precision channels.

Note 2. These values are based on simulation. They are not production tested.

Figure 2.32 shows the equivalent circuit for analog input.




Figure 2.32 Equivalent circuit for analog input




Figure 2.33 Illustration of 12-bit A/D converter characteristic terms

Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of the analog input voltage (1-LSB width), which can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as the analog input voltage. For example, if 12-bit resolution is used and the reference voltage $V_{REFH0} = 3.072$ V, then 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, and 1.5 mV are used as the analog input voltages. If the analog input voltage is 6 mV, an absolute accuracy of ± 5 LSB means that the actual A/D conversion result is in the range of 0x003 to 0x00D, though an output code of 0x008 can be expected from the theoretical A/D conversion characteristics.

Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

Offset error

Offset error is the difference between the transition point of the ideal first output code and the actual first output code.

Full-scale error

Full-scale error is the difference between the transition point of the ideal last output code and the actual last output code.

2.6.2 Temperature Sensor/Internal Reference Voltage Characteristics

Table 2.44 Temperature sensor/internal reference voltage characteristics

Conditions: $1.8\text{ V} \leq V_{CC} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+125\text{ }^\circ\text{C}$

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions |
|-----------------------------------|--------------|------|------|------|---------------|-----------------|
| Temperature sensor output voltage | V_{TMPS25} | — | 1.05 | — | V | 25 °C |
| Internal reference voltage | V_{BGR} | 1.40 | 1.48 | 1.56 | V | — |
| Temperature coefficient | F_{VTMPS} | — | -3.3 | — | mV/°C | — |
| Operation stabilization wait time | t_{AMP} | 5 | — | — | μs | — |

2.6.3 POR Characteristics

Table 2.45 POR characteristics

Conditions: $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+125\text{ }^\circ\text{C}$

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
|-----------------------|------------------------|------|------|------|---------------|-----------------|
| Detection voltage | V_{POR} V_{PDR} | 1.43 | 1.50 | 1.57 | V | — |
| Minimum pulse width*1 | TPW | 300 | — | — | μs | — |

Note 1. This width is the minimum time required for a POR reset when VCC falls below VPDR. This width is also the minimum time required for a POR reset from when VCC falls below 0.7 V to when VCC exceeds VPOR in the Software standby mode or while the main system clock is stopped through setting HOCOCCR.HCSTOP bit and MOSCCR.MOSTP bit.




Figure 2.34 Minimum VCC pulse width

2.6.4 LVD Characteristics

Table 2.46 LVD0 characteristicsConditions: $VPDR \leq VCC \leq 5.5\text{ V}$, $VSS = 0\text{ V}$, $T_a = -40\text{ to }+125^\circ\text{C}$

| Parameter | | Symbol | Min | Typ | Max | Unit | Test Conditions | |
|-------------------|----------------------|----------------------|-------------------|------|------|------|--------------------------------------|---|
| Detection voltage | Supply voltage level | V_{det0_0} | 3.84 | 3.96 | 4.08 | V | The power supply voltage is rising. | |
| | | | 3.76 | 3.88 | 4.00 | V | The power supply voltage is falling. | |
| | | V_{det0_1} | 2.88 | 2.97 | 3.06 | V | The power supply voltage is rising. | |
| | | | 2.82 | 2.91 | 3.00 | V | The power supply voltage is falling. | |
| | | V_{det0_2} | 2.59 | 2.67 | 2.75 | V | The power supply voltage is rising. | |
| | | | 2.54 | 2.62 | 2.70 | V | The power supply voltage is falling. | |
| | | V_{det0_3} | 2.31 | 2.38 | 2.45 | V | The power supply voltage is rising. | |
| | | | 2.26 | 2.33 | 2.40 | V | The power supply voltage is falling. | |
| | | V_{det0_4} | 1.84 | 1.90 | 1.95 | V | The power supply voltage is rising. | |
| | | | 1.80 | 1.86 | 1.91 | V | The power supply voltage is falling. | |
| | | V_{det0_5} | 1.64 | 1.69 | 1.74 | V | The power supply voltage is rising. | |
| | | | 1.60 | 1.65 | 1.70 | V | The power supply voltage is falling. | |
| | | Minimum pulse width | t_{LW0} | 500 | — | — | μs | — |
| | | Detection delay time | t_{det0} | — | — | 500 | μs | — |

Table 2.47 LVD1 characteristics (1 of 2)Conditions: $VPDR \leq VCC \leq 5.5\text{ V}$, $VSS = 0\text{ V}$, $T_a = -40\text{ to }+125^\circ\text{C}$

| Parameter | | Symbol | Min | Typ | Max | Unit | Test Conditions |
|-------------------|----------------------|---------------------|------|------|------|------|--------------------------------------|
| Detection voltage | Supply voltage level | V_{det1_0} | 4.08 | 4.16 | 4.24 | V | The power supply voltage is rising. |
| | | | 4.00 | 4.08 | 4.16 | V | The power supply voltage is falling. |
| | | V_{det1_1} | 3.88 | 3.96 | 4.04 | V | The power supply voltage is rising. |
| | | | 3.80 | 3.88 | 3.96 | V | The power supply voltage is falling. |
| | | V_{det1_2} | 3.68 | 3.75 | 3.82 | V | The power supply voltage is rising. |
| | | | 3.60 | 3.67 | 3.74 | V | The power supply voltage is falling. |
| | | V_{det1_3} | 3.48 | 3.55 | 3.62 | V | The power supply voltage is rising. |
| | | | 3.40 | 3.47 | 3.54 | V | The power supply voltage is falling. |
| | | V_{det1_4} | 3.28 | 3.35 | 3.42 | V | The power supply voltage is rising. |
| | | | 3.20 | 3.27 | 3.34 | V | The power supply voltage is falling. |
| | | V_{det1_5} | 3.07 | 3.13 | 3.19 | V | The power supply voltage is rising. |
| | | | 3.00 | 3.06 | 3.12 | V | The power supply voltage is falling. |
| | | V_{det1_6} | 2.91 | 2.97 | 3.03 | V | The power supply voltage is rising. |
| | | | 2.85 | 2.91 | 2.97 | V | The power supply voltage is falling. |
| | | V_{det1_7} | 2.76 | 2.82 | 2.87 | V | The power supply voltage is rising. |
| | | | 2.70 | 2.76 | 2.81 | V | The power supply voltage is falling. |
| | | V_{det1_8} | 2.61 | 2.66 | 2.71 | V | The power supply voltage is rising. |
| | | | 2.55 | 2.60 | 2.65 | V | The power supply voltage is falling. |
| | | V_{det1_9} | 2.45 | 2.50 | 2.55 | V | The power supply voltage is rising. |
| | | | 2.40 | 2.45 | 2.50 | V | The power supply voltage is falling. |
| | | V_{det1_A} | 2.35 | 2.40 | 2.45 | V | The power supply voltage is rising. |
| | | | 2.30 | 2.35 | 2.40 | V | The power supply voltage is falling. |

Table 2.47 LVD1 characteristics (2 of 2)

Conditions: $VPDR \leq VCC \leq 5.5\text{ V}$, $VSS = 0\text{ V}$, $T_a = -40\text{ to }+125^\circ\text{C}$

| Parameter | | Symbol | Min | Typ | Max | Unit | Test Conditions |
|---|----------------------|-----------------|------|------|---------------|------|--------------------------------------|
| Detection voltage | Supply voltage level | V_{det1_B} | 2.25 | 2.30 | 2.34 | V | The power supply voltage is rising. |
| | | | 2.20 | 2.25 | 2.29 | V | The power supply voltage is falling. |
| | | V_{det1_C} | 2.15 | 2.20 | 2.24 | V | The power supply voltage is rising. |
| | | | 2.10 | 2.15 | 2.19 | V | The power supply voltage is falling. |
| | | V_{det1_D} | 2.05 | 2.09 | 2.13 | V | The power supply voltage is rising. |
| | | | 2.00 | 2.04 | 2.08 | V | The power supply voltage is falling. |
| | | V_{det1_E} | 1.94 | 1.98 | 2.02 | V | The power supply voltage is rising. |
| | | | 1.90 | 1.94 | 1.98 | V | The power supply voltage is falling. |
| | | V_{det1_F} | 1.84 | 1.88 | 1.91 | V | The power supply voltage is rising. |
| | | | 1.80 | 1.84 | 1.87 | V | The power supply voltage is falling. |
| | | $V_{det1_{10}}$ | 1.74 | 1.78 | 1.81 | V | The power supply voltage is rising. |
| | | | 1.70 | 1.74 | 1.77 | V | The power supply voltage is falling. |
| | | $V_{det1_{11}}$ | 1.64 | 1.67 | 1.70 | V | The power supply voltage is rising. |
| | | | 1.60 | 1.63 | 1.66 | V | The power supply voltage is falling. |
| Minimum pulse width | t_{LW1} | 500 | — | — | μs | — | |
| Detection delay time | t_{det1} | — | — | 500 | μs | — | |
| LVD1 detection voltage stabilization time (after changing the LVD1 detection voltage) | $t_{d(E-A)}$ | — | — | 1500 | μs | — | |




Figure 2.35 Voltage detection circuit timing

2.6.5 Power Supply Voltage Rising Slope Characteristics

Table 2.48 Power supply voltage rising slope characteristics

Conditions: VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
|-----------------------------------|------------------|-----|-----|-----|------|-----------------|
| Power supply voltage rising slope | S _{VCC} | — | — | 54 | V/ms | — |

Note: Make sure to keep the internal reset state by the LVD0 circuit or an external reset until VCC reaches the operating voltage range shown in AC characteristics.

2.7 RAM Data Retention Characteristics

Table 2.49 RAM data retention characteristics

Conditions: VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
|-------------------------------|-------------------|--------------------|-----|-----|------|-----------------|
| Data retention supply voltage | V _{CCDR} | 1.43 ^{*1} | — | 5.5 | V | — |

Note 1. This voltage depends on the POR detection voltage. When the voltage drops, the data in RAM are retained until a POR is applied, but are not retained following a POR.




Figure 2.36 RAM data retention

2.8 Flash Memory Programming Characteristics

Table 2.50 Flash memory programming characteristics

Conditions: 1.8 V ≤ VCC ≤ 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
|---|------------------|--------|---------|-----|-------|------------------------------------|
| CPU/peripheral hardware clock frequency | I _{CLK} | 1 | — | 32 | MHz | — |
| Number of code flash rewrites ^{*1 *2 *3} | Cerwr | 10000 | — | — | Times | Retained for 10 years Ta = 85°C |
| | | 1000 | — | — | | Retained for 20 years Ta = 85°C |
| | | — | 1000000 | — | | Retained for 1 year Ta = 25°C |
| Number of data flash rewrites ^{*1 *2 *3} | | 100000 | — | — | | Retained for 5 years Ta = 85°C |
| | | 10000 | — | — | | Retained for 20 years Ta = 85°C |
| | | — | — | — | | |

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. The listed numbers of times apply when using the flash memory programmer and self-programming.

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

Table 2.51 Code flash memory characteristics

Conditions: 1.8 V ≤ VCC ≤ 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | ICLK = 1 MHz | | | ICLK = 2 MHz, 3 MHz | | | 4 MHz ≤ ICLK < 8 MHz | | | 8 MHz ≤ ICLK < 32 MHz | | | ICLK = 32 MHz | | | Unit | |
|--|----------|---------------------|-----|------|---------------------|-----|------|----------------------|-----|------|-----------------------|-----|------|---------------|-----|------|-------|----|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | | |
| Programming time | 4 bytes | t _{P4} | — | 74.7 | 656.5 | — | 51.0 | 464.6 | — | 41.7 | 384.8 | — | 37.1 | 346.2 | — | 34.2 | 321.9 | μs |
| Erase time | 2 Kbytes | t _{E2K} | — | 10.4 | 312.2 | — | 7.7 | 258.5 | — | 6.4 | 231.8 | — | 5.8 | 218.4 | — | 5.6 | 214.4 | ms |
| Blank checking time | 4 bytes | t _{BC4} | — | — | 38.4 | — | — | 19.2 | — | — | 13.1 | — | — | 10.2 | — | — | 8.3 | μs |
| | 2 Kbytes | t _{BC2K} | — | — | 2618.9 | — | — | 1309.5 | — | — | 658.3 | — | — | 332.8 | — | — | 234.1 | μs |
| Time taken to forcibly stop the erasure | | t _{SED} | — | — | 18.0 | — | — | 14.0 | — | — | 12.0 | — | — | 11.0 | — | — | 10.3 | μs |
| Security setting time | | t _{AWSSAS} | — | 18.0 | 525.5 | — | 14.3 | 468.7 | — | 12.5 | 440.7 | — | 11.6 | 426.7 | — | 11.3 | 422.3 | ms |
| Time until programming starts following cancellation of the Software standby instruction | | — | 20 | — | — | 20 | — | — | 20 | — | — | 20 | — | — | 20 | — | — | μs |
| Flash memory mode transition wait time 1 | | t _{DIS} | 2 | — | — | 2 | — | — | 2 | — | — | 2 | — | — | 2 | — | — | μs |
| Flash memory mode transition wait time 2 | | t _{MS} | 15 | — | — | 15 | — | — | 15 | — | — | 15 | — | — | 15 | — | — | μs |

Note: The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

Table 2.52 Data flash memory characteristics

Conditions: 1.8 V ≤ VCC ≤ 5.5 V, VSS = 0 V, Ta = -40 to +125°C

| Parameter | Symbol | ICLK = 1 MHz | | | ICLK = 2 MHz, 3 MHz | | | 4 MHz ≤ ICLK < 8 MHz | | | 8 MHz ≤ ICLK < 32 MHz | | | ICLK = 32 MHz | | | Unit | |
|--|-----------|--------------------|------|------|---------------------|------|------|----------------------|------|------|-----------------------|------|------|---------------|------|------|-------|----|
| | | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | | |
| Programming time | 1 byte | t _{P4} | — | 74.7 | 656.5 | — | 51.0 | 464.6 | — | 41.7 | 384.8 | — | 37.1 | 346.2 | — | 34.2 | 321.9 | μs |
| Erase time | 256 bytes | t _{E2K} | — | 7.8 | 259.2 | — | 6.4 | 232.0 | — | 5.8 | 218.5 | — | 5.5 | 211.8 | — | 5.4 | 209.7 | ms |
| Blank checking time | 1 byte | t _{BC4} | — | — | 38.4 | — | — | 19.2 | — | — | 13.1 | — | — | 10.2 | — | — | 8.3 | μs |
| | 256 bytes | t _{BC2K} | — | — | 1326.1 | — | — | 663.1 | — | — | 335.1 | — | — | 171.2 | — | — | 121.0 | μs |
| Time taken to forcibly stop the erasure | | t _{SED} | — | — | 18.0 | — | — | 14.0 | — | — | 12.0 | — | — | 11.0 | — | — | 10.3 | μs |
| Time until programming starts following cancellation of the Software standby instruction | | — | 20 | — | — | 20 | — | — | 20 | — | — | 20 | — | — | 20 | — | — | μs |
| Time until reading starts following setting DFLEN to 1 | | t _{DSTOP} | 0.25 | — | — | 0.25 | — | — | 0.25 | — | — | 0.25 | — | — | 0.25 | — | — | μs |
| Flash memory mode transition wait time 1 | | t _{DIS} | 2 | — | — | 2 | — | — | 2 | — | — | 2 | — | — | 2 | — | — | μs |
| Flash memory mode transition wait time 2 | | t _{MS} | 15 | — | — | 15 | — | — | 15 | — | — | 15 | — | — | 15 | — | — | μs |

Note: The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

2.9 Serial Wire Debug (SWD)

Table 2.53 SWD characteristics (1) (1 of 2)

Conditions: VCC = 2.4 to 5.5 V

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions |
|------------------------------|----------------------|-----|-----|-----|------|-----------------|
| SWCLK clock cycle time | t _{SWCKcyc} | 80 | — | — | ns | Figure 2.37 |
| SWCLK clock high pulse width | t _{SWCKH} | 35 | — | — | ns | |
| SWCLK clock low pulse width | t _{SECKL} | 35 | — | — | ns | |
| SWCLK clock rise time | t _{SWCKr} | — | — | 5 | ns | |
| SWCLK clock fall time | t _{SWCKf} | — | — | 5 | ns | |

Table 2.53 SWD characteristics (1) (2 of 2)

Conditions: VCC = 2.4 to 5.5 V

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions |
|-----------------------|-------------------|-----|-----|-----|------|-----------------|
| SWDIO setup time | t _{SWDS} | 16 | — | — | ns | Figure 2.38 |
| SWDIO hold time | t _{SWDH} | 16 | — | — | ns | |
| SWDIO data delay time | t _{SWDD} | 2 | — | 70 | ns | |

Table 2.54 SWD characteristics (2)

Conditions: VCC = 1.6 to 2.4 V

| Parameter | Symbol | Min | Typ | Max | Unit | Test conditions |
|------------------------------|----------------------|-----|-----|-----|------|-----------------|
| SWCLK clock cycle time | t _{SWCKcyc} | 250 | — | — | ns | Figure 2.37 |
| SWCLK clock high pulse width | t _{SWCKH} | 120 | — | — | ns | |
| SWCLK clock low pulse width | t _{SECKL} | 120 | — | — | ns | |
| SWCLK clock rise time | t _{SWCKr} | — | — | 5 | ns | |
| SWCLK clock fall time | t _{SWCKf} | — | — | 5 | ns | |
| SWDIO setup time | t _{SWDS} | 50 | — | — | ns | Figure 2.38 |
| SWDIO hold time | t _{SWDH} | 50 | — | — | ns | |
| SWDIO data delay time | t _{SWDD} | 2 | — | 170 | ns | |




Figure 2.37 SWD SWCLK timing




Figure 2.38 SWD input/output timing

Appendix 1. Port States in each Processing Mode

Table A1.1 Port states in each processing mode (1 of 5)

| Port name | Reset | Software Standby Mode |
|--|-------|--|
| P000/AN008/IRQ6_D | Hi-Z | [IRQ6_D selected] IRQ6_D input [Other than the above] Keep-O |
| P001/AN009/IRQ7_A | Hi-Z | [IRQ7_A selected] IRQ7_A input [Other than the above] Keep-O |
| P002/AN010/IRQ7_C | Hi-Z | [IRQ7_C selected] IRQ7_C input [Other than the above] Keep-O |
| P003/AN011 | Hi-Z | Keep-O |
| P004/AN012/IRQ2_E | Hi-Z | [IRQ2_E selected] IRQ2_E input [Other than the above] Keep-O |
| P008/AN002 | Hi-Z | Keep-O |
| P009/AN003 | Hi-Z | Keep-O |
| P010/VREFH0/AN000 | Hi-Z | Keep-O |
| P011/VREFL0/AN001 | Hi-Z | Keep-O |
| P012/AN004 | Hi-Z | Keep-O |
| P013/AN005 | Hi-Z | Keep-O |
| P014/AN006 | Hi-Z | Keep-O |
| P015/AN007/IRQ1_A | Hi-Z | [IRQ1_A selected] IRQ1_A input [Other than the above] Keep-O |
| P100/AN022/IRQ2_A/TI04_A/TO04_A/TI01_B/TO01_B/RXD0_A/SI00_A/SDA00_A/RXDA0_D/SCLA0_D | Hi-Z | [IRQ2_A selected] IRQ2_A input [RXDA0_D selected] RXDA0_D input [SCLA0_D selected] SCLA0_D input/output [Other than the above] Keep-O |
| P101/AN021/IRQ3_A/TI07_A/TO07_A/TI00_C/TXD0_A/SO00_A/TXDA0_D/SDAA0_D | Hi-Z | [IRQ3_A selected] IRQ3_A input [TXDA0_D selected] TXDA0_D output [SDAA0_D selected] SDAA0_D input/output [Other than the above] Keep-O |
| P102/PCLBUZ0_B/IRQ4_A/TI06_A/TO06_A/TO00_C/RTCOU_T_C/SCK00_A/SCL00_A/RXDA1_A/SCLA1_B | Hi-Z | [PCLBUZ0_B selected] PCLBUZ0_B output [IRQ4_A selected] IRQ4_A input [RTCOU_T_C selected] RTCOU_T_C output [RXDA1_A selected] RXDA1_A input [SCLA1_B selected] SCLA1_B input/output [Other than the above] Keep-O |

Table A1.1 Port states in each processing mode (2 of 5)

| Port name | Reset | Software Standby Mode |
|---|---------|---|
| P103/IRQ5_A/TI05_A/TO05_A/SSI00_A/TXDA1_A/SDAA1_B | Hi-Z | [IRQ5_A selected] IRQ5_A input [TXDA1_D selected] TXDA1_D output [SDAA1_B selected] SDAA1_B input/output [Other than the above] Keep-O |
| P104/IRQ6_C/TI02_D/TO02_D/TI00_D/SCK10_A/SCL10_A | Hi-Z | [IRQ6_C selected] IRQ6_C input [Other than the above] Keep-O |
| P105/IRQ1_D/TI01_D/TO01_D/TO00_D/SI10_A/SDA10_A/RXDA1_B | Hi-Z | [IRQ1_D selected] IRQ1_D input [RXDA1_B selected] RXDA1_B input [Other than the above] Keep-O |
| P106/IRQ0_E/SO10_A/TXDA1_B | Hi-Z | [IRQ0_E selected] IRQ0_E input [TXDA1_B selected] TXDA1_B output [Other than the above] Keep-O |
| P107/IRQ7_D | Hi-Z | [IRQ7_D selected] IRQ7_D input [Other than the above] Keep-O |
| P108/SWDIO/TI03_B/TO03_B | Pull-up | Keep-O |
| P109/PCLBUZ1_B/IRQ4_B/TI02_A/TO02_A/TXD2_A/SO20_A/TXDA0_C/SDAA0_C | Hi-Z | [PCLBUZ1_B selected] PCLBUZ1_B output [IRQ4_B selected] IRQ4_B input [TXDA0_C selected] TXDA0_C output [SDAA0_C selected] SDAA0_C input/output [Other than the above] Keep-O |
| P110/IRQ3_B/TI01_A/TO01_A/RXD2_A/SI20_A/SDA20_A/RXDA0_C/SCLA0_C | Hi-Z | [IRQ3_B selected] IRQ3_B input [RXDA0_C selected] RXDA0_C input [SCLA0_C selected] SCLA0_C input/output [Other than the above] Keep-O |
| P111/IRQ1_C/TI07_B/TO07_B | Hi-Z | [IRQ1_C selected] IRQ1_C input [Other than the above] Keep-O |
| P112/IRQ2_B/TI03_A/TO03_A/SCK20_A/SCL20_A/SSI00_C | Hi-Z | [IRQ2_B selected] IRQ2_B input [Other than the above] Keep-O |
| P113/SO21_B | Hi-Z | Keep-O |
| P114/SI21_B/SDA21_B | Hi-Z | Keep-O |
| P115/SCK21_B/SCL21_B | Hi-Z | Keep-O |

Table A1.1 Port states in each processing mode (3 of 5)

| Port name | Reset | Software Standby Mode |
|---|---------|--|
| P200/IRQ0_A/NMI | Hi-Z | [NMI/IRQ0_A selected] NMI/IRQ0_A input [Other than the above] Hi-Z |
| P201/PCLBUZ0_A/IRQ5_B/TI05_B/TO05_B/RTCOU_T_B/SCK11_B/SCL11_B/SSI00_B | Hi-Z | [PCLBUZ0_A selected] PCLBUZ0_A output [IRQ5_B selected] IRQ5_B input [RTCOU_T_B selected] RTCOU_T_B output [Other than the above] Keep-O |
| P204/SCK01_A/SCL01_A | Hi-Z | Keep-O |
| P205/PCLBUZ1_A/IRQ5_C/SI01_A/SDA01_A/RXDA1_E/SCLA1_E | Hi-Z | [PCLBUZ1_A selected] PCLBUZ1_A output [IRQ5_C selected] IRQ5_C input [RXDA1_E selected] RXDA1_E input [SCLA1_E selected] SCLA1_E input/output [Other than the above] Keep-O |
| P206/RES ^{*1} | Pull-up | [RES (OFS1.PORTSELB = 1) selected] RES input [P206 (OFS1.PORTSELB = 0) selected] Keep-O |
| P206/IRQ0_C/SO01_A/TXDA1_E/SDAA1_E ^{*2} | Pull-up | [IRQ0_C selected] IRQ0_C input [TXDA1_E selected] TXDA1_E output [SDAA1_E selected] SDAA1_E input/output [Other than the above] Keep-O |
| P207/IRQ2_C/TO00_B/SI01_B/SDA01_B/RXDA0_A/SCLA1_A | Hi-Z | [IRQ2_C selected] IRQ2_C input [RXDA0_A selected] RXDA0_A input [SCLA1_A selected] SCLA1_A input/output [Other than the above] Keep-O |
| P208/IRQ3_C/TI00_B/SCK01_B/SCL01_B/TXDA0_A/SDAA1_A | Hi-Z | [IRQ3_C selected] IRQ3_C input [TXDA0_A selected] TXDA0_A output [SDAA1_A selected] SDAA1_A input/output [Other than the above] Keep-O |
| P212/X1/IRQ1_B/TO00_A/TI03_C/TO03_C/RXD1_A/SI11_A/SDA11_A/RXDA0_B/SCLA0_B | Hi-Z | [IRQ1_B selected] IRQ1_B input [RXDA0_B selected] RXDA0_B input [SCLA0_B selected] SCLA0_B input/output [Other than the above] Keep-O |

Table A1.1 Port states in each processing mode (4 of 5)

| Port name | Reset | Software Standby Mode |
|---|---------|---|
| P213/X2/EXCLK/IRQ0_B/TI00_A/TI02_B/TO02_B/TXD1_A/SO11_A/TXDA0_B/SDAA0_B | Hi-Z | [IRQ0_B selected] IRQ0_B input [TXDA0_B selected] TXDA0_B output [SDAA0_B selected] SDAA0_B input/output [Other than the above] Keep-O |
| P214/XCOUT | Hi-Z | [Sub-clock Oscillator selected] Sub-clock Oscillator is operating [Other than the above] Hi-Z |
| P215/XCIN | Hi-Z | [Sub-clock Oscillator selected] Sub-clock Oscillator is operating [Other than the above] Hi-Z |
| P300/SWCLK/TI04_B/TO04_B | Pull-up | Keep-O |
| P301/IRQ6_A/TI06_B/TO06_B/SI21_A/SDA21_A/RXDA1_C/SCLA1_C | Hi-Z | [IRQ6_A selected] IRQ6_A input [RXDA1_C selected] RXDA1_C input [SCLA1_C selected] SCLA1_C input/output [Other than the above] Keep-O |
| P302/IRQ0_D/TI05_C/TO05_C/SCK21_A/SCL21_A/TXDA1_C/SDAA1_C | Hi-Z | [IRQ0_D selected] IRQ0_D input [TXDA1_C selected] TXDA1_C output [SDAA1_C selected] SDAA1_C input/output [Other than the above] Keep-O |
| P303/SO21_A | Hi-Z | Keep-O |
| P304 | Hi-Z | Keep-O |
| P400/SCLA1_D | Hi-Z | [SCLA1_D selected] SCLA1_D input/output [Other than the above] Keep-O |
| P401/SDAA1_D | Hi-Z | [SDAA1_D selected] SDAA1_D input/output [Other than the above] Keep-O |
| P402/IRQ2_D/TXD2_B/SO20_B/TXDA0_F | Hi-Z | [IRQ2_D selected] IRQ2_D input [TXDA0_F selected] TXDA0_F output [Other than the above] Keep-O |
| P403/IRQ4_E/RXD2_B/SI20_B/SDA20_B/RXDA0_F | Hi-Z | [IRQ4_E selected] IRQ4_E input [RXDA0_F selected] RXDA0_F input [Other than the above] Keep-O |

Table A1.1 Port states in each processing mode (5 of 5)

| Port name | Reset | Software Standby Mode |
|---|-------|---|
| P407/PCLBUZ0_C/IRQ4_C/RTCOUT_A/SCK11_A/SCL11_A/SDAA1_F | Hi-Z | [PCLBUZ0_C selected] PCLBUZ0_C output [IRQ4_C selected] IRQ4_C input [RTCOUT_A selected] RTCOUT_A output [SDAA1_F selected] SDAA1_F input/output [Other than the above] Keep-O |
| P408/IRQ7_B/TI04_C/TO04_C/SCLA1_F | Hi-Z | [IRQ7_B selected] IRQ7_B input [SCLA1_F selected] SCLA1_F input/output [Other than the above] Keep-O |
| P409/IRQ6_B/TI03_E/TO03_E/SCK11_C/SCL11_C | Hi-Z | [IRQ6_B selected] IRQ6_B input [Other than the above] Keep-O |
| P410/IRQ4_D/TI02_C/TO02_C/SCK20_B/SCL20_B/SSI00_D/RXDA1_D/SCLA0_E | Hi-Z | [IRQ4_D selected] IRQ4_D input [RXDA1_D selected] RXDA1_D input [SCLA0_E selected] SCLA0_E input/output [Other than the above] Keep-O |
| P411/IRQ3_D/TI01_C/TO01_C/SCK11_D/SCL11_D/TXDA1_D/SDAA0_E | Hi-Z | [IRQ3_D selected] IRQ3_D input [TXDA1_D selected] TXDA1_D output [SDAA0_E selected] SDAA0_E input/output [Other than the above] Keep-O |
| P500/TI03_D/TO03_D/SCK00_B/SCL00_B | Hi-Z | Keep-O |
| P501/TI04_D/TO04_D/TXD0_B/SO00_B/TXDA0_E/SDAA0_F | Hi-Z | [TXDA0_E selected] TXDA0_E output [SDAA0_F selected] SDAA0_F input/output [Other than the above] Keep-O |
| P502/IRQ5_D/RXD0_B/SI00_B/SDA00_B/RXDA0_E/SCLA0_F | Hi-Z | [IRQ5_D selected] IRQ5_D input [RXDA0_E selected] RXDA0_E input [SCLA0_F selected] SCLA0_F input/output [Other than the above] Keep-O |
| P913/SDAA0_A | Hi-Z | [SDAA0_A selected] SDAA0_A input/output [Other than the above] Keep-O |
| P914/SCLA0_A | Hi-Z | [SCLA0_A selected] SCLA0_A input/output [Other than the above] Keep-O |
| P915/SO01_B | Hi-Z | Keep-O |

Note: Hi-Z: High-impedance

Keep-O: Output pins retain their previous values. Input pins become high-impedance.

Note 1. "P206" is available only for 32 pin product.



Note 2. "P206/IRQ0_C/SO01_A/TXDA1_E/SDAA1_E" is available for 48 and 64 pins product.

Appendix 2. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in “Packages” on the Renesas Electronics Corporation website.


| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
|----------------------|--------------|---------------|----------------|
| P-LFQFP64-10x10-0.50 | PLQP0064KB-C | — | 0.3 |

Unit: mm



NOTE)

1. DIMENSIONS **1" AND **2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION **3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.




| Reference Symbol | Dimensions in millimeters | | |
|------------------|---------------------------|------|------|
| | Min | Nom | Max |
| D | 9.9 | 10.0 | 10.1 |
| E | 9.9 | 10.0 | 10.1 |
| A ₂ | — | 1.4 | — |
| H _D | 11.8 | 12.0 | 12.2 |
| H _E | 11.8 | 12.0 | 12.2 |
| A | — | — | 1.7 |
| A ₁ | 0.05 | — | 0.15 |
| b _p | 0.15 | 0.20 | 0.27 |
| c | 0.09 | — | 0.20 |
| θ | 0° | 3.5° | 8° |
| Ⓢ | — | 0.5 | — |
| x | — | — | 0.08 |
| y | — | — | 0.08 |
| L _p | 0.45 | 0.6 | 0.75 |
| L ₁ | — | 1.0 | — |

© 2015 Renesas Electronics Corporation. All rights reserved.



Figure A2.1 LFQFP 64-pin 0.5mm pitch

| | | | |
|---------------------------|---------------------|----------------------|-----------------------|
| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| P-LFQFP48-7x7-0.50 | PLQP0048KB-B | — | 0.2 |

Unit: mm



- NOTE)
1. DIMENSIONS “*1” AND “*2” DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION “*3” DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.




| Reference Symbol | Dimensions in millimeters | | |
|------------------|---------------------------|------|------|
| | Min | Nom | Max |
| D | 6.9 | 7.0 | 7.1 |
| E | 6.9 | 7.0 | 7.1 |
| A ₂ | — | 1.4 | — |
| H _D | 8.8 | 9.0 | 9.2 |
| H _E | 8.8 | 9.0 | 9.2 |
| A | — | — | 1.7 |
| A ₁ | 0.05 | — | 0.15 |
| b _p | 0.17 | 0.20 | 0.27 |
| c | 0.09 | — | 0.20 |
| θ | 0° | 3.5° | 8° |
| [e] | — | 0.5 | — |
| x | — | — | 0.08 |
| y | — | — | 0.08 |
| L _p | 0.45 | 0.6 | 0.75 |
| L ₁ | — | 1.0 | — |

© 2015 Renesas Electronics Corporation. All rights reserved.

Figure A2.2 LFQFP 48-pin


| | | |
|---------------------|--------------|---------------|
| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| P-HWQFN048-7x7-0.50 | PWQN0048KC-A | 0.13 g |



| Reference Symbol | Dimension in Millimeters | | |
|------------------|--------------------------|------|------|
| | Min. | Nom. | Max. |
| A | — | — | 0.80 |
| A ₁ | 0.00 | 0.02 | 0.05 |
| A ₃ | 0.203 REF. | | |
| b | 0.20 | 0.25 | 0.30 |
| D | 7.00 BSC | | |
| E | 7.00 BSC | | |
| e | 0.50 BSC | | |
| L | 0.30 | 0.40 | 0.50 |
| K | 0.20 | — | — |
| D ₂ | 5.25 | 5.30 | 5.35 |
| E ₂ | 5.25 | 5.30 | 5.35 |
| aaa | 0.15 | | |
| bbb | 0.10 | | |
| ccc | 0.10 | | |
| ddd | 0.05 | | |
| eee | 0.08 | | |
| fff | 0.10 | | |

Figure A2.3 HWQFN 48-pin

| | | | |
|--------------------|--------------|----------------|-----------------|
| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| P-LQFP32-7x7-0.80 | PLQP0032GB-A | P32GA-80-GBT-1 | 0.2 |



NOTE

1. Dimensions " $\ast 1$ " and " $\ast 2$ " do not include mold flash.
2. Dimension " $\ast 3$ " does not include trim offset.

Figure A2.4 LQFP 32-pin

| | | |
|---------------------|--------------|---------------|
| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| P-HWQFN032-5x5-0.50 | PWQN0032KE-A | 0.06 |




Figure A2.5 HWQFN 32-pin

Appendix 3. I/O Registers

This appendix describes I/O register addresses, access cycles, and reset values by function.

3.1 Peripheral Base Addresses

This section provides the base addresses for peripherals described in this manual.

Table A3.1 shows the name, description, and the base address of each peripheral.

Table A3.1 Peripheral base address

| Name | Description | Base address |
|--------|---------------------------------------|--------------|
| SRAM | SRAM Control | 0x4000_2000 |
| BUS | BUS Control | 0x4000_3000 |
| DTC | Data Transfer Controller | 0x4000_5400 |
| ICU | Interrupt Controller | 0x4000_6000 |
| DBG | Debug Function | 0x4001_B000 |
| SYSC | System Control | 0x4001_E000 |
| ELC | Event Link Controller | 0x4004_1000 |
| IWDT | Independent Watchdog Timer | 0x4004_4400 |
| MSTP | Module Stop Control | 0x4004_7000 |
| CRC | CRC Calculator | 0x4007_4000 |
| PORT0 | Port 0 Control | 0x400A_0000 |
| PORT1 | Port 1 Control | 0x400A_0020 |
| PORT2 | Port 2 Control | 0x400A_0040 |
| PORT3 | Port 3 Control | 0x400A_0060 |
| PORT4 | Port 4 Control | 0x400A_0080 |
| PORT5 | Port 5 Control | 0x400A_00A0 |
| PORT9 | Port 9 Control | 0x400A_0120 |
| PFS_A | Pmn Pin Function Select | 0x400A_0200 |
| PORGA | Product Organize | 0x400A_1000 |
| ADC_D | 12-bit A/D Converter | 0x400A_1800 |
| SAU0 | Serial Array Unit 0 | 0x400A_2000 |
| SAU1 | Serial Array Unit 1 | 0x400A_2200 |
| TAU | Timer Array Unit | 0x400A_2600 |
| RTC_C | Realtime Clock | 0x400A_2C00 |
| IICA | I ² C Bus Interface | 0x400A_3000 |
| UARTA | Serial Interface UARTA | 0x400A_3400 |
| TML32 | 32-bit Interval Timer | 0x400A_3800 |
| PCLBUZ | Clock Output/Buzzer Output Controller | 0x400A_3B00 |
| TRNG | True Random Number Generator | 0x400D_1000 |
| FLCN | Flash I/O Registers | 0x407E_C000 |

Note: Name = Peripheral name
 Description = Peripheral functionality
 Base address = Lowest reserved address or address used by the peripheral

3.2 Access Cycles

This section provides access cycle information for the I/O registers described in this manual.

The following information applies to [Table A3.2](#):

- Registers are grouped by associated module.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- In the internal I/O area, reserved addresses that are not allocated to registers must not be accessed, otherwise operations cannot be guaranteed.
- The number of I/O access cycles depends on bus cycles of the internal peripheral bus, divided clock synchronization cycles, and wait cycles of each module.

Note: This applies to the number of cycles when access from the CPU does not conflict with the instruction fetching to the external memory or bus access from other bus master such as DTC.

[Table A3.2](#) shows the register access cycles.

Table A3.2 Access cycles

| Peripherals | Address | | Number of access cycles | | | Related function |
|---|-------------|-------------|-------------------------|-------|------------|---|
| | From | To | Read | Write | Cycle unit | |
| SRAM, BUS, DTC, ICU, DBG | 0x4000_2000 | 0x4001_BFFF | 3 | | ICLK | Memory Protection Unit, SRAM, Buses, Data Transfer Controller, Interrupt Controller, CPU, Flash Memory |
| SYSC | 0x4001_E000 | 0x4001_E6FF | 2 | | ICLK | Low Power Modes, Resets, Low Voltage Detection, Clock Generation Circuit, Register Write Protection |
| ELC, IWDT, MSTP | 0x4004_0000 | 0x4004_7FFF | 3 | | PCLKB | Event Link Controller, Watchdog Timer, Module Stop Control |
| CRC | 0x4007_4000 | 0x4007_4FFF | 3 | | PCLKB | CRC Calculator |
| PORT, PFS_A, PORGA, ADC12, SAU0, SAU1, TAU, RTC, IICA, UARTA, TML32, PCLBUZ | 0x400A_0000 | 0x400A_3FFF | 2 | | PCLKB | I/O Ports, 12-bit A/D Converter, Serial Array Unit 0, Serial Array Unit 1, Timer Array Unit, Real time Clock, I ² C Bus Interface, Serial Interface UARTA, 32-bit Interval Timer, Clock/Buzzer Output Controller |
| TRNG | 0x400D_1000 | 0x400D_1FFF | 3 | | PCLKB | True Random Number Generator |
| FLCN | 0x407E_C000 | 0x407E_FFFF | 7 | | ICLK | Data Flash, Flash Control |

Appendix 4. Peripheral Variant

[Table A4.1](#) shows the correspondence between the module name used in this manual and the Peripheral Variant.

Table A4.1 Module name vs Peripheral Variant

| Module name | Peripheral Variant |
|-------------|--------------------|
| ADC12 | ADC_D |
| RTC | RTC_C |

Revision History

Revision 1.00 — Dec 27, 2024

Initial release

Revision 1.10 — Nov 28, 2025

Features:

- Updated Memory.

1. Overview:

- Updated Figure 1.1 Block diagram.
- Updated Table 1.13 Function comparison.
- Updated Table 1.14 Pin functions.
- Updated Table 1.15 Pin list.

2. Electrical Characteristics:

- Updated Table 2.23 In UART communications with devices operating at the same voltage levels.
- Updated 2.6.1 A/D Converter Characteristics.
- Updated Table 2.44 Temperature sensor/internal reference voltage characteristics.

Appendix 1. Port States in each Processing Mode:

- Updated Table A1.1 Port states in each processing mode.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/