

MOS INTEGRATED CIRCUIT

μPD703081(A)

V850/DB1™ AVALON

32-/16-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The V850/DB1 ("AVALON") single chip microcontroller, is a member of NEC's V850 32-bit RISC family, which match the performance gains attainable with RISC-based controllers to the needs of embedded control applications. The V850 CPU offers easy pipeline handling and programming, resulting in compact code size comparable to 16-bit CISC CPUs.

The V850/DB1 ("AVALON") offers an excellent combination of general purpose peripheral functions, like serial communication interfaces (UART, clocked SI), display drivers, measurement inputs (A/D converter) and Meter Controller/Driver, with dedicated CAN network support. To support a CAN network, one CAN interface is implemented on chip.

The device offers power-saving modes to manage the power consumption effectively under varying conditions.

Thus equipped, the V850/DB1 ("AVALON") is ideally suited for automotive applications especial dashboard. It is also an excellent choice for other applications where a combination of sophisticated peripheral functions and CAN network support is required.

Functions in detail are described in the following user's manuals. Be sure to read these manuals when you design your systems.

V850/DB1 User's Manual - Hardware : U15011EE2V0UM00
V850 Family™ User's Manual - Architecture : U10243EJ6V0UM00

FEATURES

- 32-bit RISC CPU with Harvard Architecture
- DCAN Interface: 1 channel
- Serial Interfaces: 5 channels
 - 3-wire mode: 3 channels
 - UART mode: 2 channels
- Timers: 7 channels
 - 16-bit dual timebase timer/event counter: 1 channel
 - 16-bit general purpose timer/event counter: 2 channel
 - 8-bit timer: 2 channel
 - Watch timer: 1 channel
 - Watchdog timer: 1 channel
- 36 x 4 LCD controller/driver
- Meter Controller/Driver: 6 channels
- 10-bit resolution A/D Converter: 8 channels
- Input/Output lines: 107
 - 83 Input/Output Ports
 - 8 Input Ports
 - 16 Output Ports
- Power supply voltage range: $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$
- System Frequency: 16 MHz
- Crystal frequency: 4 MHz
- Built-in low power saving mode
- Built-in clock oscillator circuit with internal PLL
- Vectored interrupts: 45
- Temperature range: -40°C to +85°C
- Package: 128 LQFP, 0.5 mm pin-pitch (20 × 20 mm)

ORDERING INFORMATION

Device	Part Number	Package	ROM	RAM	DCAN Option	Oper. Freq.
V850/DB1	μPD703081GJ-UEU	LQFP128 20 × 20 mm	128 K Mask	6 K	1 Channel	16 MHz

The information contained in this document is released in advance of the production cycle for the device. The parameters for the device may change before final production, or NEC Corporation may, at its own discretion, withdraw the device prior to production.

Table of Contents

INTERNAL BLOCK DIAGRAM 5

1. Pin Functions 7

1.1 Port Pins 8

1.2 Non-port Pins 11

1.3 Unused pins 13

1.4 I/O Circuits 17

2. Electrical Specifications 19

2.1 Absolute Maximum Ratings 19

2.2 General Characteristics 20

 2.2.1 Oscillation Circuit 20

2.3 DC Characteristics 22

 2.3.1 Supply Current 24

 2.3.2 LCD C/D 1/3 bias method 24

2.4 AC Characteristics 25

 2.4.1 Basic Operation 26

 2.4.2 Tlx input timing 27

 2.4.3 Serial Interfaces 28

 2.4.4 A/D Converter Characteristics 30

 2.4.5 Voltage Regulator 31

 2.4.6 Data Retention Characteristics 31

3. Package Drawing 32

4. Recommended Soldering Conditions 33

5. Revision History 34

List of Figures


Figure In-1: Internal Block Diagram 5
 Figure 1-1: Pinout 7
 Figure 1-2: Driver Types (4, 5, 5-A, 8-A, 9) 17
 Figure 1-3: Driver Types (17-G, 18-C) 18
 Figure 2-1: Schematic of Oscillator Circuit 20
 Figure 2-2: AC Test Input Waveform, AC Test Load Condition 25
 Figure 2-3: Basic Operation Timing 26
 Figure 2-4: Tlx Input Timing 27
 Figure 2-5: CSI Slave Mode Characteristics 29
 Figure 3-1: Package Drawing 32

List of Tables

Table 1-1:	Port Pins	8
Table 1-2:	Non-port Pins.....	11
Table 1-3:	Recommended Connection for Unused Pins	13
Table 2-1:	Absolute Maximum Ratings.....	19
Table 2-2:	Main System Clock Oscillation Circuit Characteristics	20
Table 2-3:	Standby Mode Characteristics.....	21
Table 2-4:	Capacitance.....	21
Table 2-5:	DC Characteristics (1/2)	22

INTERNAL BLOCK DIAGRAM

Figure In-1: Internal Block Diagram



PIN IDENTIFICATION


ANI0 to ANI7	Analog Input	$\overline{\text{RESET}}$	Reset Input
AV _{DD}	Analog Power Supply	RXD50, RXD51	UART Receive Data
AV _{REF}	Reference Voltage ADC	$\overline{\text{SCK00}}, \overline{\text{SCK01}}, \overline{\text{SCK02}}$	Synchronous Interface Clock
AV _{SS}	Ground	SEG0 to SEG35	LCD Segment Line
COM0 to COM3	LCD Common Line	SI00, SI01, SI02	Synchronous Interface Input
CRXD10	CAN Receive Data	SO00, SO01, SO02	Synchronous Interface Output
CTXD10	CAN Transmit Data	SM11 to SM14	Meter C/D Output (channel 1)
INTP0 to INTP5	External Interrupt Input	SM21 to SM24	Meter C/D Output (channel 2)
IC	Internal Connected	SM31 to SM34	Meter C/D Output (channel 3)
NMI	Non-Maskable Interrupt Input	SM41 to SM44	Meter C/D Output (channel 4)
P00 to P04	Port 0	SM51 to SM54	Meter C/D Output (channel 5)
P10 to P16	Port 1	SM61 to SM64	Meter C/D Output (channel 6)
P20 to P27	Port 2	SMV _{DD0} , SMV _{DD1}	Power Supply for Stepper Motor Ports
P30 to P35	Port 3	SMV _{SS0} , SMV _{SS1}	Ground for Stepper Motor Ports
P40 to P47	Port 4	TI50, TI51	TM5 Count Input
P50 to P57	Port 5	TIC00, TIC01	TMC0 Capture Input
P60 to P65	Port 6	TIC10, TIC11	TMC1 Capture Input
P70 to P77	Port 7	TIG0 to TIG5	TMG Capture Input
P80 to P87	Port 8	TO50, TO51	TM5 Compare Output
P90 to P96	Port 9	TOC0, TOC1	TMC Compare Output
P100 to 107	Port 10	TOG1 to TOG4	TMG Compare Output
P110 to P117	Port 11	TXD50, TXD51	UART Transmit Data
P120 to P127	Port 12	V _{DD0} to V _{DD3}	Digital Power Supply
P130 to P137	Port 13	V _{LCD}	External LCD Voltage Input
P140 to P143	Port 14	V _{SS0} to V _{SS3}	Ground
PCL	Processor Clock Output	X1, X2	Main System Clock
REGC	Voltage Regulator Output		

1. Pin Functions

128-Pin Plastic LQFP (fine pitch) (20 mm × 20 mm)

- μPD703081(A)

Figure 1-1: Pinout



1.1 Port Pins

Table 1-1: Port Pins (1/3)

Pin Name	I/O	Function	Driver Type	Alternate
P00	I/O	Port 0: 5-bit input/output port	8-A	NMI
P01				INTP0
P02				INTP1
P03				INTP2
P04				INTP3
P10	I/O	Port 1: 7-bit input/output port	8-A	SI00
P11			5-A	SO00
P12			8-A	SCK00
P13				INTP4/RXD50
P14			5-A	TXD50
P15			8-A	INTP5/RXD51
P16			5-A	TXD51
P20	I/O	Port 2: 8-bit input/output port	8-A	TIG0
P21				TIG1/TOG1
P22				TIG2/TOG2
P23				TIG3/TOG3
P24				TIG4/TOG4
P25				TIG5
P26				TI50/TO50
P27				TI51/TO51
P30	I/O	Port 3: 6-bit input/output port	5-A	PCL
P31			8-A	TIC00/TOC0
P32				TIC10
P33				TIC01/TOC1
P34				TIC11
P35			5-A	-
P40	I/O	Port 4: 8-bit input/output port	18-C	COM0
P41				COM1
P42				COM2
P43				COM3
P44			17-G	SEG0
P45				SEG1
P46				SEG2
P47				SEG3

Table 1-1: Port Pins (2/3)

Pin Name	I/O	Function	Driver Type	Alternate
P50	I/O	Port 5: 8-bit input/output port	17-G	SEG4
P51				SEG5
P52				SEG6
P53				SEG7
P54				SEG8
P55				SEG9
P56				SEG10
P57				SEG11
P60	I/O	Port 6: 6-bit input/output port	17-G	SEG12
P61				SEG13
P62				SEG14
P63				SEG15
P64				SEG16
P65				SEG17
P70	I	Port 7: 8-bit input port	9	ANI0
P71				ANI1
P72				ANI2
P73				ANI3
P74				ANI4
P75				ANI5
P76				ANI6
P77				ANI7
P80	I/O	Port 8: 8-bit input/output port	8-A	SI01
P81			5-A	SO01
P82			8-A	̄SCK01
P83				CRXD10
P84			5-A	CTXD10
P85			8-A	-
P86			5-A	-
P87				-
P90	I/O	Port 9: 7-bit input/output port	17-G	SEG18
P91				SEG19
P92				SEG20
P93				SEG21
P94				SEG22
P95				SEG23
P96				SEG24

Table 1-1: Port Pins (3/3)

Pin Name	I/O	Function	Driver Type	Alternate
P100	O	Port 10: 8-bit output port	4	SM11
P101				SM12
P102				SM13
P103				SM14
P104				SM21
P105				SM22
P106				SM23
P107				SM24
P110	O	Port 11: 8-bit output port	4	SM31
P111				SM32
P112				SM33
P113				SM34
P114				SM41
P115				SM42
P116				SM43
P117				SM44
P120	I/O	Port 12: 8-bit input/output port	5	SM51
P121				SM52
P122				SM53
P123				SM54
P124				SM61
P125				SM62
P126				SM63
P127				SM64
P130	I/O	Port 13: 8-bit input/output port	17-G	SEG25
P131				SEG26
P132				SEG27
P133				SEG28
P134				SEG29
P135				SEG30
P136				SEG31
P137				SEG32
P140	I/O	Port 14: 4-bit input/output port	17-G	SI02/SEG33
P141			17-G	SO02/SEG34
P142			17-G	SCK02/SEG35
P143			5	-

1.2 Non-port Pins

Table 1-2: Non-port Pins (1/2)

Pin Name	I/O	Function	Alternate Function
Only Port Pins	I/O	Input/output port	P35, P87, P143
ANI0 to ANI7	Input	A/D converter input pin	P70 to P77
AV _{DD}	-	Power supply pin for A/D converter	-
AV _{REF}	-	Reference-Voltage supply pin for A/D converter	-
AV _{SS}	-	Ground potential for A/D converter	-
COM0 to COM3	Output	LCD common signal output pin	P40 to P43
CRXD10	Input	CAN channel 0 serial data input pin	P83
CTXD10	Output	CAN channel 0 serial data output pin	P84
INTP0 to INTP3	Input	Maskable interrupt input pin	P01 to P04
INTP4	Input	Maskable interrupt input pin	P13/RXD50
INTP5	Input	Maskable interrupt input pin	P15/RXD51
NMI	Input	Non-maskable interrupt input pin	P00
PCL	Output	Clock output pin	P30
REGC	-	Pin for external 3.3 V Back-Up-Capacitor	-
$\overline{\text{RESET}}$	Input	System reset input	-
RXD50	Input	Serial data input channel 0 pin	P13/INTP4
RXD51	Input	Serial data input channel 1 pin	P15/INTP5
$\overline{\text{SCK00}}$	I/O	Serial clock input channel 0 pin	P12
$\overline{\text{SCK01}}$	I/O	Serial clock input channel 1 pin	P82
$\overline{\text{SCK02}}$	I/O	Serial clock input channel 2 pin	P142/SEG35
SEG0 to SEG3	Output	LCD segment signal output pin	P44 to P47
SEG4 to SEG11	Output	LCD segment signal output pin	P50 to P57
SEG12 to SEG17	Output	LCD segment signal output pin	P60 to P65
SEG18 to SEG24	Output	LCD segment signal output pin	P90 to P96
SEG25 to SEG32	Output	LCD segment signal output pin	P130 to P137
SEG33	Output	LCD segment signal output pin	P140/SI02
SEG34	Output	LCD segment signal output pin	P141/SO02
SEG35	Output	LCD segment signal output pin	P142/ $\overline{\text{SCK02}}$
SI00	Input	Serial data input channel 0 pin	P10
SI01	Input	Serial data input channel 1 pin	P80
SI02	Input	Serial data input channel 2 pin	P140/SEG33
SM11 to SM24	Output	Meter drive output pin	P100 to P107
SM31 to SM44	Output	Meter drive output pin	P110 to P117
SM51 to SM64	Output	Meter drive output pin	P120 to P127
SMV _{DD0}	-	Power supply pin for Meter Controller/Driver for SM11 - SM34 P100 - P107, P110 - P113	-
SMV _{DD1}	-	Power supply pin for Meter Controller/Driver for SM41 - SM64 P114 - P117, P120 - P127	-
SMV _{SS0}	-	Ground potential for Meter Controller/Driver for SM11 - SM34 P100 - P107, P110 - P113	-

Table 1-2: Non-port Pins (2/2)

Pin Name	I/O	Function	Alternate Function
SMV _{SS1}	-	Ground potential for Meter Controller/Driver for SM41 - SM64 P114 - P117, P120 - P127	-
SO00	Output	Serial data output channel 0 pin	P11
SO01	Output	Serial data output channel 1 pin	P81
SO02	Output	Serial data output channel 2 pin	P141/SEG34
TI50	Input	Event counter input channel 0 pin	P26/TO50
TI51	Input	Event counter input channel 1 pin	P27/TO51
TIC00	Input	Timer C0 Capture trigger input pin	P31/TOC0
TIC01	Input	Timer C1 Capture trigger input pin	P33/TOC1
TIC10	Input	Timer C0 Capture trigger input pin	P32
TIC11	Input	Timer C1 Capture trigger input pin	P34
TIG0	Input	Timer G Capture trigger input pin	P20
TIG5	Input	Timer G Capture trigger input pin	P25
TO50	Output	Timer 50 PWM output channel 0 pin	P26/TO50
TO51	Output	Timer 51 PWM output channel 1 pin	P27/TO51
TOC0	Output	Timer C0 output pin	P31/TIC00
TOC1	Output	Timer C1 output pin	P33/TIC01
TOG1 to TOG4	Output	Timer G PWM output pin	P21 to P24
TXD50	Output	Serial data output channel 0 pin	P14
TXD51	Output	Serial data output channel 1 pin	P16
V _{DD0} to V _{DD3}	-	Power supply pin	-
V _{LCD}	-	Power supply pin for external LCD-Voltage supply	-
V _{SS0} to V _{SS3}	-	GND potential pin	-
X1, X2	-	Resonator connection for main-clock	-

1.3 Unused pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in the following Table.

Table 1-3: Recommended Connection for Unused Pins (1/4)

Pin Name	I/O	I/O Circuit Type	Recommend Connection for Unused Pins
P00/INTP0	I/O	8-A	For input: Individually connect to V _{DD} or V _{SS} via a resistor For output: Leave open
P01/INTP1			
P02/INTP2			
P03/INTP3			
P04/INTP4			
P10/SI00	I/O	8-A	For input: Individually connect to V _{DD} or V _{SS} via a resistor For output: Leave open
P11/SO00		5-A	
P12/ $\overline{\text{SCK00}}$		8-A	
P13/INTP5/RXD50		5-A	
P14/TXD50		8-A	
P15/INTP6/RXD51		8-A	
P16/TXD51		5-A	
P20/TIG0	I/O	8-A	For input: Individually connect to V _{DD} or V _{SS} via a resistor For output: Leave open
P21/TIOG1			
P22/TIOG2			
P23/TIOG3			
P24/TIOG4			
P25/TIG5			
P26/TIO50			
P27/TIO51			
P30/PCL	I/O	5-A	
P31/TIC00/TOC0		8-A	
P32/TIC10			
P33/TIC01/TOC1			
P34/TIC11		5-A	
P35			
P40/COM0	I/O	18-C	For input: Individually connect to V _{DD} or V _{SS} via a resistor For output: Leave open
P41/COM1			
P42/COM2			
P43/COM3			
P44/SEG0		17-G	
P45/SEG1			
P46/SEG2			
P47/SEG3			

Table 1-3: Recommended Connection for Unused Pins (2/4)

Pin Name	I/O	I/O Circuit Type	Recommend Connection for Unused Pins
P50/SEG4	I/O	17-G	For input: Individually connect to V_{DD} or V_{SS} via a resistor For output: Leave open
P51/SEG5			
P52/SEG6			
P53/SEG7			
P54/SEG8			
P55/SEG9			
P56/SEG10			
P57/SEG11			
P60/SEG12	I/O	17-G	For input: Individually connect to V_{DD} or V_{SS} via a resistor For output: Leave open
P61/SEG13			
P62/SEG14			
P63/SEG15			
P64/SEG16			
P65/SEG17			
P70/ANI0	I	9	Individually connect to AV_{DD} or AV_{SS} via a resistor
P71/ANI1			
P72/ANI2			
P73/ANI3			
P74/ANI4			
P75/ANI5			
P76/ANI6			
P77/ANI7			
P80/SI01	I/O	8-A	For input: Individually connect to V_{DD} or V_{SS} via a resistor For output: Leave open
P81/SO01		5-A	
P82/ $\overline{SCK01}$		8-A	
P83/CRXD10		5-A	
P84/CTXD10		8-A	
P85		5-A	
P86			
P87			
P90/SEG18	I/O	17-G	For input: Individually connect to V_{DD} or V_{SS} via a resistor For output: Leave open
P91/SEG19			
P92/SEG20			
P93/SEG21			
P94/SEG22			
P95/SEG23			
P96/SEG24			

Table 1-3: Recommended Connection for Unused Pins (3/4)

Pin Name	I/O	I/O Circuit Type	Recommend Connection for Unused Pins	
P100/SM11	O	4	Leave open	
P101/SM12				
P102/SM13				
P103/SM14				
P104/SM21				
P105/SM22				
P106/SM23				
P107/SM24				
P110/SM31	O	4	Leave open	
P111/SM32				
P112/SM33				
P113/SM34				
P114/SM41				
P115/SM42				
P116/SM43				
P117/SM44				
P120/SM51	I/O	5	For input: Individually connect to SMV _{DD} or SMV _{SS} via a resistor For output: Leave open	
P121/SM52				
P122/SM53				
P123/SM54				
P124/SM61				
P125/SM62				
P126/SM63				
P127/SM64				
P130/SEG25	I/O	17-G	For input: Individually connect to V _{DD} or V _{SS} via a resistor For output: Leave open	
P131/SEG26				
P132/SEG27				
P133/SEG28				
P134/SEG29				
P135/SEG30				
P136/SEG31				
P137/SEG32				
P140/SI02/SEG33				17-G
P141/SO02/SEG34				17-G
P142/SCK02/SEG35		17-G		
P143		5		
X1,X2		-	-	-
RESET	-	-	-	
V _{LCD}	-	-	Leave open	
SMV _{DD0} [for SM11-SM34]	-	-	-	

Table 1-3: Recommended Connection for Unused Pins (4/4)

Pin Name	I/O	I/O Circuit Type	Recommend Connection for Unused Pins
SMV _{DD1} [for SM41-SM64]	-	-	-
SMV _{SS0} [for SM11-SM34]	-	-	-
SMV _{SS1} [for SM41-SM64]	-	-	-
V _{DD0} [for External]	-	-	-
V _{DD1} [for Internal]	-	-	-
V _{DD2} [for External]	-	-	-
V _{DD3} [for External]	-	-	-
V _{SS0} [for External]	-	-	-
V _{SS1} [for Internal]	-	-	-
V _{SS2} [for External]	-	-	-
V _{SS3} [for External]	-	-	-
AV _{DD}	-	-	Connect to V _{DD}
AV _{REF}	-	-	
AV _{SS}	-	-	Connect to V _{SS}
REGC	-	-	-
IC			Connect to V _{SS}

For the input/output schematic circuit diagram of each type, refer to the Figures 1-2 and 1-3.

1.4 I/O Circuits

Figure 1-2: Driver Types (4, 5, 5-A, 8-A, 9)





Figure 1-3: Driver Types (17-G, 18-C)



2. Electrical Specifications

2.1 Absolute Maximum Ratings

Table 2-1: Absolute Maximum Ratings

(T_A = 25°C)

Parameter	Symbol	Conditions	Rating	Unit			
Supply voltage	V _{DD}	V _{DD0} = V _{DD1} = V _{DD2} = V _{DD3}	-0.5 ~ +6.0	V			
	V _{SS}	V _{SS0} = V _{SS1} = V _{SS2} = V _{SS3}	-0.5 ~ +0.5	V			
	SMV _{DD}	SMV _{DD} = V _{DD}	-0.5 ~ +6.0	V			
	SMV _{SS}	SMV _{SS} = V _{SS}	-0.5 ~ +0.5	V			
	AV _{DD}	AV _{DD} ≤ V _{DD}	-0.5 ~ +6.0	V			
	AV _{REF}	AV _{REF} ≤ 6.0 V	-0.5 ~ AV _{DD} +0.5	V			
	AV _{SS}		-0.5 ~ +0.5	V			
Input voltage	V _I		-0.5 ~ V _{DD} +0.5	V			
Analog input voltage	V _{AN}	ANI0 - ANI7 ≤ 6.0 V	-0.5 ~ AV _{DD} +0.5	V			
High level output current	I _{OH}	P10 - P16, P40 - P47, P50 - P57, P60 - P65, P80 - P87, P90 - P96, P130 - P137, P140 - P143	1 pin	-4	mA		
			Total	-70	mA		
		P00 - P04, P20 - P27, P30 - P35	1 pin	-4	mA		
			Total	-70	mA		
		P100 - P107, P110 - P113	1 pin	-45	mA		
			Total	-200	mA		
		P114 - P117, P120 - P127	1 pin	-45	mA		
			Total	-200	mA		
		Low level output current	I _{OL}	P10 - P16, P40 - P47, P50 - P57, P60 - P65, P80 - P87, P90 - P96, P130 - P137, P140 - P143	1 pin	4	mA
					Total	70	mA
P00 - P04, P20 - P27, P30 - P35	1 pin			4	mA		
	Total			70	mA		
P100 - P107, P110 - P113	1 pin			45	mA		
	Total			200	mA		
P114 - P117, P120 - P127	1 pin			45	mA		
	Total			200	mA		
Operating ambient temperature	T _A				-40 ~ +85	°C	
Storage temperature	T _{STG}				-65 ~ +150	°C	

2.2 General Characteristics

2.2.1 Oscillation Circuit


Table 2-2: Main System Clock Oscillation Circuit Characteristics

(T_A = - 40 to +85°C, V_{DD} = SMV_{DD} = 4.0 to 5.5 V, V_{SS} = SMV_{SS} = 0 V)

Resona- tor	Recommended Circuit	Parameter	Conditions	MIN	TYP	MAX	Unit
Ceramic resonator	Refer to Figure 2-1	Oscillator frequency (f _χ) ^{Note1}		4		4	MHz
		Oscillation stabilization time ^{Note2}	After V _{DD} reaches oscillator voltage range MIN. 4.0 V			8	ms
Crystal resonator	Refer to Figure 2-1	Oscillator frequency (f _χ) ^{Note1}		4		4	MHz
		Oscillation stabilization time ^{Note2}	After V _{DD} reaches oscillator voltage range MIN. 4.0 V			8	ms

- Notes:** 1. Indicates only the oscillation circuit characteristics. Refer to “AC Characteristic” for CPU operation clock.
 2. Time required to stabilize oscillation after reset or STOP mode release.

Figure 2-1: Schematic of Oscillator Circuit



Note: Values of capacitors C1, C2 depends on used resonator and must be specified in cooperation with the resonator manufacturer.

Table 2-3: Standby Mode Characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = \text{SMV}_{DD} = 4.0$ to 5.5 V, $V_{SS} = \text{SMV}_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Watch mode release time	t_{WATCH}	After watch mode release	1 ^{Note}			ms
Stop mode release time	t_{STOP}	After stop mode release	8 ^{Note}			ms

Note: Minimum time, which is required for internal stabilization. The OSTS register has to be set to a time, which is longer than above defined values, before entering either WATCH or STOP mode.

Table 2-4: Capacitance

($T_A = 25^\circ\text{C}$, $V_{DD} = \text{SMV}_{DD} = V_{SS} = \text{AV}_{DD} = \text{AV}_{\text{REF}} = \text{AV}_{SS} = 0$ V)

Parameter	Symbol	Conditions		MIN	TYP	MAX	Unit
Input capacitance	C_I	$f = 1$ MHz Other than measured pins: 0 V	P70 - P77			15	pF
Input/output capacitance	C_{IO}		P00 - P04, P10 -P16, P20 - P27, P30 -P35, P40 - P47, P50 - P57, P60 - P65, P80 -P87, P90 - P96, P130 -P137, P140 - P143			15	pF
			P120 - P127			40	pF
Output capacitance	C_O		P100 - P107, P110 - P117			40	pF

2.3 DC Characteristics

Table 2-5: DC Characteristics (1/2)

(T_A = -40 to +85°C, V_{DD} = SMV_{DD} = 4.0 to 5.5 V, 4.5 V ≤ AV_{DD} ≤ V_{DD}, V_{SS} = SMV_{SS} = AV_{SS} = 0 V)

Parameter	Sym- bol	Conditions	MIN.	TYP.	MAX.	Unit	
High level input voltage	V _{IH1}	P11, P14, P16, P30, P35, P40-P47, P50-P57, P60-P65, P81, P84, P86, P87, P90-P96, P130-P137, P140-P143	0.7 V _{DD}		V _{DD}	V	
	V _{IH2}	P00-P04, P10, P12, P13, P15, P20-P27, P31-P34, P80, P82	0.8 V _{DD}		V _{DD}	V	
	V _{IH3}	P83, P85	0.8 V _{DD}		V _{DD}	V	
	V _{IH4}	P70-P77 ^{Note}	0.7 AV _{DD}		AV _{DD}	V	
	V _{IH5}	P120-P127	0.7 SMV _{DD}		SMV _{DD}	V	
	V _{IH6}	RESET	0.8 V _{DD}		V _{DD}	V	
Low level input voltage	V _{IL1}	P11, P14, P16, P30, P35, P40-P47, P50-P57, P60-P65, P81, P84, P86, P87, P90-P96, P130-P137, P140-P143	V _{SS}		0.3 V _{DD}	V	
	V _{IL2}	P00-P04, P10, P12, P13, P15, P20-P27, P31-P34, P80, P82	V _{SS}		0.2 V _{DD}	V	
	V _{IL3}	P83, P85	V _{SS}		0.4 V _{DD}	V	
	V _{IL4}	P70-P77 ^{Note}	AV _{SS}		0.3 AV _{DD}	V	
	V _{IL5}	P120-P127	SMV _{SS}		0.3 SMV _{DD}	V	
	V _{IL6}	RESET	V _{SS}		0.2 V _{DD}	V	
High level output voltage	V _{OH1}	I _{OH} = -1.0 mA	V _{DD} - 1.0		V _{DD}	V	
		I _{OH} = -100 μA	V _{DD} - 0.5		V _{DD}	V	
	V _{OH2}	SMV _{DD} = 4.5 to 5.5 V AOUT bit = 0 (Meter PWM mode)		SMV _{DD} - 0.5		SMV _{DD}	V
		P100-P107, P110-P117, P120-P127	I _{OH} = -27 mA (T _A = 85°C)				
			I _{OH} = -30 mA (T _A = 25°C)				
	I _{OH} = -40 mA (T _A = -40°C)						
V _{OH3}	SMV _{DD} = 4.5 to 5.5 V AOUT bit = 1 (PWM mode)		SMV _{DD} - 0.5		SMV _{DD}	V	
	P100-P107, P110-P113	I _{OH} = -27 mA/pin I _{OH} = -120 mA/total					
		P114-P117, P120-P127					I _{OH} = -27 mA/pin I _{OH} = -120 mA/total

Note: Can only be use as digital input port when AV_{DD} = V_{DD}.

Remark: The characteristics of the dual-function pins are the same as those of the port pins unless otherwise specified.

Table 2-5: DC Characteristics (2/2)

(T_A = -40 to +85°C, V_{DD} = SMV_{DD} = 4.0 to 5.5 V, 4.5 V ≤ AV_{DD} ≤ V_{DD}, V_{SS} = SMV_{SS} = AV_{SS} = 0 V)

Parameter	Sym- bol	Conditions		MIN.	TYP.	MAX.	Unit
Low level output voltage	V _{OL1}	I _{OL} = 1.6 mA		0		1.0	V
		I _{OL} = 400 μA		0		0.5	V
	V _{OL2}	SMV _{DD} = 4.5 to 5.5 V AOOUT bit = 0 (Meter PWM mode)		0		0.5	V
		P100-P107, P110-P117, P120-P127	I _{OL} = 27 mA (T _A = 85°C) I _{OL} = 30 mA (T _A = 25°C) I _{OL} = 40 mA (T _A = -40°C)				
	V _{OL3}	SMV _{DD} = 4.5 to 5.5 V AOOUT bit = 1 (PWM mode)		0		0.5	V
P100-P107, P110-P113		I _{OL} = 27 mA/pin I _{OL} = 120 mA/total					
P114-P117, P120-P127		I _{OL} = 27 mA/pin I _{OL} = 120 mA/total					
High level input leakage current	I _{LIH1}	V _I = V _{DD}	Except for X1, X2			5	μA
Low level input leakage current	I _{LIL1}	V _I = 0 V	Except for X1, X2			-5	μA
High level output leakage current	I _{LOH1}	V _O = V _{DD}	Except for X1, X2			5	μA
Low level output leakage current	I _{LOL1}	V _O = 0 V	Except for X1, X2			-5	μA
Software pull-up resistor	R1	V _I = 0 V		10	30	100	kΩ

Remark: The characteristics of the dual-function pins are the same as those of the port pins unless otherwise specified.

2.3.1 Supply Current

($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = \text{SMV}_{DD} = 4.0$ to 5.5 V, 4.5 V \leq $AV_{DD} \leq V_{DD}$, $V_{SS} = \text{SMV}_{SS} = AV_{SS} = 0$ V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Power supply current Note	I_{DD1}	Operating mode	$f_{XX} = 16$ MHz, PCC = 00H		24	48	mA
	I_{DD2}	HALT mode			10	20	mA
	I_{DD3}	WATCH mode			500	1000	μA
	I_{DD4}	STOP mode			10	60	μA

Note: AV_{REF} SMV_{DD} current, port current (including a current flowing through the on-chip pull-up resistors) and LCD split resistors are not included.

2.3.2 LCD C/D 1/3 bias method


($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 4.0$ to 5.5 V, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{LCD}			4.0		V_{DD}	V
LCD split resistor	R_{LCD}	Total split resistor		15	45		kΩ
LCD output voltage deviation Note (COM)	V_{ODC}	$I_O = \pm 5$ μA	4.0 V $\leq V_{LCD} \leq V_{DD}$ $V_{LCD0} = V_{LCD}$	0		± 0.2	V
LCD output voltage deviation Note (SEG)	V_{ODS}	$I_O = \pm 1$ μA	$V_{LCD1} = V_{LCD} \times 2/3$ $V_{LCD2} = V_{LCD} \times 1/3$	0		± 0.2	V

Note: The voltage deviation is the difference from the output voltage corresponding to the ideal value (V_{LCD0} to V_{LCD2}) of the segment and common output.

2.4 AC Characteristics

Figure 2-2: AC Test Input Waveform, AC Test Load Condition




General (if not otherwise noted):

**($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = SMV_{DD} = 4.0$ to 5.5 V , $V_{SS} = SMV_{SS} = 0 \text{ V}$,
Output port load capacitance = 50 pF)**

2.4.1 Basic Operation

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU Operation clock	f_{CPU}				16	MHz
\overline{RESET} input low level width	t_{WRSL}		500			ns
NMI input high level width	t_{WNIH}	analog filter	500			ns
NMI input low level width	t_{WNIL}	analog filter	500			ns
INTP _n input high level width	t_{WITn}	analog filter, n = 0 - 5	500			ns
INTP _n input low level width	t_{WITL}	analog filter, n = 0 - 5	500			ns

Figure 2-3: Basic Operation Timing




Remark: x = NI, IT
 y = RS, NI, IT

2.4.2 Tlx input timing

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
TlGn input high level width	t_{TlGH}	$n = 0$ to 5	Note			ns
TlGn input low level width	t_{TlGL}	$n = 0$ to 5	Note			ns
TlCn input high level width	t_{TlCH}	$n = 00, 10, 01, 11$	145			ns
TlCn input low level width	t_{TlCL}	$n = 00, 10, 01, 11$	145			ns
Tl5n input cycle time	t_{Tl5CY}	$n = 0, 1$	120			ns
Tl5n input high level width	t_{Tl5H}	$n = 0, 1$	48			ns
Tl5n input low level width	t_{Tl5L}	$n = 0, 1$	48			ns

Note: TMG0/TMG1 count clock $\times 2 + 20$

Figure 2-4: Tlx Input Timing



Remark: $x = G, C, 5$
 $y = 5$

2.4.3 Serial Interfaces

(1) DCAN0

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		f _{XX} = 16 MHz			1	Mbps

(2) UART50, UART51

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					312.5	kbps


(3) CSI00, CSI01, CSI02 (Master Mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{SCK0n}$ cycle time	t_{KCYM}	$n = 0$ to 2	200			ns
$\overline{SCK0n}$ high/low level width	t_{KHM} , t_{KLM}	$n = 0$ to 2	$(t_{KCY1}/2) - 10$			ns
SI0n setup time (v.s. $\overline{SCK0n}$)	t_{SIKM}	$n = 0$ to 2	30			ns
SI0n hold time (v.s. $\overline{SCK0n}$)	t_{KSIM}	$n = 0$ to 2	30			ns
SO0n output delay time (v.s. $\overline{SCK0n}$)	t_{DKSOM}	$n = 0$ to 2			30	ns

(4) CSI00, CSI01, CSI02 (Slave Mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{SCK0n}$ cycle time	t_{KCYs}	$n = 0$ to 2	200			ns
$\overline{SCK0n}$ high/low level width	t_{KHS} , t_{KLS}	$n = 0$ to 2	$(t_{KCY2}/2) - 10$			ns
$\overline{SCK0n}$ rise/fall time	t_{RS} , t_{FS}	$n = 0$ to 2			50	ns
SI0n setup time (v.s. $\overline{SCK0n}$)	t_{SIS}	$n = 0$ to 2	50			ns
SI0n hold time (v.s. $\overline{SCK0n}$)	t_{KSI}	$n = 0$ to 2	50			ns
SO0n output delay time (v.s. $\overline{SCK0n}$)	t_{DKSOS}	$n = 0$ to 2			50	ns

Figure 2-5: CSI Slave Mode Characteristics



2.4.4 A/D Converter Characteristics

(4.5 V ≤ AV_{DD} ≤ V_{DD}, AV_{SS} = V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					10	bit
Overall error Note					±0.5	%FSR
Conversion time	t _{CONV}		5		12	μs
Analog input voltage	V _{IAN}		AV _{SS}		AV _{REF}	V
Reference voltage	AV _{REF}		4.5		AV _{DD}	V
AV _{REF} current	I _{AVREF}	A/D Converter is operating		1.0	2.0	mA
		A/D Converter is stopped		1	10	μA

Note: Overall error excluding quantization error (±1/2 LSB). It is indicated as a ratio to the full-scale value.

2.4.5 Voltage Regulator

($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 4.0$ to 5.5 V, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage stabilization time	t_{REG}	After V_{DD} reaches operating voltage range MIN. 4.0 V (C = 1 μF) Note			1	ms

Note: The recommended nominal Capacitor value is 1 μF with a maximum tolerance of ± 30% overall. It have to be remarked that tolerance, temperature and aging effects can reduce the actual value of the capacitor.

2.4.6 Data Retention Characteristics


Data memory stop mode low supply voltage data retention characteristics ($T_A = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V_{DDDR}	STOP mode	3.8		5.5	V
Data retention power supply current	I_{DDDR}	$V_{DDDR} = 3.8$ V		10	60	μA
STOP release signal input time	t_{DREL}	After V_{DD} reaches operating voltage range MIN. 4.0 V	0			μs

3. Package Drawing

Figure 3-1: Package Drawing

128-PIN PLASTIC LQFP (FINE PITCH) (20x20)



Note: Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	22.0±0.2
B	20.0±0.2
C	20.0±0.2
D	22.0±0.2
F	2.25
G	2.25
H	0.22±0.05
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5
M	0.17 ^{+0.03} _{-0.07}
N	0.08
P	1.40±0.05
Q	0.10±0.05
R	3° ^{+4°} _{-3°}
S	1.6 MAX.
T	0.25
U	0.60±0.15

P128GJ-50-UEU

4. Recommended Soldering Conditions

Solder this product under the following recommended conditions.
 For details of the recommended soldering conditions, refer to information document Semiconductor Device:

Mounting Technology Manual (C10535E).

For soldering methods and conditions other than those recommended please consult NEC.

Soldering Method	Soldering Condition	Symbol of Recommended Soldering Condition
Infrared reflow	Package peak temperature: 230°C, Time: 30 seconds max. (210°C min.), Number of times: 2 max., Number of days: 3 Note	IR30-103-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per side of device)	P300

Note: After that, prebaking is necessary at 125°C for 10 hours.
 The number of days refers to storage at 25°C, 65% RH MAX after the dry pack has been opened.

Caution: Do not use two or more soldering methods in combination (except partial heating method).

5. Revision History

Rev.	Date	Author	Modifications

NOTES FOR CMOS DEVICES**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288

NEC Electronics (Europe) GmbH

Duesseldorf, Germany
Tel: 0211-65 03 01
Fax: 0211-65 03 327

Sucursal en España

Madrid, Spain
Tel: 091- 504 27 87
Fax: 091- 504 28 60

Succursale Française

Vélizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

Filiale Italiana

Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

Branch The Netherlands

Eindhoven, The Netherlands
Tel: 040-244 58 45
Fax: 040-244 45 80

Branch Sweden

Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

United Kingdom Branch

Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Hong Kong Ltd.

Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

Singapore
Tel: 65-6253-8311
Fax: 65-6250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division
Guarulhos, Brasil
Tel: 55-11-6465-6810
Fax: 55-11-6465-6829

- The information in this document is current as of 10.09, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such NEC Electronics products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC Electronics no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact NEC Electronics sales representative in advance to determine NEC Electronics 's willingness to support a given application.

- Notes:**
1. " NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
 2. " NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.10

[MEMO]

Facsimile Message

From:

Name

Company

Tel.

FAX

Address

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Thank you for your kind support.

North America

NEC Electronics Inc.
Corporate Communications Dept.
Fax: +1-800-729-9288
+1-408-588-6130

Hong Kong, Philippines, Oceania

NEC Electronics Hong Kong Ltd.
Fax: +852-2886-9022/9044

Asian Nations except Philippines

NEC Electronics Singapore Pte. Ltd.
Fax: +65-250-3583

Europe

NEC Electronics (Europe) GmbH
Market Communication Dept.
Fax: +49-211-6503-274

Korea

NEC Electronics Hong Kong Ltd.
Seoul Branch
Fax: +82-2-528-4411

Japan

NEC Semiconductor Technical Hotline
Fax: +81- 44-435-9608

South America

NEC do Brasil S.A.
Fax: +55-11-6462-6829

Taiwan

NEC Electronics Taiwan Ltd.
Fax: +886-2-2719-5951

I would like to report the following error/make the following suggestion:

Document title: _____

Document number: _____ Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Technical Accuracy	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Organization	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>